
stmh7_mouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c570  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  0800c808  0800c808  0000d808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ca70  0800ca70  0000da70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ca78  0800ca78  0000da78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ca7c  0800ca7c  0000da7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000180  24000000  0800ca80  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000bdc  24000180  0800cc00  0000e180  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000d5c  0800cc00  0000ed5c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e180  2**0
                  CONTENTS, READONLY
 10 .debug_info   000197e1  00000000  00000000  0000e1ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003ab7  00000000  00000000  0002798f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001220  00000000  00000000  0002b448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dc0  00000000  00000000  0002c668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ab28  00000000  00000000  0002d428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b357  00000000  00000000  00067f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015ff76  00000000  00000000  000832a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e321d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004fc0  00000000  00000000  001e3260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001e8220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000180 	.word	0x24000180
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800c7f0 	.word	0x0800c7f0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000184 	.word	0x24000184
 80002d4:	0800c7f0 	.word	0x0800c7f0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800060a:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <MX_GPIO_Init+0x50>)
 800060c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000610:	4a10      	ldr	r2, [pc, #64]	@ (8000654 <MX_GPIO_Init+0x50>)
 8000612:	f043 0308 	orr.w	r3, r3, #8
 8000616:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800061a:	4b0e      	ldr	r3, [pc, #56]	@ (8000654 <MX_GPIO_Init+0x50>)
 800061c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000620:	f003 0308 	and.w	r3, r3, #8
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000628:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <MX_GPIO_Init+0x50>)
 800062a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800062e:	4a09      	ldr	r2, [pc, #36]	@ (8000654 <MX_GPIO_Init+0x50>)
 8000630:	f043 0301 	orr.w	r3, r3, #1
 8000634:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000638:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <MX_GPIO_Init+0x50>)
 800063a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]

}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	58024400 	.word	0x58024400

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800065c:	f000 f8ce 	bl	80007fc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000660:	f000 fb62 	bl	8000d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000664:	f000 f80e 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000668:	f7ff ffcc 	bl	8000604 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800066c:	f000 fa7a 	bl	8000b64 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8000670:	f00a ffb4 	bl	800b5dc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  printf("Initialized!\r\n");
 8000674:	4802      	ldr	r0, [pc, #8]	@ (8000680 <main+0x28>)
 8000676:	f00b fd27 	bl	800c0c8 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800067a:	bf00      	nop
 800067c:	e7fd      	b.n	800067a <main+0x22>
 800067e:	bf00      	nop
 8000680:	0800c808 	.word	0x0800c808

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b09c      	sub	sp, #112	@ 0x70
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800068e:	224c      	movs	r2, #76	@ 0x4c
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f00b fdf8 	bl	800c288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	2220      	movs	r2, #32
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f00b fdf2 	bl	800c288 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006a4:	2002      	movs	r0, #2
 80006a6:	f002 fc33 	bl	8002f10 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006aa:	2300      	movs	r3, #0
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	4b29      	ldr	r3, [pc, #164]	@ (8000754 <SystemClock_Config+0xd0>)
 80006b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b2:	4a28      	ldr	r2, [pc, #160]	@ (8000754 <SystemClock_Config+0xd0>)
 80006b4:	f023 0301 	bic.w	r3, r3, #1
 80006b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006ba:	4b26      	ldr	r3, [pc, #152]	@ (8000754 <SystemClock_Config+0xd0>)
 80006bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006be:	f003 0301 	and.w	r3, r3, #1
 80006c2:	603b      	str	r3, [r7, #0]
 80006c4:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <SystemClock_Config+0xd4>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006cc:	4a22      	ldr	r2, [pc, #136]	@ (8000758 <SystemClock_Config+0xd4>)
 80006ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d2:	6193      	str	r3, [r2, #24]
 80006d4:	4b20      	ldr	r3, [pc, #128]	@ (8000758 <SystemClock_Config+0xd4>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006dc:	603b      	str	r3, [r7, #0]
 80006de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006e0:	bf00      	nop
 80006e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000758 <SystemClock_Config+0xd4>)
 80006e4:	699b      	ldr	r3, [r3, #24]
 80006e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006ee:	d1f8      	bne.n	80006e2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80006f0:	2322      	movs	r3, #34	@ 0x22
 80006f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006f4:	2301      	movs	r3, #1
 80006f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	2340      	movs	r3, #64	@ 0x40
 80006fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006fc:	2301      	movs	r3, #1
 80006fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000700:	2300      	movs	r3, #0
 8000702:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000708:	4618      	mov	r0, r3
 800070a:	f002 fc57 	bl	8002fbc <HAL_RCC_OscConfig>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000714:	f000 f89e 	bl	8000854 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000718:	233f      	movs	r3, #63	@ 0x3f
 800071a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800072c:	2340      	movs	r3, #64	@ 0x40
 800072e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2101      	movs	r1, #1
 800073c:	4618      	mov	r0, r3
 800073e:	f003 f9ed 	bl	8003b1c <HAL_RCC_ClockConfig>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000748:	f000 f884 	bl	8000854 <Error_Handler>
  }
}
 800074c:	bf00      	nop
 800074e:	3770      	adds	r7, #112	@ 0x70
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	58000400 	.word	0x58000400
 8000758:	58024800 	.word	0x58024800

0800075c <_write>:

/* USER CODE BEGIN 4 */

// For printf function to work
int _write(int fd, char* ptr, int len) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	2b01      	cmp	r3, #1
 800076c:	d002      	beq.n	8000774 <_write+0x18>
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	2b02      	cmp	r3, #2
 8000772:	d110      	bne.n	8000796 <_write+0x3a>
    hstatus = HAL_UART_Transmit(&huart3,(uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	b29a      	uxth	r2, r3
 8000778:	f04f 33ff 	mov.w	r3, #4294967295
 800077c:	68b9      	ldr	r1, [r7, #8]
 800077e:	480b      	ldr	r0, [pc, #44]	@ (80007ac <_write+0x50>)
 8000780:	f006 fa16 	bl	8006bb0 <HAL_UART_Transmit>
 8000784:	4603      	mov	r3, r0
 8000786:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000788:	7dfb      	ldrb	r3, [r7, #23]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d101      	bne.n	8000792 <_write+0x36>
      return len;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	e008      	b.n	80007a4 <_write+0x48>
    else
      return EIO;
 8000792:	2305      	movs	r3, #5
 8000794:	e006      	b.n	80007a4 <_write+0x48>
  }
  errno = EBADF;
 8000796:	f00b fdc5 	bl	800c324 <__errno>
 800079a:	4603      	mov	r3, r0
 800079c:	2209      	movs	r2, #9
 800079e:	601a      	str	r2, [r3, #0]
  return -1;
 80007a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3718      	adds	r7, #24
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	240001a0 	.word	0x240001a0

080007b0 <_read>:

int _read(int fd, char* ptr, int len) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
  (void)len;
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d10f      	bne.n	80007e2 <_read+0x32>
    hstatus = HAL_UART_Receive(&huart3, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80007c2:	f04f 33ff 	mov.w	r3, #4294967295
 80007c6:	2201      	movs	r2, #1
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	480b      	ldr	r0, [pc, #44]	@ (80007f8 <_read+0x48>)
 80007cc:	f006 fa7e 	bl	8006ccc <HAL_UART_Receive>
 80007d0:	4603      	mov	r3, r0
 80007d2:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80007d4:	7dfb      	ldrb	r3, [r7, #23]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d101      	bne.n	80007de <_read+0x2e>
      return 1;
 80007da:	2301      	movs	r3, #1
 80007dc:	e008      	b.n	80007f0 <_read+0x40>
    else
      return EIO;
 80007de:	2305      	movs	r3, #5
 80007e0:	e006      	b.n	80007f0 <_read+0x40>
  }
  errno = EBADF;
 80007e2:	f00b fd9f 	bl	800c324 <__errno>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2209      	movs	r2, #9
 80007ea:	601a      	str	r2, [r3, #0]
  return -1;
 80007ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3718      	adds	r7, #24
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	240001a0 	.word	0x240001a0

080007fc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000802:	463b      	mov	r3, r7
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800080e:	f000 fc8b 	bl	8001128 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000812:	2301      	movs	r3, #1
 8000814:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000816:	2300      	movs	r3, #0
 8000818:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800081e:	231f      	movs	r3, #31
 8000820:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000822:	2387      	movs	r3, #135	@ 0x87
 8000824:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000826:	2300      	movs	r3, #0
 8000828:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800082a:	2300      	movs	r3, #0
 800082c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800082e:	2301      	movs	r3, #1
 8000830:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000832:	2301      	movs	r3, #1
 8000834:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000836:	2300      	movs	r3, #0
 8000838:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800083a:	2300      	movs	r3, #0
 800083c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800083e:	463b      	mov	r3, r7
 8000840:	4618      	mov	r0, r3
 8000842:	f000 fca9 	bl	8001198 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000846:	2004      	movs	r0, #4
 8000848:	f000 fc86 	bl	8001158 <HAL_MPU_Enable>

}
 800084c:	bf00      	nop
 800084e:	3710      	adds	r7, #16
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}

08000854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000858:	b672      	cpsid	i
}
 800085a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <Error_Handler+0x8>

08000860 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
	...

08000878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000878:	b480      	push	{r7}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <HAL_MspInit+0x30>)
 8000880:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000884:	4a08      	ldr	r2, [pc, #32]	@ (80008a8 <HAL_MspInit+0x30>)
 8000886:	f043 0302 	orr.w	r3, r3, #2
 800088a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800088e:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <HAL_MspInit+0x30>)
 8000890:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000894:	f003 0302 	and.w	r3, r3, #2
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	58024400 	.word	0x58024400

080008ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <NMI_Handler+0x4>

080008b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <HardFault_Handler+0x4>

080008bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <MemManage_Handler+0x4>

080008c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <BusFault_Handler+0x4>

080008cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <UsageFault_Handler+0x4>

080008d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr

080008e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e2:	b480      	push	{r7}
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e6:	bf00      	nop
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr

080008fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000902:	f000 fa83 	bl	8000e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	bd80      	pop	{r7, pc}
	...

0800090c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000910:	4802      	ldr	r0, [pc, #8]	@ (800091c <OTG_FS_IRQHandler+0x10>)
 8000912:	f001 f9b6 	bl	8001c82 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	24000718 	.word	0x24000718

08000920 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000928:	f04f 33ff 	mov.w	r3, #4294967295
}
 800092c:	4618      	mov	r0, r3
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr

08000938 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000948:	605a      	str	r2, [r3, #4]
  return 0;
 800094a:	2300      	movs	r3, #0
}
 800094c:	4618      	mov	r0, r3
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <_isatty>:

int _isatty(int file)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000960:	2301      	movs	r3, #1
}
 8000962:	4618      	mov	r0, r3
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800096e:	b480      	push	{r7}
 8000970:	b085      	sub	sp, #20
 8000972:	af00      	add	r7, sp, #0
 8000974:	60f8      	str	r0, [r7, #12]
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800097a:	2300      	movs	r3, #0
}
 800097c:	4618      	mov	r0, r3
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000990:	4a14      	ldr	r2, [pc, #80]	@ (80009e4 <_sbrk+0x5c>)
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <_sbrk+0x60>)
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800099c:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <_sbrk+0x64>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d102      	bne.n	80009aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009a4:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <_sbrk+0x64>)
 80009a6:	4a12      	ldr	r2, [pc, #72]	@ (80009f0 <_sbrk+0x68>)
 80009a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009aa:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <_sbrk+0x64>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4413      	add	r3, r2
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d207      	bcs.n	80009c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009b8:	f00b fcb4 	bl	800c324 <__errno>
 80009bc:	4603      	mov	r3, r0
 80009be:	220c      	movs	r2, #12
 80009c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009c2:	f04f 33ff 	mov.w	r3, #4294967295
 80009c6:	e009      	b.n	80009dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009c8:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <_sbrk+0x64>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ce:	4b07      	ldr	r3, [pc, #28]	@ (80009ec <_sbrk+0x64>)
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	4a05      	ldr	r2, [pc, #20]	@ (80009ec <_sbrk+0x64>)
 80009d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009da:	68fb      	ldr	r3, [r7, #12]
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3718      	adds	r7, #24
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	24080000 	.word	0x24080000
 80009e8:	00000400 	.word	0x00000400
 80009ec:	2400019c 	.word	0x2400019c
 80009f0:	24000d60 	.word	0x24000d60

080009f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009f8:	4b43      	ldr	r3, [pc, #268]	@ (8000b08 <SystemInit+0x114>)
 80009fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009fe:	4a42      	ldr	r2, [pc, #264]	@ (8000b08 <SystemInit+0x114>)
 8000a00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a08:	4b40      	ldr	r3, [pc, #256]	@ (8000b0c <SystemInit+0x118>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f003 030f 	and.w	r3, r3, #15
 8000a10:	2b06      	cmp	r3, #6
 8000a12:	d807      	bhi.n	8000a24 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a14:	4b3d      	ldr	r3, [pc, #244]	@ (8000b0c <SystemInit+0x118>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f023 030f 	bic.w	r3, r3, #15
 8000a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8000b0c <SystemInit+0x118>)
 8000a1e:	f043 0307 	orr.w	r3, r3, #7
 8000a22:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000a24:	4b3a      	ldr	r3, [pc, #232]	@ (8000b10 <SystemInit+0x11c>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a39      	ldr	r2, [pc, #228]	@ (8000b10 <SystemInit+0x11c>)
 8000a2a:	f043 0301 	orr.w	r3, r3, #1
 8000a2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a30:	4b37      	ldr	r3, [pc, #220]	@ (8000b10 <SystemInit+0x11c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000a36:	4b36      	ldr	r3, [pc, #216]	@ (8000b10 <SystemInit+0x11c>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	4935      	ldr	r1, [pc, #212]	@ (8000b10 <SystemInit+0x11c>)
 8000a3c:	4b35      	ldr	r3, [pc, #212]	@ (8000b14 <SystemInit+0x120>)
 8000a3e:	4013      	ands	r3, r2
 8000a40:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a42:	4b32      	ldr	r3, [pc, #200]	@ (8000b0c <SystemInit+0x118>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d007      	beq.n	8000a5e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b0c <SystemInit+0x118>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f023 030f 	bic.w	r3, r3, #15
 8000a56:	4a2d      	ldr	r2, [pc, #180]	@ (8000b0c <SystemInit+0x118>)
 8000a58:	f043 0307 	orr.w	r3, r3, #7
 8000a5c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8000b10 <SystemInit+0x11c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000a64:	4b2a      	ldr	r3, [pc, #168]	@ (8000b10 <SystemInit+0x11c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a6a:	4b29      	ldr	r3, [pc, #164]	@ (8000b10 <SystemInit+0x11c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a70:	4b27      	ldr	r3, [pc, #156]	@ (8000b10 <SystemInit+0x11c>)
 8000a72:	4a29      	ldr	r2, [pc, #164]	@ (8000b18 <SystemInit+0x124>)
 8000a74:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a76:	4b26      	ldr	r3, [pc, #152]	@ (8000b10 <SystemInit+0x11c>)
 8000a78:	4a28      	ldr	r2, [pc, #160]	@ (8000b1c <SystemInit+0x128>)
 8000a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000a7c:	4b24      	ldr	r3, [pc, #144]	@ (8000b10 <SystemInit+0x11c>)
 8000a7e:	4a28      	ldr	r2, [pc, #160]	@ (8000b20 <SystemInit+0x12c>)
 8000a80:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000a82:	4b23      	ldr	r3, [pc, #140]	@ (8000b10 <SystemInit+0x11c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000a88:	4b21      	ldr	r3, [pc, #132]	@ (8000b10 <SystemInit+0x11c>)
 8000a8a:	4a25      	ldr	r2, [pc, #148]	@ (8000b20 <SystemInit+0x12c>)
 8000a8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000a8e:	4b20      	ldr	r3, [pc, #128]	@ (8000b10 <SystemInit+0x11c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000a94:	4b1e      	ldr	r3, [pc, #120]	@ (8000b10 <SystemInit+0x11c>)
 8000a96:	4a22      	ldr	r2, [pc, #136]	@ (8000b20 <SystemInit+0x12c>)
 8000a98:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000b10 <SystemInit+0x11c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b10 <SystemInit+0x11c>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a1a      	ldr	r2, [pc, #104]	@ (8000b10 <SystemInit+0x11c>)
 8000aa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000aaa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000aac:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <SystemInit+0x11c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b24 <SystemInit+0x130>)
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b28 <SystemInit+0x134>)
 8000ab8:	4013      	ands	r3, r2
 8000aba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000abe:	d202      	bcs.n	8000ac6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b2c <SystemInit+0x138>)
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000ac6:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <SystemInit+0x11c>)
 8000ac8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000acc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d113      	bne.n	8000afc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <SystemInit+0x11c>)
 8000ad6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ada:	4a0d      	ldr	r2, [pc, #52]	@ (8000b10 <SystemInit+0x11c>)
 8000adc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ae0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <SystemInit+0x13c>)
 8000ae6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000aea:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000aec:	4b08      	ldr	r3, [pc, #32]	@ (8000b10 <SystemInit+0x11c>)
 8000aee:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000af2:	4a07      	ldr	r2, [pc, #28]	@ (8000b10 <SystemInit+0x11c>)
 8000af4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000af8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	e000ed00 	.word	0xe000ed00
 8000b0c:	52002000 	.word	0x52002000
 8000b10:	58024400 	.word	0x58024400
 8000b14:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b18:	02020200 	.word	0x02020200
 8000b1c:	01ff0000 	.word	0x01ff0000
 8000b20:	01010280 	.word	0x01010280
 8000b24:	5c001000 	.word	0x5c001000
 8000b28:	ffff0000 	.word	0xffff0000
 8000b2c:	51008108 	.word	0x51008108
 8000b30:	52004000 	.word	0x52004000

08000b34 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000b38:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <ExitRun0Mode+0x2c>)
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	4a08      	ldr	r2, [pc, #32]	@ (8000b60 <ExitRun0Mode+0x2c>)
 8000b3e:	f043 0302 	orr.w	r3, r3, #2
 8000b42:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000b44:	bf00      	nop
 8000b46:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <ExitRun0Mode+0x2c>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d0f9      	beq.n	8000b46 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000b52:	bf00      	nop
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	58024800 	.word	0x58024800

08000b64 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b68:	4b22      	ldr	r3, [pc, #136]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b6a:	4a23      	ldr	r2, [pc, #140]	@ (8000bf8 <MX_USART3_UART_Init+0x94>)
 8000b6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b6e:	4b21      	ldr	r3, [pc, #132]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b76:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b82:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b88:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b8a:	220c      	movs	r2, #12
 8000b8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b8e:	4b19      	ldr	r3, [pc, #100]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b94:	4b17      	ldr	r3, [pc, #92]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b9a:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ba0:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ba6:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bac:	4811      	ldr	r0, [pc, #68]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000bae:	f005 ff31 	bl	8006a14 <HAL_UART_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000bb8:	f7ff fe4c 	bl	8000854 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	480d      	ldr	r0, [pc, #52]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000bc0:	f007 faf8 	bl	80081b4 <HAL_UARTEx_SetTxFifoThreshold>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000bca:	f7ff fe43 	bl	8000854 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4808      	ldr	r0, [pc, #32]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000bd2:	f007 fb89 	bl	80082e8 <HAL_UARTEx_SetRxFifoThreshold>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000bdc:	f7ff fe3a 	bl	8000854 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000be0:	4804      	ldr	r0, [pc, #16]	@ (8000bf4 <MX_USART3_UART_Init+0x90>)
 8000be2:	f007 fa71 	bl	80080c8 <HAL_UARTEx_DisableFifoMode>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000bec:	f7ff fe32 	bl	8000854 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	240001a0 	.word	0x240001a0
 8000bf8:	40004800 	.word	0x40004800

08000bfc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b0ba      	sub	sp, #232	@ 0xe8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	22c0      	movs	r2, #192	@ 0xc0
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f00b fb33 	bl	800c288 <memset>
  if(uartHandle->Instance==USART3)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a27      	ldr	r2, [pc, #156]	@ (8000cc4 <HAL_UART_MspInit+0xc8>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d146      	bne.n	8000cba <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c2c:	f04f 0202 	mov.w	r2, #2
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c3e:	f107 0310 	add.w	r3, r7, #16
 8000c42:	4618      	mov	r0, r3
 8000c44:	f003 fcb0 	bl	80045a8 <HAL_RCCEx_PeriphCLKConfig>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000c4e:	f7ff fe01 	bl	8000854 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c52:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc8 <HAL_UART_MspInit+0xcc>)
 8000c54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c58:	4a1b      	ldr	r2, [pc, #108]	@ (8000cc8 <HAL_UART_MspInit+0xcc>)
 8000c5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c5e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c62:	4b19      	ldr	r3, [pc, #100]	@ (8000cc8 <HAL_UART_MspInit+0xcc>)
 8000c64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c70:	4b15      	ldr	r3, [pc, #84]	@ (8000cc8 <HAL_UART_MspInit+0xcc>)
 8000c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c76:	4a14      	ldr	r2, [pc, #80]	@ (8000cc8 <HAL_UART_MspInit+0xcc>)
 8000c78:	f043 0308 	orr.w	r3, r3, #8
 8000c7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c80:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <HAL_UART_MspInit+0xcc>)
 8000c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c86:	f003 0308 	and.w	r3, r3, #8
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c96:	2302      	movs	r3, #2
 8000c98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ca8:	2307      	movs	r3, #7
 8000caa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cae:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4805      	ldr	r0, [pc, #20]	@ (8000ccc <HAL_UART_MspInit+0xd0>)
 8000cb6:	f000 fbe5 	bl	8001484 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000cba:	bf00      	nop
 8000cbc:	37e8      	adds	r7, #232	@ 0xe8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40004800 	.word	0x40004800
 8000cc8:	58024400 	.word	0x58024400
 8000ccc:	58020c00 	.word	0x58020c00

08000cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000cd0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000d0c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000cd4:	f7ff ff2e 	bl	8000b34 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cd8:	f7ff fe8c 	bl	80009f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cdc:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cde:	490d      	ldr	r1, [pc, #52]	@ (8000d14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000d20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d02:	f00b fb15 	bl	800c330 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d06:	f7ff fca7 	bl	8000658 <main>
  bx  lr
 8000d0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d0c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000d10:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000d14:	24000180 	.word	0x24000180
  ldr r2, =_sidata
 8000d18:	0800ca80 	.word	0x0800ca80
  ldr r2, =_sbss
 8000d1c:	24000180 	.word	0x24000180
  ldr r4, =_ebss
 8000d20:	24000d5c 	.word	0x24000d5c

08000d24 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC3_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2e:	2003      	movs	r0, #3
 8000d30:	f000 f98c 	bl	800104c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000d34:	f003 fa62 	bl	80041fc <HAL_RCC_GetSysClockFreq>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <HAL_Init+0x68>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	0a1b      	lsrs	r3, r3, #8
 8000d40:	f003 030f 	and.w	r3, r3, #15
 8000d44:	4913      	ldr	r1, [pc, #76]	@ (8000d94 <HAL_Init+0x6c>)
 8000d46:	5ccb      	ldrb	r3, [r1, r3]
 8000d48:	f003 031f 	and.w	r3, r3, #31
 8000d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d50:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000d52:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <HAL_Init+0x68>)
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	f003 030f 	and.w	r3, r3, #15
 8000d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000d94 <HAL_Init+0x6c>)
 8000d5c:	5cd3      	ldrb	r3, [r2, r3]
 8000d5e:	f003 031f 	and.w	r3, r3, #31
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	fa22 f303 	lsr.w	r3, r2, r3
 8000d68:	4a0b      	ldr	r2, [pc, #44]	@ (8000d98 <HAL_Init+0x70>)
 8000d6a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d9c <HAL_Init+0x74>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d72:	200f      	movs	r0, #15
 8000d74:	f000 f814 	bl	8000da0 <HAL_InitTick>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e002      	b.n	8000d88 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d82:	f7ff fd79 	bl	8000878 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d86:	2300      	movs	r3, #0
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	58024400 	.word	0x58024400
 8000d94:	0800ca38 	.word	0x0800ca38
 8000d98:	24000004 	.word	0x24000004
 8000d9c:	24000000 	.word	0x24000000

08000da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000da8:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <HAL_InitTick+0x60>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e021      	b.n	8000df8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000db4:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <HAL_InitTick+0x64>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <HAL_InitTick+0x60>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 f9a0 	bl	8001110 <HAL_SYSTICK_Config>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00e      	b.n	8000df8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b0f      	cmp	r3, #15
 8000dde:	d80a      	bhi.n	8000df6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de0:	2200      	movs	r2, #0
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295
 8000de8:	f000 f950 	bl	800108c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dec:	4a06      	ldr	r2, [pc, #24]	@ (8000e08 <HAL_InitTick+0x68>)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000df2:	2300      	movs	r3, #0
 8000df4:	e000      	b.n	8000df8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	2400000c 	.word	0x2400000c
 8000e04:	24000000 	.word	0x24000000
 8000e08:	24000008 	.word	0x24000008

08000e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <HAL_IncTick+0x20>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <HAL_IncTick+0x24>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	4a04      	ldr	r2, [pc, #16]	@ (8000e30 <HAL_IncTick+0x24>)
 8000e1e:	6013      	str	r3, [r2, #0]
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	2400000c 	.word	0x2400000c
 8000e30:	24000234 	.word	0x24000234

08000e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return uwTick;
 8000e38:	4b03      	ldr	r3, [pc, #12]	@ (8000e48 <HAL_GetTick+0x14>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	24000234 	.word	0x24000234

08000e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e54:	f7ff ffee 	bl	8000e34 <HAL_GetTick>
 8000e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e64:	d005      	beq.n	8000e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e66:	4b0a      	ldr	r3, [pc, #40]	@ (8000e90 <HAL_Delay+0x44>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	4413      	add	r3, r2
 8000e70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e72:	bf00      	nop
 8000e74:	f7ff ffde 	bl	8000e34 <HAL_GetTick>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	68fa      	ldr	r2, [r7, #12]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d8f7      	bhi.n	8000e74 <HAL_Delay+0x28>
  {
  }
}
 8000e84:	bf00      	nop
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	2400000c 	.word	0x2400000c

08000e94 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000e98:	4b03      	ldr	r3, [pc, #12]	@ (8000ea8 <HAL_GetREVID+0x14>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	0c1b      	lsrs	r3, r3, #16
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	5c001000 	.word	0x5c001000

08000eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <__NVIC_SetPriorityGrouping+0x40>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec2:	68ba      	ldr	r2, [r7, #8]
 8000ec4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eda:	4a04      	ldr	r2, [pc, #16]	@ (8000eec <__NVIC_SetPriorityGrouping+0x40>)
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	60d3      	str	r3, [r2, #12]
}
 8000ee0:	bf00      	nop
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00
 8000ef0:	05fa0000 	.word	0x05fa0000

08000ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef8:	4b04      	ldr	r3, [pc, #16]	@ (8000f0c <__NVIC_GetPriorityGrouping+0x18>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	0a1b      	lsrs	r3, r3, #8
 8000efe:	f003 0307 	and.w	r3, r3, #7
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	db0b      	blt.n	8000f3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f22:	88fb      	ldrh	r3, [r7, #6]
 8000f24:	f003 021f 	and.w	r2, r3, #31
 8000f28:	4907      	ldr	r1, [pc, #28]	@ (8000f48 <__NVIC_EnableIRQ+0x38>)
 8000f2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f2e:	095b      	lsrs	r3, r3, #5
 8000f30:	2001      	movs	r0, #1
 8000f32:	fa00 f202 	lsl.w	r2, r0, r2
 8000f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000e100 	.word	0xe000e100

08000f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	6039      	str	r1, [r7, #0]
 8000f56:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	db0a      	blt.n	8000f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	b2da      	uxtb	r2, r3
 8000f64:	490c      	ldr	r1, [pc, #48]	@ (8000f98 <__NVIC_SetPriority+0x4c>)
 8000f66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f6a:	0112      	lsls	r2, r2, #4
 8000f6c:	b2d2      	uxtb	r2, r2
 8000f6e:	440b      	add	r3, r1
 8000f70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f74:	e00a      	b.n	8000f8c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	4908      	ldr	r1, [pc, #32]	@ (8000f9c <__NVIC_SetPriority+0x50>)
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	f003 030f 	and.w	r3, r3, #15
 8000f82:	3b04      	subs	r3, #4
 8000f84:	0112      	lsls	r2, r2, #4
 8000f86:	b2d2      	uxtb	r2, r2
 8000f88:	440b      	add	r3, r1
 8000f8a:	761a      	strb	r2, [r3, #24]
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	e000e100 	.word	0xe000e100
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b089      	sub	sp, #36	@ 0x24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	f1c3 0307 	rsb	r3, r3, #7
 8000fba:	2b04      	cmp	r3, #4
 8000fbc:	bf28      	it	cs
 8000fbe:	2304      	movcs	r3, #4
 8000fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	3304      	adds	r3, #4
 8000fc6:	2b06      	cmp	r3, #6
 8000fc8:	d902      	bls.n	8000fd0 <NVIC_EncodePriority+0x30>
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	3b03      	subs	r3, #3
 8000fce:	e000      	b.n	8000fd2 <NVIC_EncodePriority+0x32>
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43da      	mvns	r2, r3
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	401a      	ands	r2, r3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff2:	43d9      	mvns	r1, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff8:	4313      	orrs	r3, r2
         );
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3724      	adds	r7, #36	@ 0x24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
	...

08001008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3b01      	subs	r3, #1
 8001014:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001018:	d301      	bcc.n	800101e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800101a:	2301      	movs	r3, #1
 800101c:	e00f      	b.n	800103e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800101e:	4a0a      	ldr	r2, [pc, #40]	@ (8001048 <SysTick_Config+0x40>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b01      	subs	r3, #1
 8001024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001026:	210f      	movs	r1, #15
 8001028:	f04f 30ff 	mov.w	r0, #4294967295
 800102c:	f7ff ff8e 	bl	8000f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001030:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <SysTick_Config+0x40>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001036:	4b04      	ldr	r3, [pc, #16]	@ (8001048 <SysTick_Config+0x40>)
 8001038:	2207      	movs	r2, #7
 800103a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	e000e010 	.word	0xe000e010

0800104c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b07      	cmp	r3, #7
 8001058:	d00f      	beq.n	800107a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b06      	cmp	r3, #6
 800105e:	d00c      	beq.n	800107a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b05      	cmp	r3, #5
 8001064:	d009      	beq.n	800107a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2b04      	cmp	r3, #4
 800106a:	d006      	beq.n	800107a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b03      	cmp	r3, #3
 8001070:	d003      	beq.n	800107a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001072:	2191      	movs	r1, #145	@ 0x91
 8001074:	4804      	ldr	r0, [pc, #16]	@ (8001088 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001076:	f7ff fbf3 	bl	8000860 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ff16 	bl	8000eac <__NVIC_SetPriorityGrouping>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	0800c818 	.word	0x0800c818

0800108c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
 8001098:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2b0f      	cmp	r3, #15
 800109e:	d903      	bls.n	80010a8 <HAL_NVIC_SetPriority+0x1c>
 80010a0:	21a9      	movs	r1, #169	@ 0xa9
 80010a2:	480e      	ldr	r0, [pc, #56]	@ (80010dc <HAL_NVIC_SetPriority+0x50>)
 80010a4:	f7ff fbdc 	bl	8000860 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	2b0f      	cmp	r3, #15
 80010ac:	d903      	bls.n	80010b6 <HAL_NVIC_SetPriority+0x2a>
 80010ae:	21aa      	movs	r1, #170	@ 0xaa
 80010b0:	480a      	ldr	r0, [pc, #40]	@ (80010dc <HAL_NVIC_SetPriority+0x50>)
 80010b2:	f7ff fbd5 	bl	8000860 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80010b6:	f7ff ff1d 	bl	8000ef4 <__NVIC_GetPriorityGrouping>
 80010ba:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	68b9      	ldr	r1, [r7, #8]
 80010c0:	6978      	ldr	r0, [r7, #20]
 80010c2:	f7ff ff6d 	bl	8000fa0 <NVIC_EncodePriority>
 80010c6:	4602      	mov	r2, r0
 80010c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff3c 	bl	8000f4c <__NVIC_SetPriority>
}
 80010d4:	bf00      	nop
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	0800c818 	.word	0x0800c818

080010e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80010ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	da03      	bge.n	80010fa <HAL_NVIC_EnableIRQ+0x1a>
 80010f2:	21bd      	movs	r1, #189	@ 0xbd
 80010f4:	4805      	ldr	r0, [pc, #20]	@ (800110c <HAL_NVIC_EnableIRQ+0x2c>)
 80010f6:	f7ff fbb3 	bl	8000860 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff ff06 	bl	8000f10 <__NVIC_EnableIRQ>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	0800c818 	.word	0x0800c818

08001110 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff ff75 	bl	8001008 <SysTick_Config>
 800111e:	4603      	mov	r3, r0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800112c:	f3bf 8f5f 	dmb	sy
}
 8001130:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <HAL_MPU_Disable+0x28>)
 8001134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001136:	4a06      	ldr	r2, [pc, #24]	@ (8001150 <HAL_MPU_Disable+0x28>)
 8001138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800113c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800113e:	4b05      	ldr	r3, [pc, #20]	@ (8001154 <HAL_MPU_Disable+0x2c>)
 8001140:	2200      	movs	r2, #0
 8001142:	605a      	str	r2, [r3, #4]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	e000ed00 	.word	0xe000ed00
 8001154:	e000ed90 	.word	0xe000ed90

08001158 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001160:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <HAL_MPU_Enable+0x38>)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800116a:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <HAL_MPU_Enable+0x3c>)
 800116c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800116e:	4a09      	ldr	r2, [pc, #36]	@ (8001194 <HAL_MPU_Enable+0x3c>)
 8001170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001174:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001176:	f3bf 8f4f 	dsb	sy
}
 800117a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800117c:	f3bf 8f6f 	isb	sy
}
 8001180:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed90 	.word	0xe000ed90
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	785b      	ldrb	r3, [r3, #1]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d040      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	785b      	ldrb	r3, [r3, #1]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d03c      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	785b      	ldrb	r3, [r3, #1]
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d038      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	785b      	ldrb	r3, [r3, #1]
 80011bc:	2b03      	cmp	r3, #3
 80011be:	d034      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	785b      	ldrb	r3, [r3, #1]
 80011c4:	2b04      	cmp	r3, #4
 80011c6:	d030      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	785b      	ldrb	r3, [r3, #1]
 80011cc:	2b05      	cmp	r3, #5
 80011ce:	d02c      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	785b      	ldrb	r3, [r3, #1]
 80011d4:	2b06      	cmp	r3, #6
 80011d6:	d028      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	785b      	ldrb	r3, [r3, #1]
 80011dc:	2b07      	cmp	r3, #7
 80011de:	d024      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	785b      	ldrb	r3, [r3, #1]
 80011e4:	2b08      	cmp	r3, #8
 80011e6:	d020      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	785b      	ldrb	r3, [r3, #1]
 80011ec:	2b09      	cmp	r3, #9
 80011ee:	d01c      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	785b      	ldrb	r3, [r3, #1]
 80011f4:	2b0a      	cmp	r3, #10
 80011f6:	d018      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	785b      	ldrb	r3, [r3, #1]
 80011fc:	2b0b      	cmp	r3, #11
 80011fe:	d014      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	785b      	ldrb	r3, [r3, #1]
 8001204:	2b0c      	cmp	r3, #12
 8001206:	d010      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	785b      	ldrb	r3, [r3, #1]
 800120c:	2b0d      	cmp	r3, #13
 800120e:	d00c      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	785b      	ldrb	r3, [r3, #1]
 8001214:	2b0e      	cmp	r3, #14
 8001216:	d008      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	785b      	ldrb	r3, [r3, #1]
 800121c:	2b0f      	cmp	r3, #15
 800121e:	d004      	beq.n	800122a <HAL_MPU_ConfigRegion+0x92>
 8001220:	f240 114d 	movw	r1, #333	@ 0x14d
 8001224:	488c      	ldr	r0, [pc, #560]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 8001226:	f7ff fb1b 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d008      	beq.n	8001244 <HAL_MPU_ConfigRegion+0xac>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d004      	beq.n	8001244 <HAL_MPU_ConfigRegion+0xac>
 800123a:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800123e:	4886      	ldr	r0, [pc, #536]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 8001240:	f7ff fb0e 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	7b1b      	ldrb	r3, [r3, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d008      	beq.n	800125e <HAL_MPU_ConfigRegion+0xc6>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	7b1b      	ldrb	r3, [r3, #12]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d004      	beq.n	800125e <HAL_MPU_ConfigRegion+0xc6>
 8001254:	f240 114f 	movw	r1, #335	@ 0x14f
 8001258:	487f      	ldr	r0, [pc, #508]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 800125a:	f7ff fb01 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	7adb      	ldrb	r3, [r3, #11]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d018      	beq.n	8001298 <HAL_MPU_ConfigRegion+0x100>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	7adb      	ldrb	r3, [r3, #11]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d014      	beq.n	8001298 <HAL_MPU_ConfigRegion+0x100>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	7adb      	ldrb	r3, [r3, #11]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d010      	beq.n	8001298 <HAL_MPU_ConfigRegion+0x100>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	7adb      	ldrb	r3, [r3, #11]
 800127a:	2b03      	cmp	r3, #3
 800127c:	d00c      	beq.n	8001298 <HAL_MPU_ConfigRegion+0x100>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7adb      	ldrb	r3, [r3, #11]
 8001282:	2b05      	cmp	r3, #5
 8001284:	d008      	beq.n	8001298 <HAL_MPU_ConfigRegion+0x100>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	7adb      	ldrb	r3, [r3, #11]
 800128a:	2b06      	cmp	r3, #6
 800128c:	d004      	beq.n	8001298 <HAL_MPU_ConfigRegion+0x100>
 800128e:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8001292:	4871      	ldr	r0, [pc, #452]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 8001294:	f7ff fae4 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	7a9b      	ldrb	r3, [r3, #10]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d00c      	beq.n	80012ba <HAL_MPU_ConfigRegion+0x122>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7a9b      	ldrb	r3, [r3, #10]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d008      	beq.n	80012ba <HAL_MPU_ConfigRegion+0x122>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7a9b      	ldrb	r3, [r3, #10]
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d004      	beq.n	80012ba <HAL_MPU_ConfigRegion+0x122>
 80012b0:	f240 1151 	movw	r1, #337	@ 0x151
 80012b4:	4868      	ldr	r0, [pc, #416]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 80012b6:	f7ff fad3 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	7b5b      	ldrb	r3, [r3, #13]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d008      	beq.n	80012d4 <HAL_MPU_ConfigRegion+0x13c>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7b5b      	ldrb	r3, [r3, #13]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d004      	beq.n	80012d4 <HAL_MPU_ConfigRegion+0x13c>
 80012ca:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 80012ce:	4862      	ldr	r0, [pc, #392]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 80012d0:	f7ff fac6 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	7b9b      	ldrb	r3, [r3, #14]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d008      	beq.n	80012ee <HAL_MPU_ConfigRegion+0x156>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	7b9b      	ldrb	r3, [r3, #14]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d004      	beq.n	80012ee <HAL_MPU_ConfigRegion+0x156>
 80012e4:	f240 1153 	movw	r1, #339	@ 0x153
 80012e8:	485b      	ldr	r0, [pc, #364]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 80012ea:	f7ff fab9 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	7bdb      	ldrb	r3, [r3, #15]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d008      	beq.n	8001308 <HAL_MPU_ConfigRegion+0x170>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	7bdb      	ldrb	r3, [r3, #15]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d004      	beq.n	8001308 <HAL_MPU_ConfigRegion+0x170>
 80012fe:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8001302:	4855      	ldr	r0, [pc, #340]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 8001304:	f7ff faac 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	7a5b      	ldrb	r3, [r3, #9]
 800130c:	2bff      	cmp	r3, #255	@ 0xff
 800130e:	d104      	bne.n	800131a <HAL_MPU_ConfigRegion+0x182>
 8001310:	f240 1155 	movw	r1, #341	@ 0x155
 8001314:	4850      	ldr	r0, [pc, #320]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 8001316:	f7ff faa3 	bl	8000860 <assert_failed>
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	7a1b      	ldrb	r3, [r3, #8]
 800131e:	2b04      	cmp	r3, #4
 8001320:	d070      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	7a1b      	ldrb	r3, [r3, #8]
 8001326:	2b05      	cmp	r3, #5
 8001328:	d06c      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	7a1b      	ldrb	r3, [r3, #8]
 800132e:	2b06      	cmp	r3, #6
 8001330:	d068      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7a1b      	ldrb	r3, [r3, #8]
 8001336:	2b07      	cmp	r3, #7
 8001338:	d064      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	7a1b      	ldrb	r3, [r3, #8]
 800133e:	2b08      	cmp	r3, #8
 8001340:	d060      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	7a1b      	ldrb	r3, [r3, #8]
 8001346:	2b09      	cmp	r3, #9
 8001348:	d05c      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	7a1b      	ldrb	r3, [r3, #8]
 800134e:	2b0a      	cmp	r3, #10
 8001350:	d058      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	7a1b      	ldrb	r3, [r3, #8]
 8001356:	2b0b      	cmp	r3, #11
 8001358:	d054      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	7a1b      	ldrb	r3, [r3, #8]
 800135e:	2b0c      	cmp	r3, #12
 8001360:	d050      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	7a1b      	ldrb	r3, [r3, #8]
 8001366:	2b0d      	cmp	r3, #13
 8001368:	d04c      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	7a1b      	ldrb	r3, [r3, #8]
 800136e:	2b0e      	cmp	r3, #14
 8001370:	d048      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7a1b      	ldrb	r3, [r3, #8]
 8001376:	2b0f      	cmp	r3, #15
 8001378:	d044      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	7a1b      	ldrb	r3, [r3, #8]
 800137e:	2b10      	cmp	r3, #16
 8001380:	d040      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	7a1b      	ldrb	r3, [r3, #8]
 8001386:	2b11      	cmp	r3, #17
 8001388:	d03c      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	7a1b      	ldrb	r3, [r3, #8]
 800138e:	2b12      	cmp	r3, #18
 8001390:	d038      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	7a1b      	ldrb	r3, [r3, #8]
 8001396:	2b13      	cmp	r3, #19
 8001398:	d034      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	7a1b      	ldrb	r3, [r3, #8]
 800139e:	2b14      	cmp	r3, #20
 80013a0:	d030      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	7a1b      	ldrb	r3, [r3, #8]
 80013a6:	2b15      	cmp	r3, #21
 80013a8:	d02c      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	7a1b      	ldrb	r3, [r3, #8]
 80013ae:	2b16      	cmp	r3, #22
 80013b0:	d028      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	7a1b      	ldrb	r3, [r3, #8]
 80013b6:	2b17      	cmp	r3, #23
 80013b8:	d024      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	7a1b      	ldrb	r3, [r3, #8]
 80013be:	2b18      	cmp	r3, #24
 80013c0:	d020      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	7a1b      	ldrb	r3, [r3, #8]
 80013c6:	2b19      	cmp	r3, #25
 80013c8:	d01c      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	7a1b      	ldrb	r3, [r3, #8]
 80013ce:	2b1a      	cmp	r3, #26
 80013d0:	d018      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	7a1b      	ldrb	r3, [r3, #8]
 80013d6:	2b1b      	cmp	r3, #27
 80013d8:	d014      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	7a1b      	ldrb	r3, [r3, #8]
 80013de:	2b1c      	cmp	r3, #28
 80013e0:	d010      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	7a1b      	ldrb	r3, [r3, #8]
 80013e6:	2b1d      	cmp	r3, #29
 80013e8:	d00c      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	7a1b      	ldrb	r3, [r3, #8]
 80013ee:	2b1e      	cmp	r3, #30
 80013f0:	d008      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	7a1b      	ldrb	r3, [r3, #8]
 80013f6:	2b1f      	cmp	r3, #31
 80013f8:	d004      	beq.n	8001404 <HAL_MPU_ConfigRegion+0x26c>
 80013fa:	f44f 71ab 	mov.w	r1, #342	@ 0x156
 80013fe:	4816      	ldr	r0, [pc, #88]	@ (8001458 <HAL_MPU_ConfigRegion+0x2c0>)
 8001400:	f7ff fa2e 	bl	8000860 <assert_failed>

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	785a      	ldrb	r2, [r3, #1]
 8001408:	4b14      	ldr	r3, [pc, #80]	@ (800145c <HAL_MPU_ConfigRegion+0x2c4>)
 800140a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800140c:	4b13      	ldr	r3, [pc, #76]	@ (800145c <HAL_MPU_ConfigRegion+0x2c4>)
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	4a12      	ldr	r2, [pc, #72]	@ (800145c <HAL_MPU_ConfigRegion+0x2c4>)
 8001412:	f023 0301 	bic.w	r3, r3, #1
 8001416:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001418:	4a10      	ldr	r2, [pc, #64]	@ (800145c <HAL_MPU_ConfigRegion+0x2c4>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	7b1b      	ldrb	r3, [r3, #12]
 8001424:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7adb      	ldrb	r3, [r3, #11]
 800142a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800142c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7a9b      	ldrb	r3, [r3, #10]
 8001432:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001434:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7b5b      	ldrb	r3, [r3, #13]
 800143a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800143c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	7b9b      	ldrb	r3, [r3, #14]
 8001442:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001444:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	7bdb      	ldrb	r3, [r3, #15]
 800144a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800144c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7a5b      	ldrb	r3, [r3, #9]
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	e004      	b.n	8001460 <HAL_MPU_ConfigRegion+0x2c8>
 8001456:	bf00      	nop
 8001458:	0800c818 	.word	0x0800c818
 800145c:	e000ed90 	.word	0xe000ed90
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001460:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	7a1b      	ldrb	r3, [r3, #8]
 8001466:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001468:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	7812      	ldrb	r2, [r2, #0]
 800146e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001470:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <HAL_MPU_ConfigRegion+0x2e8>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001472:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001474:	6113      	str	r3, [r2, #16]
}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	e000ed90 	.word	0xe000ed90

08001484 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b088      	sub	sp, #32
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001492:	4b43      	ldr	r3, [pc, #268]	@ (80015a0 <HAL_GPIO_Init+0x11c>)
 8001494:	617b      	str	r3, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a42      	ldr	r2, [pc, #264]	@ (80015a4 <HAL_GPIO_Init+0x120>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d02b      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a41      	ldr	r2, [pc, #260]	@ (80015a8 <HAL_GPIO_Init+0x124>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d027      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a40      	ldr	r2, [pc, #256]	@ (80015ac <HAL_GPIO_Init+0x128>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d023      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4a3f      	ldr	r2, [pc, #252]	@ (80015b0 <HAL_GPIO_Init+0x12c>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d01f      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a3e      	ldr	r2, [pc, #248]	@ (80015b4 <HAL_GPIO_Init+0x130>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d01b      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a3d      	ldr	r2, [pc, #244]	@ (80015b8 <HAL_GPIO_Init+0x134>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d017      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a3c      	ldr	r2, [pc, #240]	@ (80015bc <HAL_GPIO_Init+0x138>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d013      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a3b      	ldr	r2, [pc, #236]	@ (80015c0 <HAL_GPIO_Init+0x13c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d00f      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a3a      	ldr	r2, [pc, #232]	@ (80015c4 <HAL_GPIO_Init+0x140>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d00b      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a39      	ldr	r2, [pc, #228]	@ (80015c8 <HAL_GPIO_Init+0x144>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d007      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a38      	ldr	r2, [pc, #224]	@ (80015cc <HAL_GPIO_Init+0x148>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d003      	beq.n	80014f6 <HAL_GPIO_Init+0x72>
 80014ee:	21b3      	movs	r1, #179	@ 0xb3
 80014f0:	4837      	ldr	r0, [pc, #220]	@ (80015d0 <HAL_GPIO_Init+0x14c>)
 80014f2:	f7ff f9b5 	bl	8000860 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d004      	beq.n	800150a <HAL_GPIO_Init+0x86>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001508:	d303      	bcc.n	8001512 <HAL_GPIO_Init+0x8e>
 800150a:	21b4      	movs	r1, #180	@ 0xb4
 800150c:	4830      	ldr	r0, [pc, #192]	@ (80015d0 <HAL_GPIO_Init+0x14c>)
 800150e:	f7ff f9a7 	bl	8000860 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	f000 824f 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b01      	cmp	r3, #1
 8001522:	f000 824a 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b11      	cmp	r3, #17
 800152c:	f000 8245 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	2b02      	cmp	r3, #2
 8001536:	f000 8240 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	2b12      	cmp	r3, #18
 8001540:	f000 823b 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800154c:	f000 8235 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001558:	f000 822f 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8001564:	f000 8229 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8001570:	f000 8223 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 800157c:	f000 821d 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8001588:	f000 8217 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	2b03      	cmp	r3, #3
 8001592:	f000 8212 	beq.w	80019ba <HAL_GPIO_Init+0x536>
 8001596:	21b5      	movs	r1, #181	@ 0xb5
 8001598:	480d      	ldr	r0, [pc, #52]	@ (80015d0 <HAL_GPIO_Init+0x14c>)
 800159a:	f7ff f961 	bl	8000860 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800159e:	e20c      	b.n	80019ba <HAL_GPIO_Init+0x536>
 80015a0:	58000080 	.word	0x58000080
 80015a4:	58020000 	.word	0x58020000
 80015a8:	58020400 	.word	0x58020400
 80015ac:	58020800 	.word	0x58020800
 80015b0:	58020c00 	.word	0x58020c00
 80015b4:	58021000 	.word	0x58021000
 80015b8:	58021400 	.word	0x58021400
 80015bc:	58021800 	.word	0x58021800
 80015c0:	58021c00 	.word	0x58021c00
 80015c4:	58022000 	.word	0x58022000
 80015c8:	58022400 	.word	0x58022400
 80015cc:	58022800 	.word	0x58022800
 80015d0:	0800c854 	.word	0x0800c854
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	2101      	movs	r1, #1
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	fa01 f303 	lsl.w	r3, r1, r3
 80015e0:	4013      	ands	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f000 81e4 	beq.w	80019b4 <HAL_GPIO_Init+0x530>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0303 	and.w	r3, r3, #3
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d005      	beq.n	8001604 <HAL_GPIO_Init+0x180>
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d144      	bne.n	800168e <HAL_GPIO_Init+0x20a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d00f      	beq.n	800162c <HAL_GPIO_Init+0x1a8>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d00b      	beq.n	800162c <HAL_GPIO_Init+0x1a8>
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	2b02      	cmp	r3, #2
 800161a:	d007      	beq.n	800162c <HAL_GPIO_Init+0x1a8>
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	2b03      	cmp	r3, #3
 8001622:	d003      	beq.n	800162c <HAL_GPIO_Init+0x1a8>
 8001624:	21c4      	movs	r1, #196	@ 0xc4
 8001626:	489a      	ldr	r0, [pc, #616]	@ (8001890 <HAL_GPIO_Init+0x40c>)
 8001628:	f7ff f91a 	bl	8000860 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	2203      	movs	r2, #3
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	43db      	mvns	r3, r3
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	4013      	ands	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	68da      	ldr	r2, [r3, #12]
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001662:	2201      	movs	r2, #1
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	43db      	mvns	r3, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4013      	ands	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	091b      	lsrs	r3, r3, #4
 8001678:	f003 0201 	and.w	r2, r3, #1
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f003 0303 	and.w	r3, r3, #3
 8001696:	2b03      	cmp	r3, #3
 8001698:	d027      	beq.n	80016ea <HAL_GPIO_Init+0x266>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d00b      	beq.n	80016ba <HAL_GPIO_Init+0x236>
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d007      	beq.n	80016ba <HAL_GPIO_Init+0x236>
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d003      	beq.n	80016ba <HAL_GPIO_Init+0x236>
 80016b2:	21d6      	movs	r1, #214	@ 0xd6
 80016b4:	4876      	ldr	r0, [pc, #472]	@ (8001890 <HAL_GPIO_Init+0x40c>)
 80016b6:	f7ff f8d3 	bl	8000860 <assert_failed>

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	2203      	movs	r2, #3
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43db      	mvns	r3, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4013      	ands	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d15b      	bne.n	80017ae <HAL_GPIO_Init+0x32a>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a66      	ldr	r2, [pc, #408]	@ (8001894 <HAL_GPIO_Init+0x410>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d02b      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a65      	ldr	r2, [pc, #404]	@ (8001898 <HAL_GPIO_Init+0x414>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d027      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a64      	ldr	r2, [pc, #400]	@ (800189c <HAL_GPIO_Init+0x418>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d023      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a63      	ldr	r2, [pc, #396]	@ (80018a0 <HAL_GPIO_Init+0x41c>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d01f      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a62      	ldr	r2, [pc, #392]	@ (80018a4 <HAL_GPIO_Init+0x420>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d01b      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a61      	ldr	r2, [pc, #388]	@ (80018a8 <HAL_GPIO_Init+0x424>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d017      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a60      	ldr	r2, [pc, #384]	@ (80018ac <HAL_GPIO_Init+0x428>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d013      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a5f      	ldr	r2, [pc, #380]	@ (80018b0 <HAL_GPIO_Init+0x42c>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d00f      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a5e      	ldr	r2, [pc, #376]	@ (80018b4 <HAL_GPIO_Init+0x430>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d00b      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a5d      	ldr	r2, [pc, #372]	@ (80018b8 <HAL_GPIO_Init+0x434>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d007      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a5c      	ldr	r2, [pc, #368]	@ (80018bc <HAL_GPIO_Init+0x438>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d003      	beq.n	8001756 <HAL_GPIO_Init+0x2d2>
 800174e:	21e3      	movs	r1, #227	@ 0xe3
 8001750:	484f      	ldr	r0, [pc, #316]	@ (8001890 <HAL_GPIO_Init+0x40c>)
 8001752:	f7ff f885 	bl	8000860 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	2b0f      	cmp	r3, #15
 800175c:	d903      	bls.n	8001766 <HAL_GPIO_Init+0x2e2>
 800175e:	21e4      	movs	r1, #228	@ 0xe4
 8001760:	484b      	ldr	r0, [pc, #300]	@ (8001890 <HAL_GPIO_Init+0x40c>)
 8001762:	f7ff f87d 	bl	8000860 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	08da      	lsrs	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3208      	adds	r2, #8
 800176e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001772:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	220f      	movs	r2, #15
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	43db      	mvns	r3, r3
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	4013      	ands	r3, r2
 8001788:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	691a      	ldr	r2, [r3, #16]
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4313      	orrs	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	08da      	lsrs	r2, r3, #3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3208      	adds	r2, #8
 80017a8:	69b9      	ldr	r1, [r7, #24]
 80017aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	2203      	movs	r2, #3
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43db      	mvns	r3, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4013      	ands	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f003 0203 	and.w	r2, r3, #3
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 80e2 	beq.w	80019b4 <HAL_GPIO_Init+0x530>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f0:	4b33      	ldr	r3, [pc, #204]	@ (80018c0 <HAL_GPIO_Init+0x43c>)
 80017f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017f6:	4a32      	ldr	r2, [pc, #200]	@ (80018c0 <HAL_GPIO_Init+0x43c>)
 80017f8:	f043 0302 	orr.w	r3, r3, #2
 80017fc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001800:	4b2f      	ldr	r3, [pc, #188]	@ (80018c0 <HAL_GPIO_Init+0x43c>)
 8001802:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800180e:	4a2d      	ldr	r2, [pc, #180]	@ (80018c4 <HAL_GPIO_Init+0x440>)
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	089b      	lsrs	r3, r3, #2
 8001814:	3302      	adds	r3, #2
 8001816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800181a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	f003 0303 	and.w	r3, r3, #3
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	220f      	movs	r2, #15
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43db      	mvns	r3, r3
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	4013      	ands	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a17      	ldr	r2, [pc, #92]	@ (8001894 <HAL_GPIO_Init+0x410>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d054      	beq.n	80018e4 <HAL_GPIO_Init+0x460>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a16      	ldr	r2, [pc, #88]	@ (8001898 <HAL_GPIO_Init+0x414>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d04e      	beq.n	80018e0 <HAL_GPIO_Init+0x45c>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a15      	ldr	r2, [pc, #84]	@ (800189c <HAL_GPIO_Init+0x418>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d048      	beq.n	80018dc <HAL_GPIO_Init+0x458>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a14      	ldr	r2, [pc, #80]	@ (80018a0 <HAL_GPIO_Init+0x41c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d042      	beq.n	80018d8 <HAL_GPIO_Init+0x454>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a13      	ldr	r2, [pc, #76]	@ (80018a4 <HAL_GPIO_Init+0x420>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d03c      	beq.n	80018d4 <HAL_GPIO_Init+0x450>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a12      	ldr	r2, [pc, #72]	@ (80018a8 <HAL_GPIO_Init+0x424>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d036      	beq.n	80018d0 <HAL_GPIO_Init+0x44c>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a11      	ldr	r2, [pc, #68]	@ (80018ac <HAL_GPIO_Init+0x428>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d030      	beq.n	80018cc <HAL_GPIO_Init+0x448>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a10      	ldr	r2, [pc, #64]	@ (80018b0 <HAL_GPIO_Init+0x42c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d02a      	beq.n	80018c8 <HAL_GPIO_Init+0x444>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a0f      	ldr	r2, [pc, #60]	@ (80018b4 <HAL_GPIO_Init+0x430>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d007      	beq.n	800188a <HAL_GPIO_Init+0x406>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a0e      	ldr	r2, [pc, #56]	@ (80018b8 <HAL_GPIO_Init+0x434>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d101      	bne.n	8001886 <HAL_GPIO_Init+0x402>
 8001882:	2309      	movs	r3, #9
 8001884:	e02f      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 8001886:	230a      	movs	r3, #10
 8001888:	e02d      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 800188a:	2308      	movs	r3, #8
 800188c:	e02b      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 800188e:	bf00      	nop
 8001890:	0800c854 	.word	0x0800c854
 8001894:	58020000 	.word	0x58020000
 8001898:	58020400 	.word	0x58020400
 800189c:	58020800 	.word	0x58020800
 80018a0:	58020c00 	.word	0x58020c00
 80018a4:	58021000 	.word	0x58021000
 80018a8:	58021400 	.word	0x58021400
 80018ac:	58021800 	.word	0x58021800
 80018b0:	58021c00 	.word	0x58021c00
 80018b4:	58022000 	.word	0x58022000
 80018b8:	58022400 	.word	0x58022400
 80018bc:	58022800 	.word	0x58022800
 80018c0:	58024400 	.word	0x58024400
 80018c4:	58000400 	.word	0x58000400
 80018c8:	2307      	movs	r3, #7
 80018ca:	e00c      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 80018cc:	2306      	movs	r3, #6
 80018ce:	e00a      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 80018d0:	2305      	movs	r3, #5
 80018d2:	e008      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 80018d4:	2304      	movs	r3, #4
 80018d6:	e006      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 80018d8:	2303      	movs	r3, #3
 80018da:	e004      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 80018dc:	2302      	movs	r3, #2
 80018de:	e002      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 80018e0:	2301      	movs	r3, #1
 80018e2:	e000      	b.n	80018e6 <HAL_GPIO_Init+0x462>
 80018e4:	2300      	movs	r3, #0
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	f002 0203 	and.w	r2, r2, #3
 80018ec:	0092      	lsls	r2, r2, #2
 80018ee:	4093      	lsls	r3, r2
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018f6:	4937      	ldr	r1, [pc, #220]	@ (80019d4 <HAL_GPIO_Init+0x550>)
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	089b      	lsrs	r3, r3, #2
 80018fc:	3302      	adds	r3, #2
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001904:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	43db      	mvns	r3, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4013      	ands	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <HAL_GPIO_Init+0x4a6>
        {
          temp |= iocurrent;
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	4313      	orrs	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800192a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	4313      	orrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001958:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <HAL_GPIO_Init+0x500>
        {
          temp |= iocurrent;
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	4313      	orrs	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	43db      	mvns	r3, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4013      	ands	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <HAL_GPIO_Init+0x52a>
        {
          temp |= iocurrent;
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	3301      	adds	r3, #1
 80019b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f47f ae05 	bne.w	80015d4 <HAL_GPIO_Init+0x150>
  }
}
 80019ca:	bf00      	nop
 80019cc:	bf00      	nop
 80019ce:	3720      	adds	r7, #32
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	58000400 	.word	0x58000400

080019d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af02      	add	r7, sp, #8
 80019de:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e10c      	b.n	8001c04 <HAL_PCD_Init+0x22c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a87      	ldr	r2, [pc, #540]	@ (8001c0c <HAL_PCD_Init+0x234>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d008      	beq.n	8001a06 <HAL_PCD_Init+0x2e>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a85      	ldr	r2, [pc, #532]	@ (8001c10 <HAL_PCD_Init+0x238>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d003      	beq.n	8001a06 <HAL_PCD_Init+0x2e>
 80019fe:	2186      	movs	r1, #134	@ 0x86
 8001a00:	4884      	ldr	r0, [pc, #528]	@ (8001c14 <HAL_PCD_Init+0x23c>)
 8001a02:	f7fe ff2d 	bl	8000860 <assert_failed>

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d106      	bne.n	8001a20 <HAL_PCD_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f009 ff16 	bl	800b84c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2203      	movs	r2, #3
 8001a24:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f006 fe68 	bl	8008702 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	7c1a      	ldrb	r2, [r3, #16]
 8001a3a:	f88d 2000 	strb.w	r2, [sp]
 8001a3e:	3304      	adds	r3, #4
 8001a40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a42:	f006 fd39 	bl	80084b8 <USB_CoreInit>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d005      	beq.n	8001a58 <HAL_PCD_Init+0x80>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2202      	movs	r2, #2
 8001a50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e0d5      	b.n	8001c04 <HAL_PCD_Init+0x22c>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f006 fe60 	bl	8008724 <USB_SetCurrentMode>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d005      	beq.n	8001a76 <HAL_PCD_Init+0x9e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e0c6      	b.n	8001c04 <HAL_PCD_Init+0x22c>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a76:	2300      	movs	r3, #0
 8001a78:	73fb      	strb	r3, [r7, #15]
 8001a7a:	e04a      	b.n	8001b12 <HAL_PCD_Init+0x13a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	4413      	add	r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	3315      	adds	r3, #21
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	4413      	add	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	3314      	adds	r3, #20
 8001aa0:	7bfa      	ldrb	r2, [r7, #15]
 8001aa2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001aa4:	7bfa      	ldrb	r2, [r7, #15]
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	b298      	uxth	r0, r3
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	4413      	add	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	332e      	adds	r3, #46	@ 0x2e
 8001ab8:	4602      	mov	r2, r0
 8001aba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001abc:	7bfa      	ldrb	r2, [r7, #15]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	4413      	add	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	3318      	adds	r3, #24
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ad0:	7bfa      	ldrb	r2, [r7, #15]
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	4413      	add	r3, r2
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	440b      	add	r3, r1
 8001ade:	331c      	adds	r3, #28
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	00db      	lsls	r3, r3, #3
 8001aec:	4413      	add	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	440b      	add	r3, r1
 8001af2:	3320      	adds	r3, #32
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001af8:	7bfa      	ldrb	r2, [r7, #15]
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	4613      	mov	r3, r2
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	4413      	add	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	3324      	adds	r3, #36	@ 0x24
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	73fb      	strb	r3, [r7, #15]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	791b      	ldrb	r3, [r3, #4]
 8001b16:	7bfa      	ldrb	r2, [r7, #15]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d3af      	bcc.n	8001a7c <HAL_PCD_Init+0xa4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]
 8001b20:	e044      	b.n	8001bac <HAL_PCD_Init+0x1d4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b22:	7bfa      	ldrb	r2, [r7, #15]
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	4613      	mov	r3, r2
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	4413      	add	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	440b      	add	r3, r1
 8001b30:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b38:	7bfa      	ldrb	r2, [r7, #15]
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	4413      	add	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	440b      	add	r3, r1
 8001b46:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001b4a:	7bfa      	ldrb	r2, [r7, #15]
 8001b4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b4e:	7bfa      	ldrb	r2, [r7, #15]
 8001b50:	6879      	ldr	r1, [r7, #4]
 8001b52:	4613      	mov	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	4413      	add	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b64:	7bfa      	ldrb	r2, [r7, #15]
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	4413      	add	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	440b      	add	r3, r1
 8001b72:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b7a:	7bfa      	ldrb	r2, [r7, #15]
 8001b7c:	6879      	ldr	r1, [r7, #4]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	4413      	add	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	440b      	add	r3, r1
 8001b88:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b90:	7bfa      	ldrb	r2, [r7, #15]
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	73fb      	strb	r3, [r7, #15]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	791b      	ldrb	r3, [r3, #4]
 8001bb0:	7bfa      	ldrb	r2, [r7, #15]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d3b5      	bcc.n	8001b22 <HAL_PCD_Init+0x14a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6818      	ldr	r0, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	7c1a      	ldrb	r2, [r3, #16]
 8001bbe:	f88d 2000 	strb.w	r2, [sp]
 8001bc2:	3304      	adds	r3, #4
 8001bc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc6:	f006 fdf9 	bl	80087bc <USB_DevInit>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d005      	beq.n	8001bdc <HAL_PCD_Init+0x204>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e013      	b.n	8001c04 <HAL_PCD_Init+0x22c>
  }

  hpcd->USB_Address = 0U;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	7b1b      	ldrb	r3, [r3, #12]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d102      	bne.n	8001bf8 <HAL_PCD_Init+0x220>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f001 f95c 	bl	8002eb0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f007 fe3c 	bl	800987a <USB_DevDisconnect>

  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40080000 	.word	0x40080000
 8001c10:	40040000 	.word	0x40040000
 8001c14:	0800c890 	.word	0x0800c890

08001c18 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d101      	bne.n	8001c34 <HAL_PCD_Start+0x1c>
 8001c30:	2302      	movs	r3, #2
 8001c32:	e022      	b.n	8001c7a <HAL_PCD_Start+0x62>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d009      	beq.n	8001c5c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d105      	bne.n	8001c5c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f006 fd3d 	bl	80086e0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f007 fde4 	bl	8009838 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c82:	b590      	push	{r4, r7, lr}
 8001c84:	b08d      	sub	sp, #52	@ 0x34
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f007 fea2 	bl	80099e2 <USB_GetMode>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	f040 84b9 	bne.w	8002618 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f007 fe06 	bl	80098bc <USB_ReadInterrupts>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 84af 	beq.w	8002616 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	0a1b      	lsrs	r3, r3, #8
 8001cc2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f007 fdf3 	bl	80098bc <USB_ReadInterrupts>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d107      	bne.n	8001cf0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	695a      	ldr	r2, [r3, #20]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f002 0202 	and.w	r2, r2, #2
 8001cee:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f007 fde1 	bl	80098bc <USB_ReadInterrupts>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f003 0310 	and.w	r3, r3, #16
 8001d00:	2b10      	cmp	r3, #16
 8001d02:	d161      	bne.n	8001dc8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	699a      	ldr	r2, [r3, #24]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f022 0210 	bic.w	r2, r2, #16
 8001d12:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001d14:	6a3b      	ldr	r3, [r7, #32]
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	f003 020f 	and.w	r2, r3, #15
 8001d20:	4613      	mov	r3, r2
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	4413      	add	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	4413      	add	r3, r2
 8001d30:	3304      	adds	r3, #4
 8001d32:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001d3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001d3e:	d124      	bne.n	8001d8a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001d46:	4013      	ands	r3, r2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d035      	beq.n	8001db8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	091b      	lsrs	r3, r3, #4
 8001d54:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	6a38      	ldr	r0, [r7, #32]
 8001d60:	f007 fc18 	bl	8009594 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	091b      	lsrs	r3, r3, #4
 8001d6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d70:	441a      	add	r2, r3
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	695a      	ldr	r2, [r3, #20]
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d82:	441a      	add	r2, r3
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	615a      	str	r2, [r3, #20]
 8001d88:	e016      	b.n	8001db8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001d90:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001d94:	d110      	bne.n	8001db8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d9c:	2208      	movs	r2, #8
 8001d9e:	4619      	mov	r1, r3
 8001da0:	6a38      	ldr	r0, [r7, #32]
 8001da2:	f007 fbf7 	bl	8009594 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	695a      	ldr	r2, [r3, #20]
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	091b      	lsrs	r3, r3, #4
 8001dae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001db2:	441a      	add	r2, r3
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	699a      	ldr	r2, [r3, #24]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f042 0210 	orr.w	r2, r2, #16
 8001dc6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f007 fd75 	bl	80098bc <USB_ReadInterrupts>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001dd8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001ddc:	f040 80a7 	bne.w	8001f2e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f007 fd7a 	bl	80098e2 <USB_ReadDevAllOutEpInterrupt>
 8001dee:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001df0:	e099      	b.n	8001f26 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df4:	f003 0301 	and.w	r3, r3, #1
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f000 808e 	beq.w	8001f1a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f007 fd9e 	bl	800994a <USB_ReadDevOutEPInterrupt>
 8001e0e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00c      	beq.n	8001e34 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1c:	015a      	lsls	r2, r3, #5
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	4413      	add	r3, r2
 8001e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e26:	461a      	mov	r2, r3
 8001e28:	2301      	movs	r3, #1
 8001e2a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001e2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 feb8 	bl	8002ba4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	f003 0308 	and.w	r3, r3, #8
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00c      	beq.n	8001e58 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e40:	015a      	lsls	r2, r3, #5
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	4413      	add	r3, r2
 8001e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001e50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 ff8e 	bl	8002d74 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d008      	beq.n	8001e74 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e64:	015a      	lsls	r2, r3, #5
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	4413      	add	r3, r2
 8001e6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e6e:	461a      	mov	r2, r3
 8001e70:	2310      	movs	r3, #16
 8001e72:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d030      	beq.n	8001ee0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001e7e:	6a3b      	ldr	r3, [r7, #32]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e86:	2b80      	cmp	r3, #128	@ 0x80
 8001e88:	d109      	bne.n	8001e9e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	69fa      	ldr	r2, [r7, #28]
 8001e94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e98:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e9c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001e9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	4413      	add	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	4413      	add	r3, r2
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	78db      	ldrb	r3, [r3, #3]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d108      	bne.n	8001ece <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f009 fde5 	bl	800ba98 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed0:	015a      	lsls	r2, r3, #5
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001eda:	461a      	mov	r2, r3
 8001edc:	2302      	movs	r3, #2
 8001ede:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	f003 0320 	and.w	r3, r3, #32
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d008      	beq.n	8001efc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eec:	015a      	lsls	r2, r3, #5
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	2320      	movs	r3, #32
 8001efa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d009      	beq.n	8001f1a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f08:	015a      	lsls	r2, r3, #5
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f12:	461a      	mov	r2, r3
 8001f14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f18:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f47f af62 	bne.w	8001df2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f007 fcc2 	bl	80098bc <USB_ReadInterrupts>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001f42:	f040 80db 	bne.w	80020fc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f007 fce3 	bl	8009916 <USB_ReadDevAllInEpInterrupt>
 8001f50:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001f56:	e0cd      	b.n	80020f4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	f000 80c2 	beq.w	80020e8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f007 fd09 	bl	8009986 <USB_ReadDevInEPInterrupt>
 8001f74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d057      	beq.n	8002030 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	2201      	movs	r2, #1
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	69f9      	ldr	r1, [r7, #28]
 8001f9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	799b      	ldrb	r3, [r3, #6]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d132      	bne.n	8002024 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	440b      	add	r3, r1
 8001fcc:	3320      	adds	r3, #32
 8001fce:	6819      	ldr	r1, [r3, #0]
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	4413      	add	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4403      	add	r3, r0
 8001fde:	331c      	adds	r3, #28
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4419      	add	r1, r3
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fe8:	4613      	mov	r3, r2
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4413      	add	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4403      	add	r3, r0
 8001ff2:	3320      	adds	r3, #32
 8001ff4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d113      	bne.n	8002024 <HAL_PCD_IRQHandler+0x3a2>
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002000:	4613      	mov	r3, r2
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	4413      	add	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	440b      	add	r3, r1
 800200a:	3324      	adds	r3, #36	@ 0x24
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d108      	bne.n	8002024 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800201c:	461a      	mov	r2, r3
 800201e:	2101      	movs	r1, #1
 8002020:	f007 fd12 	bl	8009a48 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002026:	b2db      	uxtb	r3, r3
 8002028:	4619      	mov	r1, r3
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f009 fcaf 	bl	800b98e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	f003 0308 	and.w	r3, r3, #8
 8002036:	2b00      	cmp	r3, #0
 8002038:	d008      	beq.n	800204c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203c:	015a      	lsls	r2, r3, #5
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	4413      	add	r3, r2
 8002042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002046:	461a      	mov	r2, r3
 8002048:	2308      	movs	r3, #8
 800204a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	2b00      	cmp	r3, #0
 8002054:	d008      	beq.n	8002068 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002058:	015a      	lsls	r2, r3, #5
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	4413      	add	r3, r2
 800205e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002062:	461a      	mov	r2, r3
 8002064:	2310      	movs	r3, #16
 8002066:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800206e:	2b00      	cmp	r3, #0
 8002070:	d008      	beq.n	8002084 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	015a      	lsls	r2, r3, #5
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	4413      	add	r3, r2
 800207a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800207e:	461a      	mov	r2, r3
 8002080:	2340      	movs	r3, #64	@ 0x40
 8002082:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d023      	beq.n	80020d6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800208e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002090:	6a38      	ldr	r0, [r7, #32]
 8002092:	f006 fcf1 	bl	8008a78 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002098:	4613      	mov	r3, r2
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	4413      	add	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	3310      	adds	r3, #16
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	3304      	adds	r3, #4
 80020a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	78db      	ldrb	r3, [r3, #3]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d108      	bne.n	80020c4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2200      	movs	r2, #0
 80020b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	4619      	mov	r1, r3
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f009 fcfc 	bl	800babc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80020c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c6:	015a      	lsls	r2, r3, #5
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	4413      	add	r3, r2
 80020cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80020d0:	461a      	mov	r2, r3
 80020d2:	2302      	movs	r3, #2
 80020d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d003      	beq.n	80020e8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80020e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 fcd2 	bl	8002a8c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	3301      	adds	r3, #1
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80020ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f0:	085b      	lsrs	r3, r3, #1
 80020f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80020f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f47f af2e 	bne.w	8001f58 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4618      	mov	r0, r3
 8002102:	f007 fbdb 	bl	80098bc <USB_ReadInterrupts>
 8002106:	4603      	mov	r3, r0
 8002108:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800210c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002110:	d122      	bne.n	8002158 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002120:	f023 0301 	bic.w	r3, r3, #1
 8002124:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800212c:	2b01      	cmp	r3, #1
 800212e:	d108      	bne.n	8002142 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002138:	2100      	movs	r1, #0
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 fedc 	bl	8002ef8 <HAL_PCDEx_LPM_Callback>
 8002140:	e002      	b.n	8002148 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f009 fc9a 	bl	800ba7c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	695a      	ldr	r2, [r3, #20]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002156:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f007 fbad 	bl	80098bc <USB_ReadInterrupts>
 8002162:	4603      	mov	r3, r0
 8002164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002168:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800216c:	d112      	bne.n	8002194 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b01      	cmp	r3, #1
 800217c:	d102      	bne.n	8002184 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f009 fc56 	bl	800ba30 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	695a      	ldr	r2, [r3, #20]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002192:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4618      	mov	r0, r3
 800219a:	f007 fb8f 	bl	80098bc <USB_ReadInterrupts>
 800219e:	4603      	mov	r3, r0
 80021a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80021a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80021a8:	d121      	bne.n	80021ee <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	695a      	ldr	r2, [r3, #20]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80021b8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d111      	bne.n	80021e8 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d2:	089b      	lsrs	r3, r3, #2
 80021d4:	f003 020f 	and.w	r2, r3, #15
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80021de:	2101      	movs	r1, #1
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 fe89 	bl	8002ef8 <HAL_PCDEx_LPM_Callback>
 80021e6:	e002      	b.n	80021ee <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f009 fc21 	bl	800ba30 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f007 fb62 	bl	80098bc <USB_ReadInterrupts>
 80021f8:	4603      	mov	r3, r0
 80021fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002202:	f040 80b7 	bne.w	8002374 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	69fa      	ldr	r2, [r7, #28]
 8002210:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002214:	f023 0301 	bic.w	r3, r3, #1
 8002218:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2110      	movs	r1, #16
 8002220:	4618      	mov	r0, r3
 8002222:	f006 fc29 	bl	8008a78 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002226:	2300      	movs	r3, #0
 8002228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800222a:	e046      	b.n	80022ba <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800222c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222e:	015a      	lsls	r2, r3, #5
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	4413      	add	r3, r2
 8002234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002238:	461a      	mov	r2, r3
 800223a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800223e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002242:	015a      	lsls	r2, r3, #5
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	4413      	add	r3, r2
 8002248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002250:	0151      	lsls	r1, r2, #5
 8002252:	69fa      	ldr	r2, [r7, #28]
 8002254:	440a      	add	r2, r1
 8002256:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800225a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800225e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002262:	015a      	lsls	r2, r3, #5
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	4413      	add	r3, r2
 8002268:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800226c:	461a      	mov	r2, r3
 800226e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002272:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002276:	015a      	lsls	r2, r3, #5
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	4413      	add	r3, r2
 800227c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002284:	0151      	lsls	r1, r2, #5
 8002286:	69fa      	ldr	r2, [r7, #28]
 8002288:	440a      	add	r2, r1
 800228a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800228e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002292:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002296:	015a      	lsls	r2, r3, #5
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	4413      	add	r3, r2
 800229c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022a4:	0151      	lsls	r1, r2, #5
 80022a6:	69fa      	ldr	r2, [r7, #28]
 80022a8:	440a      	add	r2, r1
 80022aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80022ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80022b2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b6:	3301      	adds	r3, #1
 80022b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	791b      	ldrb	r3, [r3, #4]
 80022be:	461a      	mov	r2, r3
 80022c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d3b2      	bcc.n	800222c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	69fa      	ldr	r2, [r7, #28]
 80022d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022d4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80022d8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	7bdb      	ldrb	r3, [r3, #15]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d016      	beq.n	8002310 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022ec:	69fa      	ldr	r2, [r7, #28]
 80022ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022f2:	f043 030b 	orr.w	r3, r3, #11
 80022f6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002302:	69fa      	ldr	r2, [r7, #28]
 8002304:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002308:	f043 030b 	orr.w	r3, r3, #11
 800230c:	6453      	str	r3, [r2, #68]	@ 0x44
 800230e:	e015      	b.n	800233c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002316:	695a      	ldr	r2, [r3, #20]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800231e:	4619      	mov	r1, r3
 8002320:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002324:	4313      	orrs	r3, r2
 8002326:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800232e:	691b      	ldr	r3, [r3, #16]
 8002330:	69fa      	ldr	r2, [r7, #28]
 8002332:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002336:	f043 030b 	orr.w	r3, r3, #11
 800233a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	69fa      	ldr	r2, [r7, #28]
 8002346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800234a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800234e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6818      	ldr	r0, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800235e:	461a      	mov	r2, r3
 8002360:	f007 fb72 	bl	8009a48 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002372:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f007 fa9f 	bl	80098bc <USB_ReadInterrupts>
 800237e:	4603      	mov	r3, r0
 8002380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002388:	d123      	bne.n	80023d2 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f007 fb36 	bl	8009a00 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4618      	mov	r0, r3
 800239a:	f006 fbe6 	bl	8008b6a <USB_GetDevSpeed>
 800239e:	4603      	mov	r3, r0
 80023a0:	461a      	mov	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681c      	ldr	r4, [r3, #0]
 80023aa:	f002 f8a1 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 80023ae:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80023b4:	461a      	mov	r2, r3
 80023b6:	4620      	mov	r0, r4
 80023b8:	f006 f8f0 	bl	800859c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f009 fb0e 	bl	800b9de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	695a      	ldr	r2, [r3, #20]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80023d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f007 fa70 	bl	80098bc <USB_ReadInterrupts>
 80023dc:	4603      	mov	r3, r0
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b08      	cmp	r3, #8
 80023e4:	d10a      	bne.n	80023fc <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f009 faeb 	bl	800b9c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	695a      	ldr	r2, [r3, #20]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f002 0208 	and.w	r2, r2, #8
 80023fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f007 fa5b 	bl	80098bc <USB_ReadInterrupts>
 8002406:	4603      	mov	r3, r0
 8002408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800240c:	2b80      	cmp	r3, #128	@ 0x80
 800240e:	d123      	bne.n	8002458 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002410:	6a3b      	ldr	r3, [r7, #32]
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002418:	6a3b      	ldr	r3, [r7, #32]
 800241a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800241c:	2301      	movs	r3, #1
 800241e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002420:	e014      	b.n	800244c <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002426:	4613      	mov	r3, r2
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	4413      	add	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	440b      	add	r3, r1
 8002430:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d105      	bne.n	8002446 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	b2db      	uxtb	r3, r3
 800243e:	4619      	mov	r1, r3
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f000 faf2 	bl	8002a2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	3301      	adds	r3, #1
 800244a:	627b      	str	r3, [r7, #36]	@ 0x24
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	791b      	ldrb	r3, [r3, #4]
 8002450:	461a      	mov	r2, r3
 8002452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002454:	4293      	cmp	r3, r2
 8002456:	d3e4      	bcc.n	8002422 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f007 fa2d 	bl	80098bc <USB_ReadInterrupts>
 8002462:	4603      	mov	r3, r0
 8002464:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002468:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800246c:	d13c      	bne.n	80024e8 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800246e:	2301      	movs	r3, #1
 8002470:	627b      	str	r3, [r7, #36]	@ 0x24
 8002472:	e02b      	b.n	80024cc <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	015a      	lsls	r2, r3, #5
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	4413      	add	r3, r2
 800247c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002484:	6879      	ldr	r1, [r7, #4]
 8002486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002488:	4613      	mov	r3, r2
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	4413      	add	r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	3318      	adds	r3, #24
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d115      	bne.n	80024c6 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800249a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800249c:	2b00      	cmp	r3, #0
 800249e:	da12      	bge.n	80024c6 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80024a0:	6879      	ldr	r1, [r7, #4]
 80024a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024a4:	4613      	mov	r3, r2
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	4413      	add	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	440b      	add	r3, r1
 80024ae:	3317      	adds	r3, #23
 80024b0:	2201      	movs	r2, #1
 80024b2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80024b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	4619      	mov	r1, r3
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 fab2 	bl	8002a2a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c8:	3301      	adds	r3, #1
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	791b      	ldrb	r3, [r3, #4]
 80024d0:	461a      	mov	r2, r3
 80024d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d3cd      	bcc.n	8002474 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	695a      	ldr	r2, [r3, #20]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80024e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f007 f9e5 	bl	80098bc <USB_ReadInterrupts>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024fc:	d156      	bne.n	80025ac <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024fe:	2301      	movs	r3, #1
 8002500:	627b      	str	r3, [r7, #36]	@ 0x24
 8002502:	e045      	b.n	8002590 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	015a      	lsls	r2, r3, #5
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	4413      	add	r3, r2
 800250c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002518:	4613      	mov	r3, r2
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	4413      	add	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d12e      	bne.n	800258a <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800252c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800252e:	2b00      	cmp	r3, #0
 8002530:	da2b      	bge.n	800258a <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	0c1a      	lsrs	r2, r3, #16
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800253c:	4053      	eors	r3, r2
 800253e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002542:	2b00      	cmp	r3, #0
 8002544:	d121      	bne.n	800258a <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002546:	6879      	ldr	r1, [r7, #4]
 8002548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800254a:	4613      	mov	r3, r2
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	4413      	add	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	440b      	add	r3, r1
 8002554:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002558:	2201      	movs	r2, #1
 800255a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800255c:	6a3b      	ldr	r3, [r7, #32]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002564:	6a3b      	ldr	r3, [r7, #32]
 8002566:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10a      	bne.n	800258a <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	69fa      	ldr	r2, [r7, #28]
 800257e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002582:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002586:	6053      	str	r3, [r2, #4]
            break;
 8002588:	e008      	b.n	800259c <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800258a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258c:	3301      	adds	r3, #1
 800258e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	791b      	ldrb	r3, [r3, #4]
 8002594:	461a      	mov	r2, r3
 8002596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002598:	4293      	cmp	r3, r2
 800259a:	d3b3      	bcc.n	8002504 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	695a      	ldr	r2, [r3, #20]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80025aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f007 f983 	bl	80098bc <USB_ReadInterrupts>
 80025b6:	4603      	mov	r3, r0
 80025b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80025bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025c0:	d10a      	bne.n	80025d8 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f009 fa8c 	bl	800bae0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	695a      	ldr	r2, [r3, #20]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80025d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4618      	mov	r0, r3
 80025de:	f007 f96d 	bl	80098bc <USB_ReadInterrupts>
 80025e2:	4603      	mov	r3, r0
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b04      	cmp	r3, #4
 80025ea:	d115      	bne.n	8002618 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d002      	beq.n	8002604 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f009 fa7c 	bl	800bafc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6859      	ldr	r1, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	430a      	orrs	r2, r1
 8002612:	605a      	str	r2, [r3, #4]
 8002614:	e000      	b.n	8002618 <HAL_PCD_IRQHandler+0x996>
      return;
 8002616:	bf00      	nop
    }
  }
}
 8002618:	3734      	adds	r7, #52	@ 0x34
 800261a:	46bd      	mov	sp, r7
 800261c:	bd90      	pop	{r4, r7, pc}

0800261e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	460b      	mov	r3, r1
 8002628:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002630:	2b01      	cmp	r3, #1
 8002632:	d101      	bne.n	8002638 <HAL_PCD_SetAddress+0x1a>
 8002634:	2302      	movs	r3, #2
 8002636:	e012      	b.n	800265e <HAL_PCD_SetAddress+0x40>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	78fa      	ldrb	r2, [r7, #3]
 8002644:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	78fa      	ldrb	r2, [r7, #3]
 800264c:	4611      	mov	r1, r2
 800264e:	4618      	mov	r0, r3
 8002650:	f007 f8cc 	bl	80097ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	4608      	mov	r0, r1
 8002670:	4611      	mov	r1, r2
 8002672:	461a      	mov	r2, r3
 8002674:	4603      	mov	r3, r0
 8002676:	70fb      	strb	r3, [r7, #3]
 8002678:	460b      	mov	r3, r1
 800267a:	803b      	strh	r3, [r7, #0]
 800267c:	4613      	mov	r3, r2
 800267e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002688:	2b00      	cmp	r3, #0
 800268a:	da0f      	bge.n	80026ac <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800268c:	78fb      	ldrb	r3, [r7, #3]
 800268e:	f003 020f 	and.w	r2, r3, #15
 8002692:	4613      	mov	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	4413      	add	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	3310      	adds	r3, #16
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	3304      	adds	r3, #4
 80026a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2201      	movs	r2, #1
 80026a8:	705a      	strb	r2, [r3, #1]
 80026aa:	e00f      	b.n	80026cc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026ac:	78fb      	ldrb	r3, [r7, #3]
 80026ae:	f003 020f 	and.w	r2, r3, #15
 80026b2:	4613      	mov	r3, r2
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	4413      	add	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	3304      	adds	r3, #4
 80026c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80026cc:	78fb      	ldrb	r3, [r7, #3]
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80026d8:	883b      	ldrh	r3, [r7, #0]
 80026da:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	78ba      	ldrb	r2, [r7, #2]
 80026e6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	785b      	ldrb	r3, [r3, #1]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d004      	beq.n	80026fa <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	461a      	mov	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80026fa:	78bb      	ldrb	r3, [r7, #2]
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d102      	bne.n	8002706 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800270c:	2b01      	cmp	r3, #1
 800270e:	d101      	bne.n	8002714 <HAL_PCD_EP_Open+0xae>
 8002710:	2302      	movs	r3, #2
 8002712:	e00e      	b.n	8002732 <HAL_PCD_EP_Open+0xcc>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68f9      	ldr	r1, [r7, #12]
 8002722:	4618      	mov	r0, r3
 8002724:	f006 fa46 	bl	8008bb4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002730:	7afb      	ldrb	r3, [r7, #11]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b084      	sub	sp, #16
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
 8002742:	460b      	mov	r3, r1
 8002744:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002746:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800274a:	2b00      	cmp	r3, #0
 800274c:	da0f      	bge.n	800276e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800274e:	78fb      	ldrb	r3, [r7, #3]
 8002750:	f003 020f 	and.w	r2, r3, #15
 8002754:	4613      	mov	r3, r2
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4413      	add	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	3310      	adds	r3, #16
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	4413      	add	r3, r2
 8002762:	3304      	adds	r3, #4
 8002764:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2201      	movs	r2, #1
 800276a:	705a      	strb	r2, [r3, #1]
 800276c:	e00f      	b.n	800278e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	f003 020f 	and.w	r2, r3, #15
 8002774:	4613      	mov	r3, r2
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	4413      	add	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	4413      	add	r3, r2
 8002784:	3304      	adds	r3, #4
 8002786:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800278e:	78fb      	ldrb	r3, [r7, #3]
 8002790:	f003 030f 	and.w	r3, r3, #15
 8002794:	b2da      	uxtb	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_PCD_EP_Close+0x6e>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e00e      	b.n	80027c6 <HAL_PCD_EP_Close+0x8c>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68f9      	ldr	r1, [r7, #12]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f006 fa84 	bl	8008cc4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b086      	sub	sp, #24
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	60f8      	str	r0, [r7, #12]
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	603b      	str	r3, [r7, #0]
 80027da:	460b      	mov	r3, r1
 80027dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027de:	7afb      	ldrb	r3, [r7, #11]
 80027e0:	f003 020f 	and.w	r2, r3, #15
 80027e4:	4613      	mov	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	4413      	add	r3, r2
 80027f4:	3304      	adds	r3, #4
 80027f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	2200      	movs	r2, #0
 8002808:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	2200      	movs	r2, #0
 800280e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002810:	7afb      	ldrb	r3, [r7, #11]
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	b2da      	uxtb	r2, r3
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	799b      	ldrb	r3, [r3, #6]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d102      	bne.n	800282a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6818      	ldr	r0, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	799b      	ldrb	r3, [r3, #6]
 8002832:	461a      	mov	r2, r3
 8002834:	6979      	ldr	r1, [r7, #20]
 8002836:	f006 fb21 	bl	8008e7c <USB_EPStartXfer>

  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	607a      	str	r2, [r7, #4]
 800284e:	603b      	str	r3, [r7, #0]
 8002850:	460b      	mov	r3, r1
 8002852:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002854:	7afb      	ldrb	r3, [r7, #11]
 8002856:	f003 020f 	and.w	r2, r3, #15
 800285a:	4613      	mov	r3, r2
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4413      	add	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	3310      	adds	r3, #16
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	4413      	add	r3, r2
 8002868:	3304      	adds	r3, #4
 800286a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2200      	movs	r2, #0
 800287c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	2201      	movs	r2, #1
 8002882:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002884:	7afb      	ldrb	r3, [r7, #11]
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	b2da      	uxtb	r2, r3
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	799b      	ldrb	r3, [r3, #6]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d102      	bne.n	800289e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6818      	ldr	r0, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	799b      	ldrb	r3, [r3, #6]
 80028a6:	461a      	mov	r2, r3
 80028a8:	6979      	ldr	r1, [r7, #20]
 80028aa:	f006 fae7 	bl	8008e7c <USB_EPStartXfer>

  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80028c4:	78fb      	ldrb	r3, [r7, #3]
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	7912      	ldrb	r2, [r2, #4]
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d901      	bls.n	80028d6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e04f      	b.n	8002976 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80028d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	da0f      	bge.n	80028fe <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028de:	78fb      	ldrb	r3, [r7, #3]
 80028e0:	f003 020f 	and.w	r2, r3, #15
 80028e4:	4613      	mov	r3, r2
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	4413      	add	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	3310      	adds	r3, #16
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	3304      	adds	r3, #4
 80028f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2201      	movs	r2, #1
 80028fa:	705a      	strb	r2, [r3, #1]
 80028fc:	e00d      	b.n	800291a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80028fe:	78fa      	ldrb	r2, [r7, #3]
 8002900:	4613      	mov	r3, r2
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	4413      	add	r3, r2
 8002910:	3304      	adds	r3, #4
 8002912:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2201      	movs	r2, #1
 800291e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002920:	78fb      	ldrb	r3, [r7, #3]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	b2da      	uxtb	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002932:	2b01      	cmp	r3, #1
 8002934:	d101      	bne.n	800293a <HAL_PCD_EP_SetStall+0x82>
 8002936:	2302      	movs	r3, #2
 8002938:	e01d      	b.n	8002976 <HAL_PCD_EP_SetStall+0xbe>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68f9      	ldr	r1, [r7, #12]
 8002948:	4618      	mov	r0, r3
 800294a:	f006 fe7b 	bl	8009644 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800294e:	78fb      	ldrb	r3, [r7, #3]
 8002950:	f003 030f 	and.w	r3, r3, #15
 8002954:	2b00      	cmp	r3, #0
 8002956:	d109      	bne.n	800296c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6818      	ldr	r0, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	7999      	ldrb	r1, [r3, #6]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002966:	461a      	mov	r2, r3
 8002968:	f007 f86e 	bl	8009a48 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b084      	sub	sp, #16
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
 8002986:	460b      	mov	r3, r1
 8002988:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800298a:	78fb      	ldrb	r3, [r7, #3]
 800298c:	f003 030f 	and.w	r3, r3, #15
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	7912      	ldrb	r2, [r2, #4]
 8002994:	4293      	cmp	r3, r2
 8002996:	d901      	bls.n	800299c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e042      	b.n	8002a22 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800299c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	da0f      	bge.n	80029c4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	f003 020f 	and.w	r2, r3, #15
 80029aa:	4613      	mov	r3, r2
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4413      	add	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	3310      	adds	r3, #16
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	4413      	add	r3, r2
 80029b8:	3304      	adds	r3, #4
 80029ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2201      	movs	r2, #1
 80029c0:	705a      	strb	r2, [r3, #1]
 80029c2:	e00f      	b.n	80029e4 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029c4:	78fb      	ldrb	r3, [r7, #3]
 80029c6:	f003 020f 	and.w	r2, r3, #15
 80029ca:	4613      	mov	r3, r2
 80029cc:	00db      	lsls	r3, r3, #3
 80029ce:	4413      	add	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	4413      	add	r3, r2
 80029da:	3304      	adds	r3, #4
 80029dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029ea:	78fb      	ldrb	r3, [r7, #3]
 80029ec:	f003 030f 	and.w	r3, r3, #15
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_PCD_EP_ClrStall+0x86>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e00e      	b.n	8002a22 <HAL_PCD_EP_ClrStall+0xa4>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68f9      	ldr	r1, [r7, #12]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f006 fe84 	bl	8009720 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b084      	sub	sp, #16
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	460b      	mov	r3, r1
 8002a34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002a36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	da0c      	bge.n	8002a58 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a3e:	78fb      	ldrb	r3, [r7, #3]
 8002a40:	f003 020f 	and.w	r2, r3, #15
 8002a44:	4613      	mov	r3, r2
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	3310      	adds	r3, #16
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	4413      	add	r3, r2
 8002a52:	3304      	adds	r3, #4
 8002a54:	60fb      	str	r3, [r7, #12]
 8002a56:	e00c      	b.n	8002a72 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a58:	78fb      	ldrb	r3, [r7, #3]
 8002a5a:	f003 020f 	and.w	r2, r3, #15
 8002a5e:	4613      	mov	r3, r2
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	4413      	add	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	3304      	adds	r3, #4
 8002a70:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68f9      	ldr	r1, [r7, #12]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f006 fca3 	bl	80093c4 <USB_EPStopXfer>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002a82:	7afb      	ldrb	r3, [r7, #11]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08a      	sub	sp, #40	@ 0x28
 8002a90:	af02      	add	r7, sp, #8
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	00db      	lsls	r3, r3, #3
 8002aa6:	4413      	add	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	3310      	adds	r3, #16
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	4413      	add	r3, r2
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	695a      	ldr	r2, [r3, #20]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d901      	bls.n	8002ac4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e06b      	b.n	8002b9c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	691a      	ldr	r2, [r3, #16]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	69fa      	ldr	r2, [r7, #28]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d902      	bls.n	8002ae0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	3303      	adds	r3, #3
 8002ae4:	089b      	lsrs	r3, r3, #2
 8002ae6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ae8:	e02a      	b.n	8002b40 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	691a      	ldr	r2, [r3, #16]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d902      	bls.n	8002b06 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	3303      	adds	r3, #3
 8002b0a:	089b      	lsrs	r3, r3, #2
 8002b0c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	68d9      	ldr	r1, [r3, #12]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	b2da      	uxtb	r2, r3
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	4603      	mov	r3, r0
 8002b22:	6978      	ldr	r0, [r7, #20]
 8002b24:	f006 fcf8 	bl	8009518 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	441a      	add	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	695a      	ldr	r2, [r3, #20]
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	441a      	add	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	015a      	lsls	r2, r3, #5
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	4413      	add	r3, r2
 8002b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d809      	bhi.n	8002b6a <PCD_WriteEmptyTxFifo+0xde>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	695a      	ldr	r2, [r3, #20]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d203      	bcs.n	8002b6a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1bf      	bne.n	8002aea <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	691a      	ldr	r2, [r3, #16]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d811      	bhi.n	8002b9a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	f003 030f 	and.w	r3, r3, #15
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	6939      	ldr	r1, [r7, #16]
 8002b92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b96:	4013      	ands	r3, r2
 8002b98:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3720      	adds	r7, #32
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b088      	sub	sp, #32
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	333c      	adds	r3, #60	@ 0x3c
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	015a      	lsls	r2, r3, #5
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	4413      	add	r3, r2
 8002bca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	799b      	ldrb	r3, [r3, #6]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d17b      	bne.n	8002cd2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	f003 0308 	and.w	r3, r3, #8
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d015      	beq.n	8002c10 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	4a61      	ldr	r2, [pc, #388]	@ (8002d6c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	f240 80b9 	bls.w	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 80b3 	beq.w	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	015a      	lsls	r2, r3, #5
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	4413      	add	r3, r2
 8002c02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c06:	461a      	mov	r2, r3
 8002c08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c0c:	6093      	str	r3, [r2, #8]
 8002c0e:	e0a7      	b.n	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	f003 0320 	and.w	r3, r3, #32
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d009      	beq.n	8002c2e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	015a      	lsls	r2, r3, #5
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	4413      	add	r3, r2
 8002c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c26:	461a      	mov	r2, r3
 8002c28:	2320      	movs	r3, #32
 8002c2a:	6093      	str	r3, [r2, #8]
 8002c2c:	e098      	b.n	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f040 8093 	bne.w	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002d6c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d90f      	bls.n	8002c62 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00a      	beq.n	8002c62 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	015a      	lsls	r2, r3, #5
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	4413      	add	r3, r2
 8002c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c58:	461a      	mov	r2, r3
 8002c5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c5e:	6093      	str	r3, [r2, #8]
 8002c60:	e07e      	b.n	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	4613      	mov	r3, r2
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	4413      	add	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	4413      	add	r3, r2
 8002c74:	3304      	adds	r3, #4
 8002c76:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6a1a      	ldr	r2, [r3, #32]
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	0159      	lsls	r1, r3, #5
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	440b      	add	r3, r1
 8002c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c8e:	1ad2      	subs	r2, r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d114      	bne.n	8002cc4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d109      	bne.n	8002cb6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6818      	ldr	r0, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002cac:	461a      	mov	r2, r3
 8002cae:	2101      	movs	r1, #1
 8002cb0:	f006 feca 	bl	8009a48 <USB_EP0_OutStart>
 8002cb4:	e006      	b.n	8002cc4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	68da      	ldr	r2, [r3, #12]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	441a      	add	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	4619      	mov	r1, r3
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f008 fe44 	bl	800b958 <HAL_PCD_DataOutStageCallback>
 8002cd0:	e046      	b.n	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	4a26      	ldr	r2, [pc, #152]	@ (8002d70 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d124      	bne.n	8002d24 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00a      	beq.n	8002cfa <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	015a      	lsls	r2, r3, #5
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	4413      	add	r3, r2
 8002cec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cf6:	6093      	str	r3, [r2, #8]
 8002cf8:	e032      	b.n	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d008      	beq.n	8002d16 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	015a      	lsls	r2, r3, #5
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d10:	461a      	mov	r2, r3
 8002d12:	2320      	movs	r3, #32
 8002d14:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f008 fe1b 	bl	800b958 <HAL_PCD_DataOutStageCallback>
 8002d22:	e01d      	b.n	8002d60 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d114      	bne.n	8002d54 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	4413      	add	r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	440b      	add	r3, r1
 8002d38:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d108      	bne.n	8002d54 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	2100      	movs	r1, #0
 8002d50:	f006 fe7a 	bl	8009a48 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	4619      	mov	r1, r3
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f008 fdfc 	bl	800b958 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3720      	adds	r7, #32
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	4f54300a 	.word	0x4f54300a
 8002d70:	4f54310a 	.word	0x4f54310a

08002d74 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	333c      	adds	r3, #60	@ 0x3c
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	015a      	lsls	r2, r3, #5
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4413      	add	r3, r2
 8002d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4a15      	ldr	r2, [pc, #84]	@ (8002dfc <PCD_EP_OutSetupPacket_int+0x88>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d90e      	bls.n	8002dc8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d009      	beq.n	8002dc8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	015a      	lsls	r2, r3, #5
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4413      	add	r3, r2
 8002dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dc6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f008 fdb3 	bl	800b934 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002dfc <PCD_EP_OutSetupPacket_int+0x88>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d90c      	bls.n	8002df0 <PCD_EP_OutSetupPacket_int+0x7c>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	799b      	ldrb	r3, [r3, #6]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d108      	bne.n	8002df0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6818      	ldr	r0, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002de8:	461a      	mov	r2, r3
 8002dea:	2101      	movs	r1, #1
 8002dec:	f006 fe2c 	bl	8009a48 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	4f54300a 	.word	0x4f54300a

08002e00 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	70fb      	strb	r3, [r7, #3]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e16:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d107      	bne.n	8002e2e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002e1e:	883b      	ldrh	r3, [r7, #0]
 8002e20:	0419      	lsls	r1, r3, #16
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e2c:	e028      	b.n	8002e80 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e34:	0c1b      	lsrs	r3, r3, #16
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	4413      	add	r3, r2
 8002e3a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	73fb      	strb	r3, [r7, #15]
 8002e40:	e00d      	b.n	8002e5e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	7bfb      	ldrb	r3, [r7, #15]
 8002e48:	3340      	adds	r3, #64	@ 0x40
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	0c1b      	lsrs	r3, r3, #16
 8002e52:	68ba      	ldr	r2, [r7, #8]
 8002e54:	4413      	add	r3, r2
 8002e56:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002e58:	7bfb      	ldrb	r3, [r7, #15]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	73fb      	strb	r3, [r7, #15]
 8002e5e:	7bfa      	ldrb	r2, [r7, #15]
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d3ec      	bcc.n	8002e42 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002e68:	883b      	ldrh	r3, [r7, #0]
 8002e6a:	0418      	lsls	r0, r3, #16
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6819      	ldr	r1, [r3, #0]
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	4302      	orrs	r2, r0
 8002e78:	3340      	adds	r3, #64	@ 0x40
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b083      	sub	sp, #12
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
 8002e96:	460b      	mov	r3, r1
 8002e98:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	887a      	ldrh	r2, [r7, #2]
 8002ea0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002ede:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <HAL_PCDEx_ActivateLPM+0x44>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3714      	adds	r7, #20
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	10000003 	.word	0x10000003

08002ef8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d007      	beq.n	8002f2e <HAL_PWREx_ConfigSupply+0x1e>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d004      	beq.n	8002f2e <HAL_PWREx_ConfigSupply+0x1e>
 8002f24:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8002f28:	481a      	ldr	r0, [pc, #104]	@ (8002f94 <HAL_PWREx_ConfigSupply+0x84>)
 8002f2a:	f7fd fc99 	bl	8000860 <assert_failed>

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002f98 <HAL_PWREx_ConfigSupply+0x88>)
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d00a      	beq.n	8002f50 <HAL_PWREx_ConfigSupply+0x40>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002f3a:	4b17      	ldr	r3, [pc, #92]	@ (8002f98 <HAL_PWREx_ConfigSupply+0x88>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d001      	beq.n	8002f4c <HAL_PWREx_ConfigSupply+0x3c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e01f      	b.n	8002f8c <HAL_PWREx_ConfigSupply+0x7c>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	e01d      	b.n	8002f8c <HAL_PWREx_ConfigSupply+0x7c>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002f50:	4b11      	ldr	r3, [pc, #68]	@ (8002f98 <HAL_PWREx_ConfigSupply+0x88>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	f023 0207 	bic.w	r2, r3, #7
 8002f58:	490f      	ldr	r1, [pc, #60]	@ (8002f98 <HAL_PWREx_ConfigSupply+0x88>)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002f60:	f7fd ff68 	bl	8000e34 <HAL_GetTick>
 8002f64:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f66:	e009      	b.n	8002f7c <HAL_PWREx_ConfigSupply+0x6c>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002f68:	f7fd ff64 	bl	8000e34 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f76:	d901      	bls.n	8002f7c <HAL_PWREx_ConfigSupply+0x6c>
    {
      return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e007      	b.n	8002f8c <HAL_PWREx_ConfigSupply+0x7c>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002f7c:	4b06      	ldr	r3, [pc, #24]	@ (8002f98 <HAL_PWREx_ConfigSupply+0x88>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f88:	d1ee      	bne.n	8002f68 <HAL_PWREx_ConfigSupply+0x58>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	0800c8c8 	.word	0x0800c8c8
 8002f98:	58024800 	.word	0x58024800

08002f9c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002fa0:	4b05      	ldr	r3, [pc, #20]	@ (8002fb8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	4a04      	ldr	r2, [pc, #16]	@ (8002fb8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002fa6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002faa:	60d3      	str	r3, [r2, #12]
}
 8002fac:	bf00      	nop
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	58024800 	.word	0x58024800

08002fbc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08c      	sub	sp, #48	@ 0x30
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d102      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	f000 bd9c 	b.w	8003b08 <HAL_RCC_OscConfig+0xb4c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d028      	beq.n	800302a <HAL_RCC_OscConfig+0x6e>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d122      	bne.n	800302a <HAL_RCC_OscConfig+0x6e>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d11c      	bne.n	800302a <HAL_RCC_OscConfig+0x6e>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d116      	bne.n	800302a <HAL_RCC_OscConfig+0x6e>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d110      	bne.n	800302a <HAL_RCC_OscConfig+0x6e>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10a      	bne.n	800302a <HAL_RCC_OscConfig+0x6e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0320 	and.w	r3, r3, #32
 800301c:	2b00      	cmp	r3, #0
 800301e:	d104      	bne.n	800302a <HAL_RCC_OscConfig+0x6e>
 8003020:	f240 11a1 	movw	r1, #417	@ 0x1a1
 8003024:	4897      	ldr	r0, [pc, #604]	@ (8003284 <HAL_RCC_OscConfig+0x2c8>)
 8003026:	f7fd fc1b 	bl	8000860 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 809d 	beq.w	8003172 <HAL_RCC_OscConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00e      	beq.n	800305e <HAL_RCC_OscConfig+0xa2>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003048:	d009      	beq.n	800305e <HAL_RCC_OscConfig+0xa2>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003052:	d004      	beq.n	800305e <HAL_RCC_OscConfig+0xa2>
 8003054:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
 8003058:	488a      	ldr	r0, [pc, #552]	@ (8003284 <HAL_RCC_OscConfig+0x2c8>)
 800305a:	f7fd fc01 	bl	8000860 <assert_failed>

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800305e:	4b8a      	ldr	r3, [pc, #552]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003066:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003068:	4b87      	ldr	r3, [pc, #540]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800306a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800306e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003070:	2b10      	cmp	r3, #16
 8003072:	d007      	beq.n	8003084 <HAL_RCC_OscConfig+0xc8>
 8003074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003076:	2b18      	cmp	r3, #24
 8003078:	d111      	bne.n	800309e <HAL_RCC_OscConfig+0xe2>
 800307a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307c:	f003 0303 	and.w	r3, r3, #3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d10c      	bne.n	800309e <HAL_RCC_OscConfig+0xe2>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003084:	4b80      	ldr	r3, [pc, #512]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d06f      	beq.n	8003170 <HAL_RCC_OscConfig+0x1b4>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d16b      	bne.n	8003170 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	f000 bd35 	b.w	8003b08 <HAL_RCC_OscConfig+0xb4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030a6:	d106      	bne.n	80030b6 <HAL_RCC_OscConfig+0xfa>
 80030a8:	4b77      	ldr	r3, [pc, #476]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a76      	ldr	r2, [pc, #472]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b2:	6013      	str	r3, [r2, #0]
 80030b4:	e02e      	b.n	8003114 <HAL_RCC_OscConfig+0x158>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10c      	bne.n	80030d8 <HAL_RCC_OscConfig+0x11c>
 80030be:	4b72      	ldr	r3, [pc, #456]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a71      	ldr	r2, [pc, #452]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030c8:	6013      	str	r3, [r2, #0]
 80030ca:	4b6f      	ldr	r3, [pc, #444]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a6e      	ldr	r2, [pc, #440]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	e01d      	b.n	8003114 <HAL_RCC_OscConfig+0x158>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030e0:	d10c      	bne.n	80030fc <HAL_RCC_OscConfig+0x140>
 80030e2:	4b69      	ldr	r3, [pc, #420]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a68      	ldr	r2, [pc, #416]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030ec:	6013      	str	r3, [r2, #0]
 80030ee:	4b66      	ldr	r3, [pc, #408]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a65      	ldr	r2, [pc, #404]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	e00b      	b.n	8003114 <HAL_RCC_OscConfig+0x158>
 80030fc:	4b62      	ldr	r3, [pc, #392]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a61      	ldr	r2, [pc, #388]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 8003102:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003106:	6013      	str	r3, [r2, #0]
 8003108:	4b5f      	ldr	r3, [pc, #380]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a5e      	ldr	r2, [pc, #376]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800310e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d014      	beq.n	8003146 <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311c:	f7fd fe8a 	bl	8000e34 <HAL_GetTick>
 8003120:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003122:	e009      	b.n	8003138 <HAL_RCC_OscConfig+0x17c>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003124:	f7fd fe86 	bl	8000e34 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	@ 0x64
 8003130:	d902      	bls.n	8003138 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	f000 bce8 	b.w	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003138:	4b53      	ldr	r3, [pc, #332]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0ef      	beq.n	8003124 <HAL_RCC_OscConfig+0x168>
 8003144:	e015      	b.n	8003172 <HAL_RCC_OscConfig+0x1b6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003146:	f7fd fe75 	bl	8000e34 <HAL_GetTick>
 800314a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800314c:	e009      	b.n	8003162 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800314e:	f7fd fe71 	bl	8000e34 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b64      	cmp	r3, #100	@ 0x64
 800315a:	d902      	bls.n	8003162 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	f000 bcd3 	b.w	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003162:	4b49      	ldr	r3, [pc, #292]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1ef      	bne.n	800314e <HAL_RCC_OscConfig+0x192>
 800316e:	e000      	b.n	8003172 <HAL_RCC_OscConfig+0x1b6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003170:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	f000 80f5 	beq.w	800336a <HAL_RCC_OscConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d018      	beq.n	80031ba <HAL_RCC_OscConfig+0x1fe>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d014      	beq.n	80031ba <HAL_RCC_OscConfig+0x1fe>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d010      	beq.n	80031ba <HAL_RCC_OscConfig+0x1fe>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	2b09      	cmp	r3, #9
 800319e:	d00c      	beq.n	80031ba <HAL_RCC_OscConfig+0x1fe>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	2b11      	cmp	r3, #17
 80031a6:	d008      	beq.n	80031ba <HAL_RCC_OscConfig+0x1fe>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	2b19      	cmp	r3, #25
 80031ae:	d004      	beq.n	80031ba <HAL_RCC_OscConfig+0x1fe>
 80031b0:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 80031b4:	4833      	ldr	r0, [pc, #204]	@ (8003284 <HAL_RCC_OscConfig+0x2c8>)
 80031b6:	f7fd fb53 	bl	8000860 <assert_failed>
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	2b7f      	cmp	r3, #127	@ 0x7f
 80031c0:	d904      	bls.n	80031cc <HAL_RCC_OscConfig+0x210>
 80031c2:	f240 11db 	movw	r1, #475	@ 0x1db
 80031c6:	482f      	ldr	r0, [pc, #188]	@ (8003284 <HAL_RCC_OscConfig+0x2c8>)
 80031c8:	f7fd fb4a 	bl	8000860 <assert_failed>

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031cc:	4b2e      	ldr	r3, [pc, #184]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80031d6:	4b2c      	ldr	r3, [pc, #176]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80031d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031da:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d007      	beq.n	80031f2 <HAL_RCC_OscConfig+0x236>
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	2b18      	cmp	r3, #24
 80031e6:	d15c      	bne.n	80032a2 <HAL_RCC_OscConfig+0x2e6>
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d157      	bne.n	80032a2 <HAL_RCC_OscConfig+0x2e6>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031f2:	4b25      	ldr	r3, [pc, #148]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0304 	and.w	r3, r3, #4
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d006      	beq.n	800320c <HAL_RCC_OscConfig+0x250>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d102      	bne.n	800320c <HAL_RCC_OscConfig+0x250>
      {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	f000 bc7e 	b.w	8003b08 <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800320c:	4b1e      	ldr	r3, [pc, #120]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f023 0219 	bic.w	r2, r3, #25
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	491b      	ldr	r1, [pc, #108]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800321a:	4313      	orrs	r3, r2
 800321c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321e:	f7fd fe09 	bl	8000e34 <HAL_GetTick>
 8003222:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003224:	e009      	b.n	800323a <HAL_RCC_OscConfig+0x27e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003226:	f7fd fe05 	bl	8000e34 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d902      	bls.n	800323a <HAL_RCC_OscConfig+0x27e>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	f000 bc67 	b.w	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800323a:	4b13      	ldr	r3, [pc, #76]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b00      	cmp	r3, #0
 8003244:	d0ef      	beq.n	8003226 <HAL_RCC_OscConfig+0x26a>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003246:	f7fd fe25 	bl	8000e94 <HAL_GetREVID>
 800324a:	4603      	mov	r3, r0
 800324c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003250:	4293      	cmp	r3, r2
 8003252:	d81b      	bhi.n	800328c <HAL_RCC_OscConfig+0x2d0>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	2b40      	cmp	r3, #64	@ 0x40
 800325a:	d108      	bne.n	800326e <HAL_RCC_OscConfig+0x2b2>
 800325c:	4b0a      	ldr	r3, [pc, #40]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003264:	4a08      	ldr	r2, [pc, #32]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 8003266:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800326a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800326c:	e07d      	b.n	800336a <HAL_RCC_OscConfig+0x3ae>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800326e:	4b06      	ldr	r3, [pc, #24]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	031b      	lsls	r3, r3, #12
 800327c:	4902      	ldr	r1, [pc, #8]	@ (8003288 <HAL_RCC_OscConfig+0x2cc>)
 800327e:	4313      	orrs	r3, r2
 8003280:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003282:	e072      	b.n	800336a <HAL_RCC_OscConfig+0x3ae>
 8003284:	0800c904 	.word	0x0800c904
 8003288:	58024400 	.word	0x58024400
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328c:	4b97      	ldr	r3, [pc, #604]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	061b      	lsls	r3, r3, #24
 800329a:	4994      	ldr	r1, [pc, #592]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800329c:	4313      	orrs	r3, r2
 800329e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032a0:	e063      	b.n	800336a <HAL_RCC_OscConfig+0x3ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d046      	beq.n	8003338 <HAL_RCC_OscConfig+0x37c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80032aa:	4b90      	ldr	r3, [pc, #576]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f023 0219 	bic.w	r2, r3, #25
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	498d      	ldr	r1, [pc, #564]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fd fdba 	bl	8000e34 <HAL_GetTick>
 80032c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032c2:	e009      	b.n	80032d8 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c4:	f7fd fdb6 	bl	8000e34 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d902      	bls.n	80032d8 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	f000 bc18 	b.w	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032d8:	4b84      	ldr	r3, [pc, #528]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d0ef      	beq.n	80032c4 <HAL_RCC_OscConfig+0x308>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032e4:	f7fd fdd6 	bl	8000e94 <HAL_GetREVID>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d817      	bhi.n	8003322 <HAL_RCC_OscConfig+0x366>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	2b40      	cmp	r3, #64	@ 0x40
 80032f8:	d108      	bne.n	800330c <HAL_RCC_OscConfig+0x350>
 80032fa:	4b7c      	ldr	r3, [pc, #496]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003302:	4a7a      	ldr	r2, [pc, #488]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003304:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003308:	6053      	str	r3, [r2, #4]
 800330a:	e02e      	b.n	800336a <HAL_RCC_OscConfig+0x3ae>
 800330c:	4b77      	ldr	r3, [pc, #476]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	031b      	lsls	r3, r3, #12
 800331a:	4974      	ldr	r1, [pc, #464]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800331c:	4313      	orrs	r3, r2
 800331e:	604b      	str	r3, [r1, #4]
 8003320:	e023      	b.n	800336a <HAL_RCC_OscConfig+0x3ae>
 8003322:	4b72      	ldr	r3, [pc, #456]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	061b      	lsls	r3, r3, #24
 8003330:	496e      	ldr	r1, [pc, #440]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003332:	4313      	orrs	r3, r2
 8003334:	604b      	str	r3, [r1, #4]
 8003336:	e018      	b.n	800336a <HAL_RCC_OscConfig+0x3ae>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003338:	4b6c      	ldr	r3, [pc, #432]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a6b      	ldr	r2, [pc, #428]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800333e:	f023 0301 	bic.w	r3, r3, #1
 8003342:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003344:	f7fd fd76 	bl	8000e34 <HAL_GetTick>
 8003348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800334c:	f7fd fd72 	bl	8000e34 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e3d4      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800335e:	4b63      	ldr	r3, [pc, #396]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1f0      	bne.n	800334c <HAL_RCC_OscConfig+0x390>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0310 	and.w	r3, r3, #16
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 80c4 	beq.w	8003500 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d008      	beq.n	8003392 <HAL_RCC_OscConfig+0x3d6>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	2b80      	cmp	r3, #128	@ 0x80
 8003386:	d004      	beq.n	8003392 <HAL_RCC_OscConfig+0x3d6>
 8003388:	f240 212b 	movw	r1, #555	@ 0x22b
 800338c:	4858      	ldr	r0, [pc, #352]	@ (80034f0 <HAL_RCC_OscConfig+0x534>)
 800338e:	f7fd fa67 	bl	8000860 <assert_failed>
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	2b3f      	cmp	r3, #63	@ 0x3f
 8003398:	d904      	bls.n	80033a4 <HAL_RCC_OscConfig+0x3e8>
 800339a:	f44f 710b 	mov.w	r1, #556	@ 0x22c
 800339e:	4854      	ldr	r0, [pc, #336]	@ (80034f0 <HAL_RCC_OscConfig+0x534>)
 80033a0:	f7fd fa5e 	bl	8000860 <assert_failed>

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033a4:	4b51      	ldr	r3, [pc, #324]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033ac:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80033ae:	4b4f      	ldr	r3, [pc, #316]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80033b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	2b08      	cmp	r3, #8
 80033b8:	d007      	beq.n	80033ca <HAL_RCC_OscConfig+0x40e>
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	2b18      	cmp	r3, #24
 80033be:	d13a      	bne.n	8003436 <HAL_RCC_OscConfig+0x47a>
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d135      	bne.n	8003436 <HAL_RCC_OscConfig+0x47a>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80033ca:	4b48      	ldr	r3, [pc, #288]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d005      	beq.n	80033e2 <HAL_RCC_OscConfig+0x426>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	2b80      	cmp	r3, #128	@ 0x80
 80033dc:	d001      	beq.n	80033e2 <HAL_RCC_OscConfig+0x426>
      {
        return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e392      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80033e2:	f7fd fd57 	bl	8000e94 <HAL_GetREVID>
 80033e6:	4603      	mov	r3, r0
 80033e8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d817      	bhi.n	8003420 <HAL_RCC_OscConfig+0x464>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	2b20      	cmp	r3, #32
 80033f6:	d108      	bne.n	800340a <HAL_RCC_OscConfig+0x44e>
 80033f8:	4b3c      	ldr	r3, [pc, #240]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003400:	4a3a      	ldr	r2, [pc, #232]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003402:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003406:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003408:	e07a      	b.n	8003500 <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800340a:	4b38      	ldr	r3, [pc, #224]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	069b      	lsls	r3, r3, #26
 8003418:	4934      	ldr	r1, [pc, #208]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800341a:	4313      	orrs	r3, r2
 800341c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800341e:	e06f      	b.n	8003500 <HAL_RCC_OscConfig+0x544>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003420:	4b32      	ldr	r3, [pc, #200]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	061b      	lsls	r3, r3, #24
 800342e:	492f      	ldr	r1, [pc, #188]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003430:	4313      	orrs	r3, r2
 8003432:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003434:	e064      	b.n	8003500 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d042      	beq.n	80034c4 <HAL_RCC_OscConfig+0x508>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800343e:	4b2b      	ldr	r3, [pc, #172]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a2a      	ldr	r2, [pc, #168]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344a:	f7fd fcf3 	bl	8000e34 <HAL_GetTick>
 800344e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x4a8>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003452:	f7fd fcef 	bl	8000e34 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e351      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003464:	4b21      	ldr	r3, [pc, #132]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0f0      	beq.n	8003452 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003470:	f7fd fd10 	bl	8000e94 <HAL_GetREVID>
 8003474:	4603      	mov	r3, r0
 8003476:	f241 0203 	movw	r2, #4099	@ 0x1003
 800347a:	4293      	cmp	r3, r2
 800347c:	d817      	bhi.n	80034ae <HAL_RCC_OscConfig+0x4f2>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	2b20      	cmp	r3, #32
 8003484:	d108      	bne.n	8003498 <HAL_RCC_OscConfig+0x4dc>
 8003486:	4b19      	ldr	r3, [pc, #100]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800348e:	4a17      	ldr	r2, [pc, #92]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 8003490:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003494:	6053      	str	r3, [r2, #4]
 8003496:	e033      	b.n	8003500 <HAL_RCC_OscConfig+0x544>
 8003498:	4b14      	ldr	r3, [pc, #80]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	069b      	lsls	r3, r3, #26
 80034a6:	4911      	ldr	r1, [pc, #68]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
 80034ac:	e028      	b.n	8003500 <HAL_RCC_OscConfig+0x544>
 80034ae:	4b0f      	ldr	r3, [pc, #60]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	061b      	lsls	r3, r3, #24
 80034bc:	490b      	ldr	r1, [pc, #44]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	60cb      	str	r3, [r1, #12]
 80034c2:	e01d      	b.n	8003500 <HAL_RCC_OscConfig+0x544>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80034c4:	4b09      	ldr	r3, [pc, #36]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a08      	ldr	r2, [pc, #32]	@ (80034ec <HAL_RCC_OscConfig+0x530>)
 80034ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d0:	f7fd fcb0 	bl	8000e34 <HAL_GetTick>
 80034d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80034d6:	e00d      	b.n	80034f4 <HAL_RCC_OscConfig+0x538>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80034d8:	f7fd fcac 	bl	8000e34 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d906      	bls.n	80034f4 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e30e      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
 80034ea:	bf00      	nop
 80034ec:	58024400 	.word	0x58024400
 80034f0:	0800c904 	.word	0x0800c904
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80034f4:	4b96      	ldr	r3, [pc, #600]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1eb      	bne.n	80034d8 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	2b00      	cmp	r3, #0
 800350a:	d043      	beq.n	8003594 <HAL_RCC_OscConfig+0x5d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <HAL_RCC_OscConfig+0x56a>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d004      	beq.n	8003526 <HAL_RCC_OscConfig+0x56a>
 800351c:	f240 216d 	movw	r1, #621	@ 0x26d
 8003520:	488c      	ldr	r0, [pc, #560]	@ (8003754 <HAL_RCC_OscConfig+0x798>)
 8003522:	f7fd f99d 	bl	8000860 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d019      	beq.n	8003562 <HAL_RCC_OscConfig+0x5a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800352e:	4b88      	ldr	r3, [pc, #544]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003530:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003532:	4a87      	ldr	r2, [pc, #540]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800353a:	f7fd fc7b 	bl	8000e34 <HAL_GetTick>
 800353e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x598>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003542:	f7fd fc77 	bl	8000e34 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x598>
        {
          return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e2d9      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003554:	4b7e      	ldr	r3, [pc, #504]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d0f0      	beq.n	8003542 <HAL_RCC_OscConfig+0x586>
 8003560:	e018      	b.n	8003594 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003562:	4b7b      	ldr	r3, [pc, #492]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003564:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003566:	4a7a      	ldr	r2, [pc, #488]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003568:	f023 0301 	bic.w	r3, r3, #1
 800356c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800356e:	f7fd fc61 	bl	8000e34 <HAL_GetTick>
 8003572:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003574:	e008      	b.n	8003588 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003576:	f7fd fc5d 	bl	8000e34 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e2bf      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003588:	4b71      	ldr	r3, [pc, #452]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 800358a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1f0      	bne.n	8003576 <HAL_RCC_OscConfig+0x5ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0320 	and.w	r3, r3, #32
 800359c:	2b00      	cmp	r3, #0
 800359e:	d043      	beq.n	8003628 <HAL_RCC_OscConfig+0x66c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <HAL_RCC_OscConfig+0x5fe>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d004      	beq.n	80035ba <HAL_RCC_OscConfig+0x5fe>
 80035b0:	f44f 7126 	mov.w	r1, #664	@ 0x298
 80035b4:	4867      	ldr	r0, [pc, #412]	@ (8003754 <HAL_RCC_OscConfig+0x798>)
 80035b6:	f7fd f953 	bl	8000860 <assert_failed>

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d019      	beq.n	80035f6 <HAL_RCC_OscConfig+0x63a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035c2:	4b63      	ldr	r3, [pc, #396]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a62      	ldr	r2, [pc, #392]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80035c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80035cc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80035ce:	f7fd fc31 	bl	8000e34 <HAL_GetTick>
 80035d2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x62c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80035d6:	f7fd fc2d 	bl	8000e34 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e28f      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80035e8:	4b59      	ldr	r3, [pc, #356]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0f0      	beq.n	80035d6 <HAL_RCC_OscConfig+0x61a>
 80035f4:	e018      	b.n	8003628 <HAL_RCC_OscConfig+0x66c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80035f6:	4b56      	ldr	r3, [pc, #344]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a55      	ldr	r2, [pc, #340]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80035fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003600:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003602:	f7fd fc17 	bl	8000e34 <HAL_GetTick>
 8003606:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x660>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800360a:	f7fd fc13 	bl	8000e34 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e275      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800361c:	4b4c      	ldr	r3, [pc, #304]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1f0      	bne.n	800360a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 8099 	beq.w	8003768 <HAL_RCC_OscConfig+0x7ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00c      	beq.n	8003658 <HAL_RCC_OscConfig+0x69c>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d008      	beq.n	8003658 <HAL_RCC_OscConfig+0x69c>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	2b05      	cmp	r3, #5
 800364c:	d004      	beq.n	8003658 <HAL_RCC_OscConfig+0x69c>
 800364e:	f240 21c2 	movw	r1, #706	@ 0x2c2
 8003652:	4840      	ldr	r0, [pc, #256]	@ (8003754 <HAL_RCC_OscConfig+0x798>)
 8003654:	f7fd f904 	bl	8000860 <assert_failed>

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003658:	4b3f      	ldr	r3, [pc, #252]	@ (8003758 <HAL_RCC_OscConfig+0x79c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a3e      	ldr	r2, [pc, #248]	@ (8003758 <HAL_RCC_OscConfig+0x79c>)
 800365e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003662:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003664:	f7fd fbe6 	bl	8000e34 <HAL_GetTick>
 8003668:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x6c2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800366c:	f7fd fbe2 	bl	8000e34 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b64      	cmp	r3, #100	@ 0x64
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x6c2>
      {
        return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e244      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800367e:	4b36      	ldr	r3, [pc, #216]	@ (8003758 <HAL_RCC_OscConfig+0x79c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0f0      	beq.n	800366c <HAL_RCC_OscConfig+0x6b0>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d106      	bne.n	80036a0 <HAL_RCC_OscConfig+0x6e4>
 8003692:	4b2f      	ldr	r3, [pc, #188]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003694:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003696:	4a2e      	ldr	r2, [pc, #184]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	6713      	str	r3, [r2, #112]	@ 0x70
 800369e:	e02d      	b.n	80036fc <HAL_RCC_OscConfig+0x740>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d10c      	bne.n	80036c2 <HAL_RCC_OscConfig+0x706>
 80036a8:	4b29      	ldr	r3, [pc, #164]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ac:	4a28      	ldr	r2, [pc, #160]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036ae:	f023 0301 	bic.w	r3, r3, #1
 80036b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036b4:	4b26      	ldr	r3, [pc, #152]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b8:	4a25      	ldr	r2, [pc, #148]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036ba:	f023 0304 	bic.w	r3, r3, #4
 80036be:	6713      	str	r3, [r2, #112]	@ 0x70
 80036c0:	e01c      	b.n	80036fc <HAL_RCC_OscConfig+0x740>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	2b05      	cmp	r3, #5
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCC_OscConfig+0x728>
 80036ca:	4b21      	ldr	r3, [pc, #132]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ce:	4a20      	ldr	r2, [pc, #128]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036d0:	f043 0304 	orr.w	r3, r3, #4
 80036d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036da:	4a1d      	ldr	r2, [pc, #116]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036dc:	f043 0301 	orr.w	r3, r3, #1
 80036e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e2:	e00b      	b.n	80036fc <HAL_RCC_OscConfig+0x740>
 80036e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e8:	4a19      	ldr	r2, [pc, #100]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036ea:	f023 0301 	bic.w	r3, r3, #1
 80036ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80036f0:	4b17      	ldr	r3, [pc, #92]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f4:	4a16      	ldr	r2, [pc, #88]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 80036f6:	f023 0304 	bic.w	r3, r3, #4
 80036fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d015      	beq.n	8003730 <HAL_RCC_OscConfig+0x774>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003704:	f7fd fb96 	bl	8000e34 <HAL_GetTick>
 8003708:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800370a:	e00a      	b.n	8003722 <HAL_RCC_OscConfig+0x766>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800370c:	f7fd fb92 	bl	8000e34 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800371a:	4293      	cmp	r3, r2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x766>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e1f2      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003722:	4b0b      	ldr	r3, [pc, #44]	@ (8003750 <HAL_RCC_OscConfig+0x794>)
 8003724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0ee      	beq.n	800370c <HAL_RCC_OscConfig+0x750>
 800372e:	e01b      	b.n	8003768 <HAL_RCC_OscConfig+0x7ac>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003730:	f7fd fb80 	bl	8000e34 <HAL_GetTick>
 8003734:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003736:	e011      	b.n	800375c <HAL_RCC_OscConfig+0x7a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003738:	f7fd fb7c 	bl	8000e34 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003746:	4293      	cmp	r3, r2
 8003748:	d908      	bls.n	800375c <HAL_RCC_OscConfig+0x7a0>
        {
          return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e1dc      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
 800374e:	bf00      	nop
 8003750:	58024400 	.word	0x58024400
 8003754:	0800c904 	.word	0x0800c904
 8003758:	58024800 	.word	0x58024800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800375c:	4b97      	ldr	r3, [pc, #604]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 800375e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1e7      	bne.n	8003738 <HAL_RCC_OscConfig+0x77c>
      }
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00c      	beq.n	800378a <HAL_RCC_OscConfig+0x7ce>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003774:	2b01      	cmp	r3, #1
 8003776:	d008      	beq.n	800378a <HAL_RCC_OscConfig+0x7ce>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377c:	2b02      	cmp	r3, #2
 800377e:	d004      	beq.n	800378a <HAL_RCC_OscConfig+0x7ce>
 8003780:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 8003784:	488e      	ldr	r0, [pc, #568]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 8003786:	f7fd f86b 	bl	8000860 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 81b9 	beq.w	8003b06 <HAL_RCC_OscConfig+0xb4a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003794:	4b89      	ldr	r3, [pc, #548]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800379c:	2b18      	cmp	r3, #24
 800379e:	f000 813f 	beq.w	8003a20 <HAL_RCC_OscConfig+0xa64>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	f040 8120 	bne.w	80039ec <HAL_RCC_OscConfig+0xa30>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d010      	beq.n	80037d6 <HAL_RCC_OscConfig+0x81a>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00c      	beq.n	80037d6 <HAL_RCC_OscConfig+0x81a>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c0:	2b03      	cmp	r3, #3
 80037c2:	d008      	beq.n	80037d6 <HAL_RCC_OscConfig+0x81a>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d004      	beq.n	80037d6 <HAL_RCC_OscConfig+0x81a>
 80037cc:	f240 21fd 	movw	r1, #765	@ 0x2fd
 80037d0:	487b      	ldr	r0, [pc, #492]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 80037d2:	f7fd f845 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE));
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d010      	beq.n	8003800 <HAL_RCC_OscConfig+0x844>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d00c      	beq.n	8003800 <HAL_RCC_OscConfig+0x844>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d008      	beq.n	8003800 <HAL_RCC_OscConfig+0x844>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f2:	2b0c      	cmp	r3, #12
 80037f4:	d004      	beq.n	8003800 <HAL_RCC_OscConfig+0x844>
 80037f6:	f240 21fe 	movw	r1, #766	@ 0x2fe
 80037fa:	4871      	ldr	r0, [pc, #452]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 80037fc:	f7fd f830 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <HAL_RCC_OscConfig+0x85e>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380c:	2b02      	cmp	r3, #2
 800380e:	d004      	beq.n	800381a <HAL_RCC_OscConfig+0x85e>
 8003810:	f240 21ff 	movw	r1, #767	@ 0x2ff
 8003814:	486a      	ldr	r0, [pc, #424]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 8003816:	f7fd f823 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_RCC_OscConfig+0x86e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003826:	2b3f      	cmp	r3, #63	@ 0x3f
 8003828:	d904      	bls.n	8003834 <HAL_RCC_OscConfig+0x878>
 800382a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800382e:	4864      	ldr	r0, [pc, #400]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 8003830:	f7fd f816 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003838:	2b03      	cmp	r3, #3
 800383a:	d904      	bls.n	8003846 <HAL_RCC_OscConfig+0x88a>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003844:	d904      	bls.n	8003850 <HAL_RCC_OscConfig+0x894>
 8003846:	f240 3101 	movw	r1, #769	@ 0x301
 800384a:	485d      	ldr	r0, [pc, #372]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 800384c:	f7fd f808 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <HAL_RCC_OscConfig+0x8a4>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800385c:	2b80      	cmp	r3, #128	@ 0x80
 800385e:	d904      	bls.n	800386a <HAL_RCC_OscConfig+0x8ae>
 8003860:	f240 3102 	movw	r1, #770	@ 0x302
 8003864:	4856      	ldr	r0, [pc, #344]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 8003866:	f7fc fffb 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386e:	2b00      	cmp	r3, #0
 8003870:	d003      	beq.n	800387a <HAL_RCC_OscConfig+0x8be>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003876:	2b80      	cmp	r3, #128	@ 0x80
 8003878:	d904      	bls.n	8003884 <HAL_RCC_OscConfig+0x8c8>
 800387a:	f240 3103 	movw	r1, #771	@ 0x303
 800387e:	4850      	ldr	r0, [pc, #320]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 8003880:	f7fc ffee 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003888:	2b00      	cmp	r3, #0
 800388a:	d003      	beq.n	8003894 <HAL_RCC_OscConfig+0x8d8>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003890:	2b80      	cmp	r3, #128	@ 0x80
 8003892:	d904      	bls.n	800389e <HAL_RCC_OscConfig+0x8e2>
 8003894:	f44f 7141 	mov.w	r1, #772	@ 0x304
 8003898:	4849      	ldr	r0, [pc, #292]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 800389a:	f7fc ffe1 	bl	8000860 <assert_failed>
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038a6:	d304      	bcc.n	80038b2 <HAL_RCC_OscConfig+0x8f6>
 80038a8:	f240 3105 	movw	r1, #773	@ 0x305
 80038ac:	4844      	ldr	r0, [pc, #272]	@ (80039c0 <HAL_RCC_OscConfig+0xa04>)
 80038ae:	f7fc ffd7 	bl	8000860 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b2:	4b42      	ldr	r3, [pc, #264]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a41      	ldr	r2, [pc, #260]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80038b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7fd fab9 	bl	8000e34 <HAL_GetTick>
 80038c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x91c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c6:	f7fd fab5 	bl	8000e34 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x91c>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e117      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038d8:	4b38      	ldr	r3, [pc, #224]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f0      	bne.n	80038c6 <HAL_RCC_OscConfig+0x90a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038e4:	4b35      	ldr	r3, [pc, #212]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80038e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038e8:	4b36      	ldr	r3, [pc, #216]	@ (80039c4 <HAL_RCC_OscConfig+0xa08>)
 80038ea:	4013      	ands	r3, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80038f4:	0112      	lsls	r2, r2, #4
 80038f6:	430a      	orrs	r2, r1
 80038f8:	4930      	ldr	r1, [pc, #192]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	628b      	str	r3, [r1, #40]	@ 0x28
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003902:	3b01      	subs	r3, #1
 8003904:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390c:	3b01      	subs	r3, #1
 800390e:	025b      	lsls	r3, r3, #9
 8003910:	b29b      	uxth	r3, r3
 8003912:	431a      	orrs	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003918:	3b01      	subs	r3, #1
 800391a:	041b      	lsls	r3, r3, #16
 800391c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003926:	3b01      	subs	r3, #1
 8003928:	061b      	lsls	r3, r3, #24
 800392a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800392e:	4923      	ldr	r1, [pc, #140]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003930:	4313      	orrs	r3, r2
 8003932:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003934:	4b21      	ldr	r3, [pc, #132]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003938:	4a20      	ldr	r2, [pc, #128]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 800393a:	f023 0301 	bic.w	r3, r3, #1
 800393e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003940:	4b1e      	ldr	r3, [pc, #120]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003944:	4b20      	ldr	r3, [pc, #128]	@ (80039c8 <HAL_RCC_OscConfig+0xa0c>)
 8003946:	4013      	ands	r3, r2
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800394c:	00d2      	lsls	r2, r2, #3
 800394e:	491b      	ldr	r1, [pc, #108]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003950:	4313      	orrs	r3, r2
 8003952:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003954:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003958:	f023 020c 	bic.w	r2, r3, #12
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003960:	4916      	ldr	r1, [pc, #88]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003962:	4313      	orrs	r3, r2
 8003964:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003966:	4b15      	ldr	r3, [pc, #84]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396a:	f023 0202 	bic.w	r2, r3, #2
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003972:	4912      	ldr	r1, [pc, #72]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003974:	4313      	orrs	r3, r2
 8003976:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003978:	4b10      	ldr	r3, [pc, #64]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 800397a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397c:	4a0f      	ldr	r2, [pc, #60]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 800397e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003982:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003984:	4b0d      	ldr	r3, [pc, #52]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003988:	4a0c      	ldr	r2, [pc, #48]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 800398a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800398e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003990:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003994:	4a09      	ldr	r2, [pc, #36]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 8003996:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800399a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800399c:	4b07      	ldr	r3, [pc, #28]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 800399e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a0:	4a06      	ldr	r2, [pc, #24]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80039a2:	f043 0301 	orr.w	r3, r3, #1
 80039a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039a8:	4b04      	ldr	r3, [pc, #16]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a03      	ldr	r2, [pc, #12]	@ (80039bc <HAL_RCC_OscConfig+0xa00>)
 80039ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b4:	f7fd fa3e 	bl	8000e34 <HAL_GetTick>
 80039b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039ba:	e010      	b.n	80039de <HAL_RCC_OscConfig+0xa22>
 80039bc:	58024400 	.word	0x58024400
 80039c0:	0800c904 	.word	0x0800c904
 80039c4:	fffffc0c 	.word	0xfffffc0c
 80039c8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039cc:	f7fd fa32 	bl	8000e34 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0xa22>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e094      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039de:	4b4c      	ldr	r3, [pc, #304]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0xa10>
 80039ea:	e08c      	b.n	8003b06 <HAL_RCC_OscConfig+0xb4a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ec:	4b48      	ldr	r3, [pc, #288]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a47      	ldr	r2, [pc, #284]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 80039f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f8:	f7fd fa1c 	bl	8000e34 <HAL_GetTick>
 80039fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0xa56>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a00:	f7fd fa18 	bl	8000e34 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0xa56>
          {
            return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e07a      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a12:	4b3f      	ldr	r3, [pc, #252]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1f0      	bne.n	8003a00 <HAL_RCC_OscConfig+0xa44>
 8003a1e:	e072      	b.n	8003b06 <HAL_RCC_OscConfig+0xb4a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003a20:	4b3b      	ldr	r3, [pc, #236]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a24:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003a26:	4b3a      	ldr	r3, [pc, #232]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d031      	beq.n	8003a98 <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	f003 0203 	and.w	r2, r3, #3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d12a      	bne.n	8003a98 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	091b      	lsrs	r3, r3, #4
 8003a46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d122      	bne.n	8003a98 <HAL_RCC_OscConfig+0xadc>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d11a      	bne.n	8003a98 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	0a5b      	lsrs	r3, r3, #9
 8003a66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a6e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d111      	bne.n	8003a98 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	0c1b      	lsrs	r3, r3, #16
 8003a78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a80:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d108      	bne.n	8003a98 <HAL_RCC_OscConfig+0xadc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	0e1b      	lsrs	r3, r3, #24
 8003a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a92:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d001      	beq.n	8003a9c <HAL_RCC_OscConfig+0xae0>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e035      	b.n	8003b08 <HAL_RCC_OscConfig+0xb4c>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aa0:	08db      	lsrs	r3, r3, #3
 8003aa2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003aa6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d029      	beq.n	8003b06 <HAL_RCC_OscConfig+0xb4a>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aba:	d304      	bcc.n	8003ac6 <HAL_RCC_OscConfig+0xb0a>
 8003abc:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 8003ac0:	4814      	ldr	r0, [pc, #80]	@ (8003b14 <HAL_RCC_OscConfig+0xb58>)
 8003ac2:	f7fc fecd 	bl	8000860 <assert_failed>
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003ac6:	4b12      	ldr	r3, [pc, #72]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aca:	4a11      	ldr	r2, [pc, #68]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003acc:	f023 0301 	bic.w	r3, r3, #1
 8003ad0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ad2:	f7fd f9af 	bl	8000e34 <HAL_GetTick>
 8003ad6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003ad8:	bf00      	nop
 8003ada:	f7fd f9ab 	bl	8000e34 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d0f9      	beq.n	8003ada <HAL_RCC_OscConfig+0xb1e>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003ae8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003aea:	4b0b      	ldr	r3, [pc, #44]	@ (8003b18 <HAL_RCC_OscConfig+0xb5c>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003af2:	00d2      	lsls	r2, r2, #3
 8003af4:	4906      	ldr	r1, [pc, #24]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003afa:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afe:	4a04      	ldr	r2, [pc, #16]	@ (8003b10 <HAL_RCC_OscConfig+0xb54>)
 8003b00:	f043 0301 	orr.w	r3, r3, #1
 8003b04:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3730      	adds	r7, #48	@ 0x30
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	58024400 	.word	0x58024400
 8003b14:	0800c904 	.word	0x0800c904
 8003b18:	ffff0007 	.word	0xffff0007

08003b1c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e354      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d003      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x24>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b3e:	d904      	bls.n	8003b4a <HAL_RCC_ClockConfig+0x2e>
 8003b40:	f240 31a7 	movw	r1, #935	@ 0x3a7
 8003b44:	4827      	ldr	r0, [pc, #156]	@ (8003be4 <HAL_RCC_ClockConfig+0xc8>)
 8003b46:	f7fc fe8b 	bl	8000860 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d031      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d02e      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d02b      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d028      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b04      	cmp	r3, #4
 8003b66:	d025      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	2b05      	cmp	r3, #5
 8003b6c:	d022      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b06      	cmp	r3, #6
 8003b72:	d01f      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	2b07      	cmp	r3, #7
 8003b78:	d01c      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d019      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	2b09      	cmp	r3, #9
 8003b84:	d016      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b0a      	cmp	r3, #10
 8003b8a:	d013      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	2b0b      	cmp	r3, #11
 8003b90:	d010      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b0c      	cmp	r3, #12
 8003b96:	d00d      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2b0d      	cmp	r3, #13
 8003b9c:	d00a      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b0e      	cmp	r3, #14
 8003ba2:	d007      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	2b0f      	cmp	r3, #15
 8003ba8:	d004      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x98>
 8003baa:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
 8003bae:	480d      	ldr	r0, [pc, #52]	@ (8003be4 <HAL_RCC_ClockConfig+0xc8>)
 8003bb0:	f7fc fe56 	bl	8000860 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003be8 <HAL_RCC_ClockConfig+0xcc>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 030f 	and.w	r3, r3, #15
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d914      	bls.n	8003bec <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc2:	4b09      	ldr	r3, [pc, #36]	@ (8003be8 <HAL_RCC_ClockConfig+0xcc>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f023 020f 	bic.w	r2, r3, #15
 8003bca:	4907      	ldr	r1, [pc, #28]	@ (8003be8 <HAL_RCC_ClockConfig+0xcc>)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bd2:	4b05      	ldr	r3, [pc, #20]	@ (8003be8 <HAL_RCC_ClockConfig+0xcc>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d005      	beq.n	8003bec <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e2fa      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
 8003be4:	0800c904 	.word	0x0800c904
 8003be8:	52002000 	.word	0x52002000

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d029      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x130>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	691a      	ldr	r2, [r3, #16]
 8003bfc:	4b7e      	ldr	r3, [pc, #504]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d921      	bls.n	8003c4c <HAL_RCC_ClockConfig+0x130>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	691b      	ldr	r3, [r3, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d014      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x11e>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	2b40      	cmp	r3, #64	@ 0x40
 8003c16:	d010      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x11e>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	2b50      	cmp	r3, #80	@ 0x50
 8003c1e:	d00c      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x11e>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	2b60      	cmp	r3, #96	@ 0x60
 8003c26:	d008      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x11e>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	2b70      	cmp	r3, #112	@ 0x70
 8003c2e:	d004      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x11e>
 8003c30:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
 8003c34:	4871      	ldr	r0, [pc, #452]	@ (8003dfc <HAL_RCC_ClockConfig+0x2e0>)
 8003c36:	f7fc fe13 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	496c      	ldr	r1, [pc, #432]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0308 	and.w	r3, r3, #8
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d029      	beq.n	8003cac <HAL_RCC_ClockConfig+0x190>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	695a      	ldr	r2, [r3, #20]
 8003c5c:	4b66      	ldr	r3, [pc, #408]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d921      	bls.n	8003cac <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d014      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x17e>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	2b40      	cmp	r3, #64	@ 0x40
 8003c76:	d010      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x17e>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	2b50      	cmp	r3, #80	@ 0x50
 8003c7e:	d00c      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x17e>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	2b60      	cmp	r3, #96	@ 0x60
 8003c86:	d008      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x17e>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	2b70      	cmp	r3, #112	@ 0x70
 8003c8e:	d004      	beq.n	8003c9a <HAL_RCC_ClockConfig+0x17e>
 8003c90:	f240 31d6 	movw	r1, #982	@ 0x3d6
 8003c94:	4859      	ldr	r0, [pc, #356]	@ (8003dfc <HAL_RCC_ClockConfig+0x2e0>)
 8003c96:	f7fc fde3 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c9a:	4b57      	ldr	r3, [pc, #348]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	4954      	ldr	r1, [pc, #336]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0310 	and.w	r3, r3, #16
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d02d      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x1f8>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	699a      	ldr	r2, [r3, #24]
 8003cbc:	4b4e      	ldr	r3, [pc, #312]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d925      	bls.n	8003d14 <HAL_RCC_ClockConfig+0x1f8>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d018      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x1e6>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd8:	d013      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x1e6>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003ce2:	d00e      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x1e6>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003cec:	d009      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x1e6>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003cf6:	d004      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x1e6>
 8003cf8:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8003cfc:	483f      	ldr	r0, [pc, #252]	@ (8003dfc <HAL_RCC_ClockConfig+0x2e0>)
 8003cfe:	f7fc fdaf 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003d02:	4b3d      	ldr	r3, [pc, #244]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	493a      	ldr	r1, [pc, #232]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0320 	and.w	r3, r3, #32
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d029      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x258>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	69da      	ldr	r2, [r3, #28]
 8003d24:	4b34      	ldr	r3, [pc, #208]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d921      	bls.n	8003d74 <HAL_RCC_ClockConfig+0x258>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	69db      	ldr	r3, [r3, #28]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d014      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x246>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	69db      	ldr	r3, [r3, #28]
 8003d3c:	2b40      	cmp	r3, #64	@ 0x40
 8003d3e:	d010      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x246>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	2b50      	cmp	r3, #80	@ 0x50
 8003d46:	d00c      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x246>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	2b60      	cmp	r3, #96	@ 0x60
 8003d4e:	d008      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x246>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	2b70      	cmp	r3, #112	@ 0x70
 8003d56:	d004      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x246>
 8003d58:	f240 31f9 	movw	r1, #1017	@ 0x3f9
 8003d5c:	4827      	ldr	r0, [pc, #156]	@ (8003dfc <HAL_RCC_ClockConfig+0x2e0>)
 8003d5e:	f7fc fd7f 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003d62:	4b25      	ldr	r3, [pc, #148]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	4922      	ldr	r1, [pc, #136]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d03f      	beq.n	8003e00 <HAL_RCC_ClockConfig+0x2e4>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	68da      	ldr	r2, [r3, #12]
 8003d84:	4b1c      	ldr	r3, [pc, #112]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	f003 030f 	and.w	r3, r3, #15
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d937      	bls.n	8003e00 <HAL_RCC_ClockConfig+0x2e4>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d024      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d020      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2b09      	cmp	r3, #9
 8003da6:	d01c      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	2b0a      	cmp	r3, #10
 8003dae:	d018      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	2b0b      	cmp	r3, #11
 8003db6:	d014      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	2b0c      	cmp	r3, #12
 8003dbe:	d010      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	2b0d      	cmp	r3, #13
 8003dc6:	d00c      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	2b0e      	cmp	r3, #14
 8003dce:	d008      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	2b0f      	cmp	r3, #15
 8003dd6:	d004      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x2c6>
 8003dd8:	f240 410c 	movw	r1, #1036	@ 0x40c
 8003ddc:	4807      	ldr	r0, [pc, #28]	@ (8003dfc <HAL_RCC_ClockConfig+0x2e0>)
 8003dde:	f7fc fd3f 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003de2:	4b05      	ldr	r3, [pc, #20]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	f023 020f 	bic.w	r2, r3, #15
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	4902      	ldr	r1, [pc, #8]	@ (8003df8 <HAL_RCC_ClockConfig+0x2dc>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	618b      	str	r3, [r1, #24]
 8003df4:	e004      	b.n	8003e00 <HAL_RCC_ClockConfig+0x2e4>
 8003df6:	bf00      	nop
 8003df8:	58024400 	.word	0x58024400
 8003dfc:	0800c904 	.word	0x0800c904
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 809c 	beq.w	8003f46 <HAL_RCC_ClockConfig+0x42a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d02c      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e1e:	d027      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8003e28:	d022      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003e32:	d01d      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8003e3c:	d018      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e46:	d013      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 8003e50:	d00e      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8003e5a:	d009      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003e64:	d004      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x354>
 8003e66:	f240 411c 	movw	r1, #1052	@ 0x41c
 8003e6a:	4863      	ldr	r0, [pc, #396]	@ (8003ff8 <HAL_RCC_ClockConfig+0x4dc>)
 8003e6c:	f7fc fcf8 	bl	8000860 <assert_failed>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d010      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x37e>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00c      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x37e>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d008      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x37e>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b03      	cmp	r3, #3
 8003e8e:	d004      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x37e>
 8003e90:	f240 411d 	movw	r1, #1053	@ 0x41d
 8003e94:	4858      	ldr	r0, [pc, #352]	@ (8003ff8 <HAL_RCC_ClockConfig+0x4dc>)
 8003e96:	f7fc fce3 	bl	8000860 <assert_failed>
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003e9a:	4b58      	ldr	r3, [pc, #352]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	4955      	ldr	r1, [pc, #340]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d107      	bne.n	8003ec4 <HAL_RCC_ClockConfig+0x3a8>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003eb4:	4b51      	ldr	r3, [pc, #324]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d121      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e18a      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d107      	bne.n	8003edc <HAL_RCC_ClockConfig+0x3c0>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ecc:	4b4b      	ldr	r3, [pc, #300]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d115      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e17e      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d107      	bne.n	8003ef4 <HAL_RCC_ClockConfig+0x3d8>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ee4:	4b45      	ldr	r3, [pc, #276]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d109      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e172      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ef4:	4b41      	ldr	r3, [pc, #260]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x3e8>
      {
        return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e16a      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f04:	4b3d      	ldr	r3, [pc, #244]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	f023 0207 	bic.w	r2, r3, #7
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	493a      	ldr	r1, [pc, #232]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f16:	f7fc ff8d 	bl	8000e34 <HAL_GetTick>
 8003f1a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1c:	e00a      	b.n	8003f34 <HAL_RCC_ClockConfig+0x418>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f1e:	f7fc ff89 	bl	8000e34 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCC_ClockConfig+0x418>
      {
        return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e152      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f34:	4b31      	ldr	r3, [pc, #196]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d1eb      	bne.n	8003f1e <HAL_RCC_ClockConfig+0x402>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d039      	beq.n	8003fc6 <HAL_RCC_ClockConfig+0x4aa>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68da      	ldr	r2, [r3, #12]
 8003f56:	4b29      	ldr	r3, [pc, #164]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	f003 030f 	and.w	r3, r3, #15
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d231      	bcs.n	8003fc6 <HAL_RCC_ClockConfig+0x4aa>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d024      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	2b08      	cmp	r3, #8
 8003f70:	d020      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	2b09      	cmp	r3, #9
 8003f78:	d01c      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	2b0a      	cmp	r3, #10
 8003f80:	d018      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	2b0b      	cmp	r3, #11
 8003f88:	d014      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	2b0c      	cmp	r3, #12
 8003f90:	d010      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	2b0d      	cmp	r3, #13
 8003f98:	d00c      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	2b0e      	cmp	r3, #14
 8003fa0:	d008      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	2b0f      	cmp	r3, #15
 8003fa8:	d004      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x498>
 8003faa:	f240 415e 	movw	r1, #1118	@ 0x45e
 8003fae:	4812      	ldr	r0, [pc, #72]	@ (8003ff8 <HAL_RCC_ClockConfig+0x4dc>)
 8003fb0:	f7fc fc56 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fb4:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	f023 020f 	bic.w	r2, r3, #15
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	490e      	ldr	r1, [pc, #56]	@ (8003ffc <HAL_RCC_ClockConfig+0x4e0>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004000 <HAL_RCC_ClockConfig+0x4e4>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d217      	bcs.n	8004004 <HAL_RCC_ClockConfig+0x4e8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8004000 <HAL_RCC_ClockConfig+0x4e4>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f023 020f 	bic.w	r2, r3, #15
 8003fdc:	4908      	ldr	r1, [pc, #32]	@ (8004000 <HAL_RCC_ClockConfig+0x4e4>)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe4:	4b06      	ldr	r3, [pc, #24]	@ (8004000 <HAL_RCC_ClockConfig+0x4e4>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 030f 	and.w	r3, r3, #15
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d008      	beq.n	8004004 <HAL_RCC_ClockConfig+0x4e8>
    {
      return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e0f1      	b.n	80041da <HAL_RCC_ClockConfig+0x6be>
 8003ff6:	bf00      	nop
 8003ff8:	0800c904 	.word	0x0800c904
 8003ffc:	58024400 	.word	0x58024400
 8004000:	52002000 	.word	0x52002000
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	d029      	beq.n	8004064 <HAL_RCC_ClockConfig+0x548>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	691a      	ldr	r2, [r3, #16]
 8004014:	4b73      	ldr	r3, [pc, #460]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800401c:	429a      	cmp	r2, r3
 800401e:	d221      	bcs.n	8004064 <HAL_RCC_ClockConfig+0x548>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d014      	beq.n	8004052 <HAL_RCC_ClockConfig+0x536>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	2b40      	cmp	r3, #64	@ 0x40
 800402e:	d010      	beq.n	8004052 <HAL_RCC_ClockConfig+0x536>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	2b50      	cmp	r3, #80	@ 0x50
 8004036:	d00c      	beq.n	8004052 <HAL_RCC_ClockConfig+0x536>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	2b60      	cmp	r3, #96	@ 0x60
 800403e:	d008      	beq.n	8004052 <HAL_RCC_ClockConfig+0x536>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	2b70      	cmp	r3, #112	@ 0x70
 8004046:	d004      	beq.n	8004052 <HAL_RCC_ClockConfig+0x536>
 8004048:	f240 417f 	movw	r1, #1151	@ 0x47f
 800404c:	4866      	ldr	r0, [pc, #408]	@ (80041e8 <HAL_RCC_ClockConfig+0x6cc>)
 800404e:	f7fc fc07 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004052:	4b64      	ldr	r3, [pc, #400]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	4961      	ldr	r1, [pc, #388]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 8004060:	4313      	orrs	r3, r2
 8004062:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0308 	and.w	r3, r3, #8
 800406c:	2b00      	cmp	r3, #0
 800406e:	d029      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x5a8>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	695a      	ldr	r2, [r3, #20]
 8004074:	4b5b      	ldr	r3, [pc, #364]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800407c:	429a      	cmp	r2, r3
 800407e:	d221      	bcs.n	80040c4 <HAL_RCC_ClockConfig+0x5a8>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d014      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x596>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	2b40      	cmp	r3, #64	@ 0x40
 800408e:	d010      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x596>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	2b50      	cmp	r3, #80	@ 0x50
 8004096:	d00c      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x596>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	695b      	ldr	r3, [r3, #20]
 800409c:	2b60      	cmp	r3, #96	@ 0x60
 800409e:	d008      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x596>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	2b70      	cmp	r3, #112	@ 0x70
 80040a6:	d004      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x596>
 80040a8:	f240 4191 	movw	r1, #1169	@ 0x491
 80040ac:	484e      	ldr	r0, [pc, #312]	@ (80041e8 <HAL_RCC_ClockConfig+0x6cc>)
 80040ae:	f7fc fbd7 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80040b2:	4b4c      	ldr	r3, [pc, #304]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	4949      	ldr	r1, [pc, #292]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0310 	and.w	r3, r3, #16
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d02d      	beq.n	800412c <HAL_RCC_ClockConfig+0x610>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	699a      	ldr	r2, [r3, #24]
 80040d4:	4b43      	ldr	r3, [pc, #268]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 80040d6:	69db      	ldr	r3, [r3, #28]
 80040d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80040dc:	429a      	cmp	r2, r3
 80040de:	d225      	bcs.n	800412c <HAL_RCC_ClockConfig+0x610>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	699b      	ldr	r3, [r3, #24]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d018      	beq.n	800411a <HAL_RCC_ClockConfig+0x5fe>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040f0:	d013      	beq.n	800411a <HAL_RCC_ClockConfig+0x5fe>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80040fa:	d00e      	beq.n	800411a <HAL_RCC_ClockConfig+0x5fe>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004104:	d009      	beq.n	800411a <HAL_RCC_ClockConfig+0x5fe>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800410e:	d004      	beq.n	800411a <HAL_RCC_ClockConfig+0x5fe>
 8004110:	f240 41a3 	movw	r1, #1187	@ 0x4a3
 8004114:	4834      	ldr	r0, [pc, #208]	@ (80041e8 <HAL_RCC_ClockConfig+0x6cc>)
 8004116:	f7fc fba3 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800411a:	4b32      	ldr	r3, [pc, #200]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	492f      	ldr	r1, [pc, #188]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 8004128:	4313      	orrs	r3, r2
 800412a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0320 	and.w	r3, r3, #32
 8004134:	2b00      	cmp	r3, #0
 8004136:	d029      	beq.n	800418c <HAL_RCC_ClockConfig+0x670>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	69da      	ldr	r2, [r3, #28]
 800413c:	4b29      	ldr	r3, [pc, #164]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 800413e:	6a1b      	ldr	r3, [r3, #32]
 8004140:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004144:	429a      	cmp	r2, r3
 8004146:	d221      	bcs.n	800418c <HAL_RCC_ClockConfig+0x670>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d014      	beq.n	800417a <HAL_RCC_ClockConfig+0x65e>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	2b40      	cmp	r3, #64	@ 0x40
 8004156:	d010      	beq.n	800417a <HAL_RCC_ClockConfig+0x65e>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69db      	ldr	r3, [r3, #28]
 800415c:	2b50      	cmp	r3, #80	@ 0x50
 800415e:	d00c      	beq.n	800417a <HAL_RCC_ClockConfig+0x65e>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	2b60      	cmp	r3, #96	@ 0x60
 8004166:	d008      	beq.n	800417a <HAL_RCC_ClockConfig+0x65e>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	2b70      	cmp	r3, #112	@ 0x70
 800416e:	d004      	beq.n	800417a <HAL_RCC_ClockConfig+0x65e>
 8004170:	f240 41b5 	movw	r1, #1205	@ 0x4b5
 8004174:	481c      	ldr	r0, [pc, #112]	@ (80041e8 <HAL_RCC_ClockConfig+0x6cc>)
 8004176:	f7fc fb73 	bl	8000860 <assert_failed>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800417a:	4b1a      	ldr	r3, [pc, #104]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69db      	ldr	r3, [r3, #28]
 8004186:	4917      	ldr	r1, [pc, #92]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 8004188:	4313      	orrs	r3, r2
 800418a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800418c:	f000 f836 	bl	80041fc <HAL_RCC_GetSysClockFreq>
 8004190:	4602      	mov	r2, r0
 8004192:	4b14      	ldr	r3, [pc, #80]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	0a1b      	lsrs	r3, r3, #8
 8004198:	f003 030f 	and.w	r3, r3, #15
 800419c:	4913      	ldr	r1, [pc, #76]	@ (80041ec <HAL_RCC_ClockConfig+0x6d0>)
 800419e:	5ccb      	ldrb	r3, [r1, r3]
 80041a0:	f003 031f 	and.w	r3, r3, #31
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
 80041a8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80041aa:	4b0e      	ldr	r3, [pc, #56]	@ (80041e4 <HAL_RCC_ClockConfig+0x6c8>)
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	4a0e      	ldr	r2, [pc, #56]	@ (80041ec <HAL_RCC_ClockConfig+0x6d0>)
 80041b4:	5cd3      	ldrb	r3, [r2, r3]
 80041b6:	f003 031f 	and.w	r3, r3, #31
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	fa22 f303 	lsr.w	r3, r2, r3
 80041c0:	4a0b      	ldr	r2, [pc, #44]	@ (80041f0 <HAL_RCC_ClockConfig+0x6d4>)
 80041c2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80041c4:	4a0b      	ldr	r2, [pc, #44]	@ (80041f4 <HAL_RCC_ClockConfig+0x6d8>)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80041ca:	4b0b      	ldr	r3, [pc, #44]	@ (80041f8 <HAL_RCC_ClockConfig+0x6dc>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7fc fde6 	bl	8000da0 <HAL_InitTick>
 80041d4:	4603      	mov	r3, r0
 80041d6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	58024400 	.word	0x58024400
 80041e8:	0800c904 	.word	0x0800c904
 80041ec:	0800ca38 	.word	0x0800ca38
 80041f0:	24000004 	.word	0x24000004
 80041f4:	24000000 	.word	0x24000000
 80041f8:	24000008 	.word	0x24000008

080041fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b089      	sub	sp, #36	@ 0x24
 8004200:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004202:	4bb3      	ldr	r3, [pc, #716]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800420a:	2b18      	cmp	r3, #24
 800420c:	f200 8155 	bhi.w	80044ba <HAL_RCC_GetSysClockFreq+0x2be>
 8004210:	a201      	add	r2, pc, #4	@ (adr r2, 8004218 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004216:	bf00      	nop
 8004218:	0800427d 	.word	0x0800427d
 800421c:	080044bb 	.word	0x080044bb
 8004220:	080044bb 	.word	0x080044bb
 8004224:	080044bb 	.word	0x080044bb
 8004228:	080044bb 	.word	0x080044bb
 800422c:	080044bb 	.word	0x080044bb
 8004230:	080044bb 	.word	0x080044bb
 8004234:	080044bb 	.word	0x080044bb
 8004238:	080042a3 	.word	0x080042a3
 800423c:	080044bb 	.word	0x080044bb
 8004240:	080044bb 	.word	0x080044bb
 8004244:	080044bb 	.word	0x080044bb
 8004248:	080044bb 	.word	0x080044bb
 800424c:	080044bb 	.word	0x080044bb
 8004250:	080044bb 	.word	0x080044bb
 8004254:	080044bb 	.word	0x080044bb
 8004258:	080042a9 	.word	0x080042a9
 800425c:	080044bb 	.word	0x080044bb
 8004260:	080044bb 	.word	0x080044bb
 8004264:	080044bb 	.word	0x080044bb
 8004268:	080044bb 	.word	0x080044bb
 800426c:	080044bb 	.word	0x080044bb
 8004270:	080044bb 	.word	0x080044bb
 8004274:	080044bb 	.word	0x080044bb
 8004278:	080042af 	.word	0x080042af
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800427c:	4b94      	ldr	r3, [pc, #592]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0320 	and.w	r3, r3, #32
 8004284:	2b00      	cmp	r3, #0
 8004286:	d009      	beq.n	800429c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004288:	4b91      	ldr	r3, [pc, #580]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	08db      	lsrs	r3, r3, #3
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	4a90      	ldr	r2, [pc, #576]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004294:	fa22 f303 	lsr.w	r3, r2, r3
 8004298:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800429a:	e111      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800429c:	4b8d      	ldr	r3, [pc, #564]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800429e:	61bb      	str	r3, [r7, #24]
      break;
 80042a0:	e10e      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80042a2:	4b8d      	ldr	r3, [pc, #564]	@ (80044d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80042a4:	61bb      	str	r3, [r7, #24]
      break;
 80042a6:	e10b      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80042a8:	4b8c      	ldr	r3, [pc, #560]	@ (80044dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80042aa:	61bb      	str	r3, [r7, #24]
      break;
 80042ac:	e108      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042ae:	4b88      	ldr	r3, [pc, #544]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80042b8:	4b85      	ldr	r3, [pc, #532]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042bc:	091b      	lsrs	r3, r3, #4
 80042be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042c2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80042c4:	4b82      	ldr	r3, [pc, #520]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042ce:	4b80      	ldr	r3, [pc, #512]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d2:	08db      	lsrs	r3, r3, #3
 80042d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042d8:	68fa      	ldr	r2, [r7, #12]
 80042da:	fb02 f303 	mul.w	r3, r2, r3
 80042de:	ee07 3a90 	vmov	s15, r3
 80042e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042e6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80e1 	beq.w	80044b4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	f000 8083 	beq.w	8004400 <HAL_RCC_GetSysClockFreq+0x204>
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	f200 80a1 	bhi.w	8004444 <HAL_RCC_GetSysClockFreq+0x248>
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <HAL_RCC_GetSysClockFreq+0x114>
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d056      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0x1c0>
 800430e:	e099      	b.n	8004444 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004310:	4b6f      	ldr	r3, [pc, #444]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b00      	cmp	r3, #0
 800431a:	d02d      	beq.n	8004378 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800431c:	4b6c      	ldr	r3, [pc, #432]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	08db      	lsrs	r3, r3, #3
 8004322:	f003 0303 	and.w	r3, r3, #3
 8004326:	4a6b      	ldr	r2, [pc, #428]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
 800432c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	ee07 3a90 	vmov	s15, r3
 8004334:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	ee07 3a90 	vmov	s15, r3
 800433e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004346:	4b62      	ldr	r3, [pc, #392]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800434e:	ee07 3a90 	vmov	s15, r3
 8004352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004356:	ed97 6a02 	vldr	s12, [r7, #8]
 800435a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80044e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800435e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004366:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800436a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800436e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004372:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004376:	e087      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	ee07 3a90 	vmov	s15, r3
 800437e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004382:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80044e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800438a:	4b51      	ldr	r3, [pc, #324]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800438c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004392:	ee07 3a90 	vmov	s15, r3
 8004396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800439a:	ed97 6a02 	vldr	s12, [r7, #8]
 800439e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80044e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80043a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80043ba:	e065      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	ee07 3a90 	vmov	s15, r3
 80043c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043c6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80044e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80043ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ce:	4b40      	ldr	r3, [pc, #256]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043d6:	ee07 3a90 	vmov	s15, r3
 80043da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043de:	ed97 6a02 	vldr	s12, [r7, #8]
 80043e2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80044e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80043e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80043fe:	e043      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	ee07 3a90 	vmov	s15, r3
 8004406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800440a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80044ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800440e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004412:	4b2f      	ldr	r3, [pc, #188]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800441a:	ee07 3a90 	vmov	s15, r3
 800441e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004422:	ed97 6a02 	vldr	s12, [r7, #8]
 8004426:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80044e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800442a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800442e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004436:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800443a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800443e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004442:	e021      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	ee07 3a90 	vmov	s15, r3
 800444a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800444e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80044e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004452:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004456:	4b1e      	ldr	r3, [pc, #120]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800445e:	ee07 3a90 	vmov	s15, r3
 8004462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004466:	ed97 6a02 	vldr	s12, [r7, #8]
 800446a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80044e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800446e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004472:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004476:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800447a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800447e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004482:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004486:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004488:	4b11      	ldr	r3, [pc, #68]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	0a5b      	lsrs	r3, r3, #9
 800448e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004492:	3301      	adds	r3, #1
 8004494:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	ee07 3a90 	vmov	s15, r3
 800449c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80044a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044ac:	ee17 3a90 	vmov	r3, s15
 80044b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80044b2:	e005      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	61bb      	str	r3, [r7, #24]
      break;
 80044b8:	e002      	b.n	80044c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80044ba:	4b07      	ldr	r3, [pc, #28]	@ (80044d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80044bc:	61bb      	str	r3, [r7, #24]
      break;
 80044be:	bf00      	nop
  }

  return sysclockfreq;
 80044c0:	69bb      	ldr	r3, [r7, #24]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3724      	adds	r7, #36	@ 0x24
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	58024400 	.word	0x58024400
 80044d4:	03d09000 	.word	0x03d09000
 80044d8:	003d0900 	.word	0x003d0900
 80044dc:	017d7840 	.word	0x017d7840
 80044e0:	46000000 	.word	0x46000000
 80044e4:	4c742400 	.word	0x4c742400
 80044e8:	4a742400 	.word	0x4a742400
 80044ec:	4bbebc20 	.word	0x4bbebc20

080044f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80044f6:	f7ff fe81 	bl	80041fc <HAL_RCC_GetSysClockFreq>
 80044fa:	4602      	mov	r2, r0
 80044fc:	4b10      	ldr	r3, [pc, #64]	@ (8004540 <HAL_RCC_GetHCLKFreq+0x50>)
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	0a1b      	lsrs	r3, r3, #8
 8004502:	f003 030f 	and.w	r3, r3, #15
 8004506:	490f      	ldr	r1, [pc, #60]	@ (8004544 <HAL_RCC_GetHCLKFreq+0x54>)
 8004508:	5ccb      	ldrb	r3, [r1, r3]
 800450a:	f003 031f 	and.w	r3, r3, #31
 800450e:	fa22 f303 	lsr.w	r3, r2, r3
 8004512:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004514:	4b0a      	ldr	r3, [pc, #40]	@ (8004540 <HAL_RCC_GetHCLKFreq+0x50>)
 8004516:	699b      	ldr	r3, [r3, #24]
 8004518:	f003 030f 	and.w	r3, r3, #15
 800451c:	4a09      	ldr	r2, [pc, #36]	@ (8004544 <HAL_RCC_GetHCLKFreq+0x54>)
 800451e:	5cd3      	ldrb	r3, [r2, r3]
 8004520:	f003 031f 	and.w	r3, r3, #31
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	fa22 f303 	lsr.w	r3, r2, r3
 800452a:	4a07      	ldr	r2, [pc, #28]	@ (8004548 <HAL_RCC_GetHCLKFreq+0x58>)
 800452c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800452e:	4a07      	ldr	r2, [pc, #28]	@ (800454c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004534:	4b04      	ldr	r3, [pc, #16]	@ (8004548 <HAL_RCC_GetHCLKFreq+0x58>)
 8004536:	681b      	ldr	r3, [r3, #0]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3708      	adds	r7, #8
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	58024400 	.word	0x58024400
 8004544:	0800ca38 	.word	0x0800ca38
 8004548:	24000004 	.word	0x24000004
 800454c:	24000000 	.word	0x24000000

08004550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004554:	f7ff ffcc 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 8004558:	4602      	mov	r2, r0
 800455a:	4b06      	ldr	r3, [pc, #24]	@ (8004574 <HAL_RCC_GetPCLK1Freq+0x24>)
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	4904      	ldr	r1, [pc, #16]	@ (8004578 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004566:	5ccb      	ldrb	r3, [r1, r3]
 8004568:	f003 031f 	and.w	r3, r3, #31
 800456c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004570:	4618      	mov	r0, r3
 8004572:	bd80      	pop	{r7, pc}
 8004574:	58024400 	.word	0x58024400
 8004578:	0800ca38 	.word	0x0800ca38

0800457c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004580:	f7ff ffb6 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 8004584:	4602      	mov	r2, r0
 8004586:	4b06      	ldr	r3, [pc, #24]	@ (80045a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004588:	69db      	ldr	r3, [r3, #28]
 800458a:	0a1b      	lsrs	r3, r3, #8
 800458c:	f003 0307 	and.w	r3, r3, #7
 8004590:	4904      	ldr	r1, [pc, #16]	@ (80045a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004592:	5ccb      	ldrb	r3, [r1, r3]
 8004594:	f003 031f 	and.w	r3, r3, #31
 8004598:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800459c:	4618      	mov	r0, r3
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	58024400 	.word	0x58024400
 80045a4:	0800ca38 	.word	0x0800ca38

080045a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045ac:	b0ca      	sub	sp, #296	@ 0x128
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045b4:	2300      	movs	r3, #0
 80045b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045ba:	2300      	movs	r3, #0
 80045bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80045c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80045cc:	2500      	movs	r5, #0
 80045ce:	ea54 0305 	orrs.w	r3, r4, r5
 80045d2:	d049      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80045d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80045de:	d02f      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80045e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80045e4:	d828      	bhi.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80045e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045ea:	d01a      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80045ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045f0:	d822      	bhi.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x56>
 80045f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045fa:	d007      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80045fc:	e01c      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045fe:	4bb8      	ldr	r3, [pc, #736]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004602:	4ab7      	ldr	r2, [pc, #732]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004608:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800460a:	e01a      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800460c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004610:	3308      	adds	r3, #8
 8004612:	2102      	movs	r1, #2
 8004614:	4618      	mov	r0, r3
 8004616:	f001 ffb5 	bl	8006584 <RCCEx_PLL2_Config>
 800461a:	4603      	mov	r3, r0
 800461c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004620:	e00f      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004626:	3328      	adds	r3, #40	@ 0x28
 8004628:	2102      	movs	r1, #2
 800462a:	4618      	mov	r0, r3
 800462c:	f002 f8cc 	bl	80067c8 <RCCEx_PLL3_Config>
 8004630:	4603      	mov	r3, r0
 8004632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004636:	e004      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800463e:	e000      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10a      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800464a:	4ba5      	ldr	r3, [pc, #660]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800464c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800464e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004656:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004658:	4aa1      	ldr	r2, [pc, #644]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800465a:	430b      	orrs	r3, r1
 800465c:	6513      	str	r3, [r2, #80]	@ 0x50
 800465e:	e003      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004664:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800466c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004670:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004674:	f04f 0900 	mov.w	r9, #0
 8004678:	ea58 0309 	orrs.w	r3, r8, r9
 800467c:	d047      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800467e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004684:	2b04      	cmp	r3, #4
 8004686:	d82a      	bhi.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004688:	a201      	add	r2, pc, #4	@ (adr r2, 8004690 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800468a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468e:	bf00      	nop
 8004690:	080046a5 	.word	0x080046a5
 8004694:	080046b3 	.word	0x080046b3
 8004698:	080046c9 	.word	0x080046c9
 800469c:	080046e7 	.word	0x080046e7
 80046a0:	080046e7 	.word	0x080046e7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046a4:	4b8e      	ldr	r3, [pc, #568]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a8:	4a8d      	ldr	r2, [pc, #564]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046b0:	e01a      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b6:	3308      	adds	r3, #8
 80046b8:	2100      	movs	r1, #0
 80046ba:	4618      	mov	r0, r3
 80046bc:	f001 ff62 	bl	8006584 <RCCEx_PLL2_Config>
 80046c0:	4603      	mov	r3, r0
 80046c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046c6:	e00f      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046cc:	3328      	adds	r3, #40	@ 0x28
 80046ce:	2100      	movs	r1, #0
 80046d0:	4618      	mov	r0, r3
 80046d2:	f002 f879 	bl	80067c8 <RCCEx_PLL3_Config>
 80046d6:	4603      	mov	r3, r0
 80046d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046dc:	e004      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046e4:	e000      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80046e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10a      	bne.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046f0:	4b7b      	ldr	r3, [pc, #492]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f4:	f023 0107 	bic.w	r1, r3, #7
 80046f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046fe:	4a78      	ldr	r2, [pc, #480]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004700:	430b      	orrs	r3, r1
 8004702:	6513      	str	r3, [r2, #80]	@ 0x50
 8004704:	e003      	b.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800470a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800470e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004716:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800471a:	f04f 0b00 	mov.w	fp, #0
 800471e:	ea5a 030b 	orrs.w	r3, sl, fp
 8004722:	d04c      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800472a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800472e:	d030      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004730:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004734:	d829      	bhi.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004736:	2bc0      	cmp	r3, #192	@ 0xc0
 8004738:	d02d      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800473a:	2bc0      	cmp	r3, #192	@ 0xc0
 800473c:	d825      	bhi.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800473e:	2b80      	cmp	r3, #128	@ 0x80
 8004740:	d018      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004742:	2b80      	cmp	r3, #128	@ 0x80
 8004744:	d821      	bhi.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800474a:	2b40      	cmp	r3, #64	@ 0x40
 800474c:	d007      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800474e:	e01c      	b.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004750:	4b63      	ldr	r3, [pc, #396]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004754:	4a62      	ldr	r2, [pc, #392]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800475a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800475c:	e01c      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800475e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004762:	3308      	adds	r3, #8
 8004764:	2100      	movs	r1, #0
 8004766:	4618      	mov	r0, r3
 8004768:	f001 ff0c 	bl	8006584 <RCCEx_PLL2_Config>
 800476c:	4603      	mov	r3, r0
 800476e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004772:	e011      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004778:	3328      	adds	r3, #40	@ 0x28
 800477a:	2100      	movs	r1, #0
 800477c:	4618      	mov	r0, r3
 800477e:	f002 f823 	bl	80067c8 <RCCEx_PLL3_Config>
 8004782:	4603      	mov	r3, r0
 8004784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004788:	e006      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004790:	e002      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004792:	bf00      	nop
 8004794:	e000      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004796:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004798:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10a      	bne.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80047a0:	4b4f      	ldr	r3, [pc, #316]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047a4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80047a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ae:	4a4c      	ldr	r2, [pc, #304]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047b0:	430b      	orrs	r3, r1
 80047b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80047b4:	e003      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80047be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80047ca:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80047ce:	2300      	movs	r3, #0
 80047d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80047d4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80047d8:	460b      	mov	r3, r1
 80047da:	4313      	orrs	r3, r2
 80047dc:	d053      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80047de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80047e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047ea:	d035      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80047ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047f0:	d82e      	bhi.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80047f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80047f6:	d031      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80047f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80047fc:	d828      	bhi.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80047fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004802:	d01a      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004804:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004808:	d822      	bhi.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800480e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004812:	d007      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004814:	e01c      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004816:	4b32      	ldr	r3, [pc, #200]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481a:	4a31      	ldr	r2, [pc, #196]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800481c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004820:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004822:	e01c      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004828:	3308      	adds	r3, #8
 800482a:	2100      	movs	r1, #0
 800482c:	4618      	mov	r0, r3
 800482e:	f001 fea9 	bl	8006584 <RCCEx_PLL2_Config>
 8004832:	4603      	mov	r3, r0
 8004834:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004838:	e011      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800483a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483e:	3328      	adds	r3, #40	@ 0x28
 8004840:	2100      	movs	r1, #0
 8004842:	4618      	mov	r0, r3
 8004844:	f001 ffc0 	bl	80067c8 <RCCEx_PLL3_Config>
 8004848:	4603      	mov	r3, r0
 800484a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800484e:	e006      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004856:	e002      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004858:	bf00      	nop
 800485a:	e000      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800485c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800485e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10b      	bne.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004866:	4b1e      	ldr	r3, [pc, #120]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800486a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800486e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004872:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004876:	4a1a      	ldr	r2, [pc, #104]	@ (80048e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004878:	430b      	orrs	r3, r1
 800487a:	6593      	str	r3, [r2, #88]	@ 0x58
 800487c:	e003      	b.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800487e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004882:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004892:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004896:	2300      	movs	r3, #0
 8004898:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800489c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80048a0:	460b      	mov	r3, r1
 80048a2:	4313      	orrs	r3, r2
 80048a4:	d056      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80048a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80048ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048b2:	d038      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80048b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048b8:	d831      	bhi.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80048ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80048be:	d034      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80048c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80048c4:	d82b      	bhi.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80048c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048ca:	d01d      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80048cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048d0:	d825      	bhi.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d006      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80048d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048da:	d00a      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80048dc:	e01f      	b.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80048de:	bf00      	nop
 80048e0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048e4:	4ba2      	ldr	r3, [pc, #648]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e8:	4aa1      	ldr	r2, [pc, #644]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80048f0:	e01c      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f6:	3308      	adds	r3, #8
 80048f8:	2100      	movs	r1, #0
 80048fa:	4618      	mov	r0, r3
 80048fc:	f001 fe42 	bl	8006584 <RCCEx_PLL2_Config>
 8004900:	4603      	mov	r3, r0
 8004902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004906:	e011      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490c:	3328      	adds	r3, #40	@ 0x28
 800490e:	2100      	movs	r1, #0
 8004910:	4618      	mov	r0, r3
 8004912:	f001 ff59 	bl	80067c8 <RCCEx_PLL3_Config>
 8004916:	4603      	mov	r3, r0
 8004918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800491c:	e006      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004924:	e002      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004926:	bf00      	nop
 8004928:	e000      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800492a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800492c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10b      	bne.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004934:	4b8e      	ldr	r3, [pc, #568]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004938:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800493c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004940:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004944:	4a8a      	ldr	r2, [pc, #552]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004946:	430b      	orrs	r3, r1
 8004948:	6593      	str	r3, [r2, #88]	@ 0x58
 800494a:	e003      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800494c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004960:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004964:	2300      	movs	r3, #0
 8004966:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800496a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800496e:	460b      	mov	r3, r1
 8004970:	4313      	orrs	r3, r2
 8004972:	d03a      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497a:	2b30      	cmp	r3, #48	@ 0x30
 800497c:	d01f      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x416>
 800497e:	2b30      	cmp	r3, #48	@ 0x30
 8004980:	d819      	bhi.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004982:	2b20      	cmp	r3, #32
 8004984:	d00c      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004986:	2b20      	cmp	r3, #32
 8004988:	d815      	bhi.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800498a:	2b00      	cmp	r3, #0
 800498c:	d019      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800498e:	2b10      	cmp	r3, #16
 8004990:	d111      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004992:	4b77      	ldr	r3, [pc, #476]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004996:	4a76      	ldr	r2, [pc, #472]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800499c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800499e:	e011      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a4:	3308      	adds	r3, #8
 80049a6:	2102      	movs	r1, #2
 80049a8:	4618      	mov	r0, r3
 80049aa:	f001 fdeb 	bl	8006584 <RCCEx_PLL2_Config>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80049b4:	e006      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049bc:	e002      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80049be:	bf00      	nop
 80049c0:	e000      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80049c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10a      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80049cc:	4b68      	ldr	r3, [pc, #416]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049d0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80049d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049da:	4a65      	ldr	r2, [pc, #404]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049dc:	430b      	orrs	r3, r1
 80049de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049e0:	e003      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80049ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80049f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80049fa:	2300      	movs	r3, #0
 80049fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004a00:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004a04:	460b      	mov	r3, r1
 8004a06:	4313      	orrs	r3, r2
 8004a08:	d051      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a14:	d035      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004a16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a1a:	d82e      	bhi.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004a1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a20:	d031      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004a22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a26:	d828      	bhi.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004a28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a2c:	d01a      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004a2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a32:	d822      	bhi.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3c:	d007      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004a3e:	e01c      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a40:	4b4b      	ldr	r3, [pc, #300]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a44:	4a4a      	ldr	r2, [pc, #296]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a4c:	e01c      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a52:	3308      	adds	r3, #8
 8004a54:	2100      	movs	r1, #0
 8004a56:	4618      	mov	r0, r3
 8004a58:	f001 fd94 	bl	8006584 <RCCEx_PLL2_Config>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a62:	e011      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a68:	3328      	adds	r3, #40	@ 0x28
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f001 feab 	bl	80067c8 <RCCEx_PLL3_Config>
 8004a72:	4603      	mov	r3, r0
 8004a74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a78:	e006      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a80:	e002      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004a82:	bf00      	nop
 8004a84:	e000      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004a86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10a      	bne.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004a90:	4b37      	ldr	r3, [pc, #220]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a94:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a9e:	4a34      	ldr	r2, [pc, #208]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004aa0:	430b      	orrs	r3, r1
 8004aa2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004aa4:	e003      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004aba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004abe:	2300      	movs	r3, #0
 8004ac0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004ac4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004ac8:	460b      	mov	r3, r1
 8004aca:	4313      	orrs	r3, r2
 8004acc:	d056      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ad4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ad8:	d033      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004ada:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ade:	d82c      	bhi.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004ae0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ae4:	d02f      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004ae6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004aea:	d826      	bhi.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004aec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004af0:	d02b      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004af2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004af6:	d820      	bhi.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004af8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004afc:	d012      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004afe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b02:	d81a      	bhi.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d022      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b0c:	d115      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b12:	3308      	adds	r3, #8
 8004b14:	2101      	movs	r1, #1
 8004b16:	4618      	mov	r0, r3
 8004b18:	f001 fd34 	bl	8006584 <RCCEx_PLL2_Config>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004b22:	e015      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b28:	3328      	adds	r3, #40	@ 0x28
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f001 fe4b 	bl	80067c8 <RCCEx_PLL3_Config>
 8004b32:	4603      	mov	r3, r0
 8004b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004b38:	e00a      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b40:	e006      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004b42:	bf00      	nop
 8004b44:	e004      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004b46:	bf00      	nop
 8004b48:	e002      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004b4a:	bf00      	nop
 8004b4c:	e000      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10d      	bne.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004b58:	4b05      	ldr	r3, [pc, #20]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b5c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b66:	4a02      	ldr	r2, [pc, #8]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b68:	430b      	orrs	r3, r1
 8004b6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b6c:	e006      	b.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004b6e:	bf00      	nop
 8004b70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b84:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004b88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004b92:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004b96:	460b      	mov	r3, r1
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	d055      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004ba4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ba8:	d033      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004baa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bae:	d82c      	bhi.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb4:	d02f      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bba:	d826      	bhi.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004bbc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004bc0:	d02b      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004bc2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004bc6:	d820      	bhi.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004bc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bcc:	d012      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004bce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bd2:	d81a      	bhi.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d022      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004bd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bdc:	d115      	bne.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be2:	3308      	adds	r3, #8
 8004be4:	2101      	movs	r1, #1
 8004be6:	4618      	mov	r0, r3
 8004be8:	f001 fccc 	bl	8006584 <RCCEx_PLL2_Config>
 8004bec:	4603      	mov	r3, r0
 8004bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004bf2:	e015      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf8:	3328      	adds	r3, #40	@ 0x28
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f001 fde3 	bl	80067c8 <RCCEx_PLL3_Config>
 8004c02:	4603      	mov	r3, r0
 8004c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004c08:	e00a      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c10:	e006      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c12:	bf00      	nop
 8004c14:	e004      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c16:	bf00      	nop
 8004c18:	e002      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c1a:	bf00      	nop
 8004c1c:	e000      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d10b      	bne.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004c28:	4b4e      	ldr	r3, [pc, #312]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c38:	4a4a      	ldr	r2, [pc, #296]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004c3a:	430b      	orrs	r3, r1
 8004c3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c3e:	e003      	b.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c50:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004c54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004c58:	2300      	movs	r3, #0
 8004c5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004c5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004c62:	460b      	mov	r3, r1
 8004c64:	4313      	orrs	r3, r2
 8004c66:	d037      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c72:	d00e      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004c74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c78:	d816      	bhi.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d018      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004c7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c82:	d111      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c84:	4b37      	ldr	r3, [pc, #220]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c88:	4a36      	ldr	r2, [pc, #216]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004c8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004c90:	e00f      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c96:	3308      	adds	r3, #8
 8004c98:	2101      	movs	r1, #1
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f001 fc72 	bl	8006584 <RCCEx_PLL2_Config>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004ca6:	e004      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cae:	e000      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004cb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10a      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004cba:	4b2a      	ldr	r3, [pc, #168]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004cbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cbe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc8:	4a26      	ldr	r2, [pc, #152]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004cca:	430b      	orrs	r3, r1
 8004ccc:	6513      	str	r3, [r2, #80]	@ 0x50
 8004cce:	e003      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004ce4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004cee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	d03b      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cfe:	2b03      	cmp	r3, #3
 8004d00:	d81c      	bhi.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004d02:	a201      	add	r2, pc, #4	@ (adr r2, 8004d08 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d08:	08004d45 	.word	0x08004d45
 8004d0c:	08004d19 	.word	0x08004d19
 8004d10:	08004d27 	.word	0x08004d27
 8004d14:	08004d45 	.word	0x08004d45
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d18:	4b12      	ldr	r3, [pc, #72]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1c:	4a11      	ldr	r2, [pc, #68]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004d1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004d24:	e00f      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2a:	3308      	adds	r3, #8
 8004d2c:	2102      	movs	r1, #2
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f001 fc28 	bl	8006584 <RCCEx_PLL2_Config>
 8004d34:	4603      	mov	r3, r0
 8004d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004d3a:	e004      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d42:	e000      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004d44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10c      	bne.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004d4e:	4b05      	ldr	r3, [pc, #20]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d52:	f023 0103 	bic.w	r1, r3, #3
 8004d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d5c:	4a01      	ldr	r2, [pc, #4]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x7bc>)
 8004d5e:	430b      	orrs	r3, r1
 8004d60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d62:	e005      	b.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 8004d64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d78:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004d7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d80:	2300      	movs	r3, #0
 8004d82:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d86:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f000 82f1 	beq.w	8005374 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d96:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d9e:	f000 81eb 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004daa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dae:	f000 81e3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004dba:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 8004dbe:	f000 81db 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004dca:	f5b3 5f4c 	cmp.w	r3, #13056	@ 0x3300
 8004dce:	f000 81d3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004dda:	f5b3 4f86 	cmp.w	r3, #17152	@ 0x4300
 8004dde:	f000 81cb 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004dea:	f5b3 4fa6 	cmp.w	r3, #21248	@ 0x5300
 8004dee:	f000 81c3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004dfa:	f5b3 4fc6 	cmp.w	r3, #25344	@ 0x6300
 8004dfe:	f000 81bb 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e0a:	f5b3 4fe6 	cmp.w	r3, #29440	@ 0x7300
 8004e0e:	f000 81b3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e1a:	f5b3 4f03 	cmp.w	r3, #33536	@ 0x8300
 8004e1e:	f000 81ab 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e2a:	f5b3 4f13 	cmp.w	r3, #37632	@ 0x9300
 8004e2e:	f000 81a3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e3a:	f5b3 4f23 	cmp.w	r3, #41728	@ 0xa300
 8004e3e:	f000 819b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e4a:	f5b3 4f33 	cmp.w	r3, #45824	@ 0xb300
 8004e4e:	f000 8193 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e56:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e5a:	f5b3 4f43 	cmp.w	r3, #49920	@ 0xc300
 8004e5e:	f000 818b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e6a:	f5b3 4f53 	cmp.w	r3, #54016	@ 0xd300
 8004e6e:	f000 8183 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e76:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e7a:	f5b3 4f63 	cmp.w	r3, #58112	@ 0xe300
 8004e7e:	f000 817b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e86:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004e8a:	f5b3 4f73 	cmp.w	r3, #62208	@ 0xf300
 8004e8e:	f000 8173 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004e9a:	4bbd      	ldr	r3, [pc, #756]	@ (8005190 <HAL_RCCEx_PeriphCLKConfig+0xbe8>)
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	f000 816b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004eaa:	4bba      	ldr	r3, [pc, #744]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xbec>)
 8004eac:	429a      	cmp	r2, r3
 8004eae:	f000 8163 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004eba:	4bb7      	ldr	r3, [pc, #732]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0xbf0>)
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	f000 815b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004eca:	4bb4      	ldr	r3, [pc, #720]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xbf4>)
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	f000 8153 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004eda:	4bb1      	ldr	r3, [pc, #708]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 8004edc:	429a      	cmp	r2, r3
 8004ede:	f000 814b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004eea:	4bae      	ldr	r3, [pc, #696]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 8004eec:	429a      	cmp	r2, r3
 8004eee:	f000 8143 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004efa:	4bab      	ldr	r3, [pc, #684]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0xc00>)
 8004efc:	429a      	cmp	r2, r3
 8004efe:	f000 813b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f06:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f0a:	4ba8      	ldr	r3, [pc, #672]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	f000 8133 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f16:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f1a:	4ba5      	ldr	r3, [pc, #660]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0xc08>)
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	f000 812b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f2a:	4ba2      	ldr	r3, [pc, #648]	@ (80051b4 <HAL_RCCEx_PeriphCLKConfig+0xc0c>)
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	f000 8123 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f36:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f3a:	4b9f      	ldr	r3, [pc, #636]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0xc10>)
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	f000 811b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f46:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f4a:	4b9c      	ldr	r3, [pc, #624]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0xc14>)
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	f000 8113 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f56:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f5a:	4b99      	ldr	r3, [pc, #612]	@ (80051c0 <HAL_RCCEx_PeriphCLKConfig+0xc18>)
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	f000 810b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f66:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f6a:	4b96      	ldr	r3, [pc, #600]	@ (80051c4 <HAL_RCCEx_PeriphCLKConfig+0xc1c>)
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	f000 8103 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f76:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f7a:	4b93      	ldr	r3, [pc, #588]	@ (80051c8 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	f000 80fb 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f86:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f8a:	4b90      	ldr	r3, [pc, #576]	@ (80051cc <HAL_RCCEx_PeriphCLKConfig+0xc24>)
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	f000 80f3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f96:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004f9a:	4b8d      	ldr	r3, [pc, #564]	@ (80051d0 <HAL_RCCEx_PeriphCLKConfig+0xc28>)
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	f000 80eb 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004faa:	4b8a      	ldr	r3, [pc, #552]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0xc2c>)
 8004fac:	429a      	cmp	r2, r3
 8004fae:	f000 80e3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004fba:	4b87      	ldr	r3, [pc, #540]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0xc30>)
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	f000 80db 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004fca:	4b84      	ldr	r3, [pc, #528]	@ (80051dc <HAL_RCCEx_PeriphCLKConfig+0xc34>)
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	f000 80d3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004fda:	4b81      	ldr	r3, [pc, #516]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0xc38>)
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	f000 80cb 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004fea:	4b7e      	ldr	r3, [pc, #504]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>)
 8004fec:	429a      	cmp	r2, r3
 8004fee:	f000 80c3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8004ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004ffa:	4b7b      	ldr	r3, [pc, #492]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0xc40>)
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	f000 80bb 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005006:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800500a:	4b78      	ldr	r3, [pc, #480]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800500c:	429a      	cmp	r2, r3
 800500e:	f000 80b3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800501a:	4b75      	ldr	r3, [pc, #468]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800501c:	429a      	cmp	r2, r3
 800501e:	f000 80ab 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005026:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800502a:	4b72      	ldr	r3, [pc, #456]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0xc4c>)
 800502c:	429a      	cmp	r2, r3
 800502e:	f000 80a3 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005036:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800503a:	4b6f      	ldr	r3, [pc, #444]	@ (80051f8 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800503c:	429a      	cmp	r2, r3
 800503e:	f000 809b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005046:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800504a:	4b6c      	ldr	r3, [pc, #432]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0xc54>)
 800504c:	429a      	cmp	r2, r3
 800504e:	f000 8093 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005056:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800505a:	4b69      	ldr	r3, [pc, #420]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0xc58>)
 800505c:	429a      	cmp	r2, r3
 800505e:	f000 808b 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005066:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800506a:	4b66      	ldr	r3, [pc, #408]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0xc5c>)
 800506c:	429a      	cmp	r2, r3
 800506e:	f000 8083 	beq.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005076:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800507a:	4b63      	ldr	r3, [pc, #396]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0xc60>)
 800507c:	429a      	cmp	r2, r3
 800507e:	d07b      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005084:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005088:	4b60      	ldr	r3, [pc, #384]	@ (800520c <HAL_RCCEx_PeriphCLKConfig+0xc64>)
 800508a:	429a      	cmp	r2, r3
 800508c:	d074      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800508e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005092:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005096:	4b5e      	ldr	r3, [pc, #376]	@ (8005210 <HAL_RCCEx_PeriphCLKConfig+0xc68>)
 8005098:	429a      	cmp	r2, r3
 800509a:	d06d      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800509c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80050a4:	4b5b      	ldr	r3, [pc, #364]	@ (8005214 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d066      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ae:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80050b2:	4b59      	ldr	r3, [pc, #356]	@ (8005218 <HAL_RCCEx_PeriphCLKConfig+0xc70>)
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d05f      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80050b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050bc:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80050c0:	4b56      	ldr	r3, [pc, #344]	@ (800521c <HAL_RCCEx_PeriphCLKConfig+0xc74>)
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d058      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80050c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ca:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80050ce:	4b54      	ldr	r3, [pc, #336]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0xc78>)
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d051      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80050d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d8:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80050dc:	4b51      	ldr	r3, [pc, #324]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0xc7c>)
 80050de:	429a      	cmp	r2, r3
 80050e0:	d04a      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80050e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80050ea:	4b4f      	ldr	r3, [pc, #316]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0xc80>)
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d043      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80050f8:	4b4c      	ldr	r3, [pc, #304]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0xc84>)
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d03c      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 80050fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005102:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005106:	4b4a      	ldr	r3, [pc, #296]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8005108:	429a      	cmp	r2, r3
 800510a:	d035      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800510c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005110:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005114:	4b47      	ldr	r3, [pc, #284]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0xc8c>)
 8005116:	429a      	cmp	r2, r3
 8005118:	d02e      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800511a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005122:	4b45      	ldr	r3, [pc, #276]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0xc90>)
 8005124:	429a      	cmp	r2, r3
 8005126:	d027      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800512c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005130:	4b42      	ldr	r3, [pc, #264]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0xc94>)
 8005132:	429a      	cmp	r2, r3
 8005134:	d020      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800513e:	4b40      	ldr	r3, [pc, #256]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8005140:	429a      	cmp	r2, r3
 8005142:	d019      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800514c:	4b3d      	ldr	r3, [pc, #244]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800514e:	429a      	cmp	r2, r3
 8005150:	d012      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005156:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 800515a:	4b3b      	ldr	r3, [pc, #236]	@ (8005248 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800515c:	429a      	cmp	r2, r3
 800515e:	d00b      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8005160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005164:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005168:	4b38      	ldr	r3, [pc, #224]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0xca4>)
 800516a:	429a      	cmp	r2, r3
 800516c:	d004      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 800516e:	f240 317d 	movw	r1, #893	@ 0x37d
 8005172:	4837      	ldr	r0, [pc, #220]	@ (8005250 <HAL_RCCEx_PeriphCLKConfig+0xca8>)
 8005174:	f7fb fb74 	bl	8000860 <assert_failed>

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005178:	4b36      	ldr	r3, [pc, #216]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a35      	ldr	r2, [pc, #212]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0xcac>)
 800517e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005182:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005184:	f7fb fe56 	bl	8000e34 <HAL_GetTick>
 8005188:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800518c:	e070      	b.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 800518e:	bf00      	nop
 8005190:	00010300 	.word	0x00010300
 8005194:	00011300 	.word	0x00011300
 8005198:	00012300 	.word	0x00012300
 800519c:	00013300 	.word	0x00013300
 80051a0:	00014300 	.word	0x00014300
 80051a4:	00015300 	.word	0x00015300
 80051a8:	00016300 	.word	0x00016300
 80051ac:	00017300 	.word	0x00017300
 80051b0:	00018300 	.word	0x00018300
 80051b4:	00019300 	.word	0x00019300
 80051b8:	0001a300 	.word	0x0001a300
 80051bc:	0001b300 	.word	0x0001b300
 80051c0:	0001c300 	.word	0x0001c300
 80051c4:	0001d300 	.word	0x0001d300
 80051c8:	0001e300 	.word	0x0001e300
 80051cc:	0001f300 	.word	0x0001f300
 80051d0:	00020300 	.word	0x00020300
 80051d4:	00021300 	.word	0x00021300
 80051d8:	00022300 	.word	0x00022300
 80051dc:	00023300 	.word	0x00023300
 80051e0:	00024300 	.word	0x00024300
 80051e4:	00025300 	.word	0x00025300
 80051e8:	00026300 	.word	0x00026300
 80051ec:	00027300 	.word	0x00027300
 80051f0:	00028300 	.word	0x00028300
 80051f4:	00029300 	.word	0x00029300
 80051f8:	0002a300 	.word	0x0002a300
 80051fc:	0002b300 	.word	0x0002b300
 8005200:	0002c300 	.word	0x0002c300
 8005204:	0002d300 	.word	0x0002d300
 8005208:	0002e300 	.word	0x0002e300
 800520c:	0002f300 	.word	0x0002f300
 8005210:	00030300 	.word	0x00030300
 8005214:	00031300 	.word	0x00031300
 8005218:	00032300 	.word	0x00032300
 800521c:	00033300 	.word	0x00033300
 8005220:	00034300 	.word	0x00034300
 8005224:	00035300 	.word	0x00035300
 8005228:	00036300 	.word	0x00036300
 800522c:	00037300 	.word	0x00037300
 8005230:	00038300 	.word	0x00038300
 8005234:	00039300 	.word	0x00039300
 8005238:	0003a300 	.word	0x0003a300
 800523c:	0003b300 	.word	0x0003b300
 8005240:	0003c300 	.word	0x0003c300
 8005244:	0003d300 	.word	0x0003d300
 8005248:	0003e300 	.word	0x0003e300
 800524c:	0003f300 	.word	0x0003f300
 8005250:	0800c93c 	.word	0x0800c93c
 8005254:	58024800 	.word	0x58024800
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005258:	f7fb fdec 	bl	8000e34 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b64      	cmp	r3, #100	@ 0x64
 8005266:	d903      	bls.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
      {
        ret = HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800526e:	e005      	b.n	800527c <HAL_RCCEx_PeriphCLKConfig+0xcd4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005270:	4bcf      	ldr	r3, [pc, #828]	@ (80055b0 <HAL_RCCEx_PeriphCLKConfig+0x1008>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005278:	2b00      	cmp	r3, #0
 800527a:	d0ed      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
      }
    }

    if (ret == HAL_OK)
 800527c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005280:	2b00      	cmp	r3, #0
 8005282:	d173      	bne.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xdc4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005284:	4bcb      	ldr	r3, [pc, #812]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8005286:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005290:	4053      	eors	r3, r2
 8005292:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005296:	2b00      	cmp	r3, #0
 8005298:	d015      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800529a:	4bc6      	ldr	r3, [pc, #792]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800529c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800529e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052a6:	4bc3      	ldr	r3, [pc, #780]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80052a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052aa:	4ac2      	ldr	r2, [pc, #776]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80052ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052b0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052b2:	4bc0      	ldr	r3, [pc, #768]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80052b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b6:	4abf      	ldr	r2, [pc, #764]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80052b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052bc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80052be:	4abd      	ldr	r2, [pc, #756]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80052c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80052c4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80052c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052d2:	d118      	bne.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d4:	f7fb fdae 	bl	8000e34 <HAL_GetTick>
 80052d8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052dc:	e00d      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xd52>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052de:	f7fb fda9 	bl	8000e34 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052e8:	1ad2      	subs	r2, r2, r3
 80052ea:	f241 3388 	movw	r3, #5000	@ 0x1388
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d903      	bls.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xd52>
          {
            ret = HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80052f8:	e005      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0xd5e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052fa:	4bae      	ldr	r3, [pc, #696]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 80052fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0eb      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xd36>
          }
        }
      }

      if (ret == HAL_OK)
 8005306:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800530a:	2b00      	cmp	r3, #0
 800530c:	d129      	bne.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xdba>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800530e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005312:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005316:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800531a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800531e:	d10e      	bne.n	800533e <HAL_RCCEx_PeriphCLKConfig+0xd96>
 8005320:	4ba4      	ldr	r3, [pc, #656]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005330:	091a      	lsrs	r2, r3, #4
 8005332:	4ba1      	ldr	r3, [pc, #644]	@ (80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1010>)
 8005334:	4013      	ands	r3, r2
 8005336:	4a9f      	ldr	r2, [pc, #636]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8005338:	430b      	orrs	r3, r1
 800533a:	6113      	str	r3, [r2, #16]
 800533c:	e005      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xda2>
 800533e:	4b9d      	ldr	r3, [pc, #628]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	4a9c      	ldr	r2, [pc, #624]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8005344:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005348:	6113      	str	r3, [r2, #16]
 800534a:	4b9a      	ldr	r3, [pc, #616]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800534c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800534e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005352:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005356:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800535a:	4a96      	ldr	r2, [pc, #600]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800535c:	430b      	orrs	r3, r1
 800535e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005360:	e008      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005362:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005366:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800536a:	e003      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800536c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005370:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537c:	f002 0301 	and.w	r3, r2, #1
 8005380:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005384:	2300      	movs	r3, #0
 8005386:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800538a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800538e:	460b      	mov	r3, r1
 8005390:	4313      	orrs	r3, r2
 8005392:	f000 8089 	beq.w	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xf00>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800539c:	2b28      	cmp	r3, #40	@ 0x28
 800539e:	d86b      	bhi.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xed0>
 80053a0:	a201      	add	r2, pc, #4	@ (adr r2, 80053a8 <HAL_RCCEx_PeriphCLKConfig+0xe00>)
 80053a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a6:	bf00      	nop
 80053a8:	08005481 	.word	0x08005481
 80053ac:	08005479 	.word	0x08005479
 80053b0:	08005479 	.word	0x08005479
 80053b4:	08005479 	.word	0x08005479
 80053b8:	08005479 	.word	0x08005479
 80053bc:	08005479 	.word	0x08005479
 80053c0:	08005479 	.word	0x08005479
 80053c4:	08005479 	.word	0x08005479
 80053c8:	0800544d 	.word	0x0800544d
 80053cc:	08005479 	.word	0x08005479
 80053d0:	08005479 	.word	0x08005479
 80053d4:	08005479 	.word	0x08005479
 80053d8:	08005479 	.word	0x08005479
 80053dc:	08005479 	.word	0x08005479
 80053e0:	08005479 	.word	0x08005479
 80053e4:	08005479 	.word	0x08005479
 80053e8:	08005463 	.word	0x08005463
 80053ec:	08005479 	.word	0x08005479
 80053f0:	08005479 	.word	0x08005479
 80053f4:	08005479 	.word	0x08005479
 80053f8:	08005479 	.word	0x08005479
 80053fc:	08005479 	.word	0x08005479
 8005400:	08005479 	.word	0x08005479
 8005404:	08005479 	.word	0x08005479
 8005408:	08005481 	.word	0x08005481
 800540c:	08005479 	.word	0x08005479
 8005410:	08005479 	.word	0x08005479
 8005414:	08005479 	.word	0x08005479
 8005418:	08005479 	.word	0x08005479
 800541c:	08005479 	.word	0x08005479
 8005420:	08005479 	.word	0x08005479
 8005424:	08005479 	.word	0x08005479
 8005428:	08005481 	.word	0x08005481
 800542c:	08005479 	.word	0x08005479
 8005430:	08005479 	.word	0x08005479
 8005434:	08005479 	.word	0x08005479
 8005438:	08005479 	.word	0x08005479
 800543c:	08005479 	.word	0x08005479
 8005440:	08005479 	.word	0x08005479
 8005444:	08005479 	.word	0x08005479
 8005448:	08005481 	.word	0x08005481
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800544c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005450:	3308      	adds	r3, #8
 8005452:	2101      	movs	r1, #1
 8005454:	4618      	mov	r0, r3
 8005456:	f001 f895 	bl	8006584 <RCCEx_PLL2_Config>
 800545a:	4603      	mov	r3, r0
 800545c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005460:	e00f      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xeda>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005466:	3328      	adds	r3, #40	@ 0x28
 8005468:	2101      	movs	r1, #1
 800546a:	4618      	mov	r0, r3
 800546c:	f001 f9ac 	bl	80067c8 <RCCEx_PLL3_Config>
 8005470:	4603      	mov	r3, r0
 8005472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005476:	e004      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xeda>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800547e:	e000      	b.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xeda>
        break;
 8005480:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005486:	2b00      	cmp	r3, #0
 8005488:	d10a      	bne.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xef8>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800548a:	4b4a      	ldr	r3, [pc, #296]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800548c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005496:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005498:	4a46      	ldr	r2, [pc, #280]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800549a:	430b      	orrs	r3, r1
 800549c:	6553      	str	r3, [r2, #84]	@ 0x54
 800549e:	e003      	b.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xf00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80054a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b0:	f002 0302 	and.w	r3, r2, #2
 80054b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054b8:	2300      	movs	r3, #0
 80054ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80054be:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80054c2:	460b      	mov	r3, r1
 80054c4:	4313      	orrs	r3, r2
 80054c6:	d041      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xfa4>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80054c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054ce:	2b05      	cmp	r3, #5
 80054d0:	d824      	bhi.n	800551c <HAL_RCCEx_PeriphCLKConfig+0xf74>
 80054d2:	a201      	add	r2, pc, #4	@ (adr r2, 80054d8 <HAL_RCCEx_PeriphCLKConfig+0xf30>)
 80054d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d8:	08005525 	.word	0x08005525
 80054dc:	080054f1 	.word	0x080054f1
 80054e0:	08005507 	.word	0x08005507
 80054e4:	08005525 	.word	0x08005525
 80054e8:	08005525 	.word	0x08005525
 80054ec:	08005525 	.word	0x08005525
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f4:	3308      	adds	r3, #8
 80054f6:	2101      	movs	r1, #1
 80054f8:	4618      	mov	r0, r3
 80054fa:	f001 f843 	bl	8006584 <RCCEx_PLL2_Config>
 80054fe:	4603      	mov	r3, r0
 8005500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005504:	e00f      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xf7e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550a:	3328      	adds	r3, #40	@ 0x28
 800550c:	2101      	movs	r1, #1
 800550e:	4618      	mov	r0, r3
 8005510:	f001 f95a 	bl	80067c8 <RCCEx_PLL3_Config>
 8005514:	4603      	mov	r3, r0
 8005516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800551a:	e004      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800551c:	2301      	movs	r3, #1
 800551e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005522:	e000      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xf7e>
        break;
 8005524:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552a:	2b00      	cmp	r3, #0
 800552c:	d10a      	bne.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0xf9c>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800552e:	4b21      	ldr	r3, [pc, #132]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 8005530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005532:	f023 0107 	bic.w	r1, r3, #7
 8005536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800553c:	4a1d      	ldr	r2, [pc, #116]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x100c>)
 800553e:	430b      	orrs	r3, r1
 8005540:	6553      	str	r3, [r2, #84]	@ 0x54
 8005542:	e003      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xfa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005544:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005548:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800554c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005554:	f002 0304 	and.w	r3, r2, #4
 8005558:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800555c:	2300      	movs	r3, #0
 800555e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005562:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005566:	460b      	mov	r3, r1
 8005568:	4313      	orrs	r3, r2
 800556a:	d04b      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x105c>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800556c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005570:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005574:	2b05      	cmp	r3, #5
 8005576:	d82c      	bhi.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8005578:	a201      	add	r2, pc, #4	@ (adr r2, 8005580 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800557a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557e:	bf00      	nop
 8005580:	080055db 	.word	0x080055db
 8005584:	08005599 	.word	0x08005599
 8005588:	080055bd 	.word	0x080055bd
 800558c:	080055db 	.word	0x080055db
 8005590:	080055db 	.word	0x080055db
 8005594:	080055db 	.word	0x080055db
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559c:	3308      	adds	r3, #8
 800559e:	2101      	movs	r1, #1
 80055a0:	4618      	mov	r0, r3
 80055a2:	f000 ffef 	bl	8006584 <RCCEx_PLL2_Config>
 80055a6:	4603      	mov	r3, r0
 80055a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80055ac:	e016      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1034>
 80055ae:	bf00      	nop
 80055b0:	58024800 	.word	0x58024800
 80055b4:	58024400 	.word	0x58024400
 80055b8:	00ffffcf 	.word	0x00ffffcf

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c0:	3328      	adds	r3, #40	@ 0x28
 80055c2:	2101      	movs	r1, #1
 80055c4:	4618      	mov	r0, r3
 80055c6:	f001 f8ff 	bl	80067c8 <RCCEx_PLL3_Config>
 80055ca:	4603      	mov	r3, r0
 80055cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80055d0:	e004      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1034>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055d8:	e000      	b.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1034>
        break;
 80055da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10b      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x1054>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055e4:	4b9e      	ldr	r3, [pc, #632]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80055e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e8:	f023 0107 	bic.w	r1, r3, #7
 80055ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055f4:	4a9a      	ldr	r2, [pc, #616]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80055f6:	430b      	orrs	r3, r1
 80055f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80055fa:	e003      	b.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x105c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005600:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560c:	f002 0320 	and.w	r3, r2, #32
 8005610:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005614:	2300      	movs	r3, #0
 8005616:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800561a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800561e:	460b      	mov	r3, r1
 8005620:	4313      	orrs	r3, r2
 8005622:	d055      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x1128>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800562c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005630:	d033      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x10f2>
 8005632:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005636:	d82c      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8005638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800563c:	d02f      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x10f6>
 800563e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005642:	d826      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8005644:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005648:	d02b      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x10fa>
 800564a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800564e:	d820      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 8005650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005654:	d012      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
 8005656:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800565a:	d81a      	bhi.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
 800565c:	2b00      	cmp	r3, #0
 800565e:	d022      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x10fe>
 8005660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005664:	d115      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x10ea>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566a:	3308      	adds	r3, #8
 800566c:	2100      	movs	r1, #0
 800566e:	4618      	mov	r0, r3
 8005670:	f000 ff88 	bl	8006584 <RCCEx_PLL2_Config>
 8005674:	4603      	mov	r3, r0
 8005676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800567a:	e015      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1100>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800567c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005680:	3328      	adds	r3, #40	@ 0x28
 8005682:	2102      	movs	r1, #2
 8005684:	4618      	mov	r0, r3
 8005686:	f001 f89f 	bl	80067c8 <RCCEx_PLL3_Config>
 800568a:	4603      	mov	r3, r0
 800568c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005690:	e00a      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005698:	e006      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800569a:	bf00      	nop
 800569c:	e004      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 800569e:	bf00      	nop
 80056a0:	e002      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 80056a2:	bf00      	nop
 80056a4:	e000      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1100>
        break;
 80056a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d10b      	bne.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056b0:	4b6b      	ldr	r3, [pc, #428]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80056b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80056b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056c0:	4a67      	ldr	r2, [pc, #412]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 80056c2:	430b      	orrs	r3, r1
 80056c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80056c6:	e003      	b.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x1128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80056d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80056dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80056e0:	2300      	movs	r3, #0
 80056e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80056e6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80056ea:	460b      	mov	r3, r1
 80056ec:	4313      	orrs	r3, r2
 80056ee:	d055      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x11f4>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80056f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056f8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80056fc:	d033      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x11be>
 80056fe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005702:	d82c      	bhi.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8005704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005708:	d02f      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x11c2>
 800570a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800570e:	d826      	bhi.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8005710:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005714:	d02b      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x11c6>
 8005716:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800571a:	d820      	bhi.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 800571c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005720:	d012      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
 8005722:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005726:	d81a      	bhi.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
 8005728:	2b00      	cmp	r3, #0
 800572a:	d022      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x11ca>
 800572c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005730:	d115      	bne.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x11b6>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005736:	3308      	adds	r3, #8
 8005738:	2100      	movs	r1, #0
 800573a:	4618      	mov	r0, r3
 800573c:	f000 ff22 	bl	8006584 <RCCEx_PLL2_Config>
 8005740:	4603      	mov	r3, r0
 8005742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005746:	e015      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x11cc>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574c:	3328      	adds	r3, #40	@ 0x28
 800574e:	2102      	movs	r1, #2
 8005750:	4618      	mov	r0, r3
 8005752:	f001 f839 	bl	80067c8 <RCCEx_PLL3_Config>
 8005756:	4603      	mov	r3, r0
 8005758:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800575c:	e00a      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005764:	e006      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8005766:	bf00      	nop
 8005768:	e004      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800576a:	bf00      	nop
 800576c:	e002      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 800576e:	bf00      	nop
 8005770:	e000      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x11cc>
        break;
 8005772:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10b      	bne.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x11ec>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800577c:	4b38      	ldr	r3, [pc, #224]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800577e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005780:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005788:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800578c:	4a34      	ldr	r2, [pc, #208]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800578e:	430b      	orrs	r3, r1
 8005790:	6593      	str	r3, [r2, #88]	@ 0x58
 8005792:	e003      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x11f4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005794:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005798:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800579c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80057a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057ac:	2300      	movs	r3, #0
 80057ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057b2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80057b6:	460b      	mov	r3, r1
 80057b8:	4313      	orrs	r3, r2
 80057ba:	d057      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80057bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80057c4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80057c8:	d033      	beq.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x128a>
 80057ca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80057ce:	d82c      	bhi.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 80057d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057d4:	d02f      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x128e>
 80057d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057da:	d826      	bhi.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 80057dc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80057e0:	d02b      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x1292>
 80057e2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80057e6:	d820      	bhi.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 80057e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057ec:	d012      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x126c>
 80057ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057f2:	d81a      	bhi.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1282>
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d022      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x1296>
 80057f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057fc:	d115      	bne.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1282>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005802:	3308      	adds	r3, #8
 8005804:	2100      	movs	r1, #0
 8005806:	4618      	mov	r0, r3
 8005808:	f000 febc 	bl	8006584 <RCCEx_PLL2_Config>
 800580c:	4603      	mov	r3, r0
 800580e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005812:	e015      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x1298>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005818:	3328      	adds	r3, #40	@ 0x28
 800581a:	2102      	movs	r1, #2
 800581c:	4618      	mov	r0, r3
 800581e:	f000 ffd3 	bl	80067c8 <RCCEx_PLL3_Config>
 8005822:	4603      	mov	r3, r0
 8005824:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005828:	e00a      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005830:	e006      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8005832:	bf00      	nop
 8005834:	e004      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 8005836:	bf00      	nop
 8005838:	e002      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 800583a:	bf00      	nop
 800583c:	e000      	b.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x1298>
        break;
 800583e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005840:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10d      	bne.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x12bc>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005848:	4b05      	ldr	r3, [pc, #20]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800584a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800584c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005854:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005858:	4a01      	ldr	r2, [pc, #4]	@ (8005860 <HAL_RCCEx_PeriphCLKConfig+0x12b8>)
 800585a:	430b      	orrs	r3, r1
 800585c:	6593      	str	r3, [r2, #88]	@ 0x58
 800585e:	e005      	b.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x12c4>
 8005860:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005864:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005868:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800586c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005874:	f002 0308 	and.w	r3, r2, #8
 8005878:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800587c:	2300      	movs	r3, #0
 800587e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005882:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005886:	460b      	mov	r3, r1
 8005888:	4313      	orrs	r3, r2
 800588a:	d03e      	beq.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x1362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
 800588c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005894:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005898:	d018      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 800589a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058a6:	d011      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80058a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00b      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80058c0:	d004      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x1324>
 80058c2:	f240 510d 	movw	r1, #1293	@ 0x50d
 80058c6:	48ab      	ldr	r0, [pc, #684]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 80058c8:	f7fa ffca 	bl	8000860 <assert_failed>

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80058cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058d8:	d10c      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x134c>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058de:	3328      	adds	r3, #40	@ 0x28
 80058e0:	2102      	movs	r1, #2
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 ff70 	bl	80067c8 <RCCEx_PLL3_Config>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x134c>
      {
        status = HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80058f4:	4ba0      	ldr	r3, [pc, #640]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80058f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058f8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005904:	4a9c      	ldr	r2, [pc, #624]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005906:	430b      	orrs	r3, r1
 8005908:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800590a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800590e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005912:	f002 0310 	and.w	r3, r2, #16
 8005916:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800591a:	2300      	movs	r3, #0
 800591c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005920:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005924:	460b      	mov	r3, r1
 8005926:	4313      	orrs	r3, r2
 8005928:	d03e      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x1400>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800592a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800592e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005932:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005936:	d018      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8005938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005944:	d011      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8005946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00b      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8005952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005956:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800595a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800595e:	d004      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x13c2>
 8005960:	f44f 61a4 	mov.w	r1, #1312	@ 0x520
 8005964:	4883      	ldr	r0, [pc, #524]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8005966:	f7fa ff7b 	bl	8000860 <assert_failed>

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800596a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005972:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005976:	d10c      	bne.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x13ea>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800597c:	3328      	adds	r3, #40	@ 0x28
 800597e:	2102      	movs	r1, #2
 8005980:	4618      	mov	r0, r3
 8005982:	f000 ff21 	bl	80067c8 <RCCEx_PLL3_Config>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x13ea>
      {
        status = HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005992:	4b79      	ldr	r3, [pc, #484]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005996:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800599a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059a2:	4a75      	ldr	r2, [pc, #468]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 80059a4:	430b      	orrs	r3, r1
 80059a6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80059b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059b8:	2300      	movs	r3, #0
 80059ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059be:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80059c2:	460b      	mov	r3, r1
 80059c4:	4313      	orrs	r3, r2
 80059c6:	d03e      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x149e>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80059c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80059d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059d4:	d022      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x1474>
 80059d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059da:	d81b      	bhi.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x146c>
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1440>
 80059e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e4:	d00b      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x1456>
 80059e6:	e015      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x146c>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ec:	3308      	adds	r3, #8
 80059ee:	2100      	movs	r1, #0
 80059f0:	4618      	mov	r0, r3
 80059f2:	f000 fdc7 	bl	8006584 <RCCEx_PLL2_Config>
 80059f6:	4603      	mov	r3, r0
 80059f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80059fc:	e00f      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x1476>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a02:	3328      	adds	r3, #40	@ 0x28
 8005a04:	2102      	movs	r1, #2
 8005a06:	4618      	mov	r0, r3
 8005a08:	f000 fede 	bl	80067c8 <RCCEx_PLL3_Config>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005a12:	e004      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x1476>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a1a:	e000      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x1476>
        break;
 8005a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10b      	bne.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0x1496>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a26:	4b54      	ldr	r3, [pc, #336]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a36:	4a50      	ldr	r2, [pc, #320]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005a38:	430b      	orrs	r3, r1
 8005a3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a3c:	e003      	b.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005a52:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a54:	2300      	movs	r3, #0
 8005a56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a58:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	d03b      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1532>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a6e:	d01f      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1508>
 8005a70:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a74:	d818      	bhi.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x1500>
 8005a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a7a:	d003      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x14dc>
 8005a7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a80:	d007      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x14ea>
 8005a82:	e011      	b.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x1500>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a84:	4b3c      	ldr	r3, [pc, #240]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a88:	4a3b      	ldr	r2, [pc, #236]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005a8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a90:	e00f      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x150a>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a96:	3328      	adds	r3, #40	@ 0x28
 8005a98:	2101      	movs	r1, #1
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 fe94 	bl	80067c8 <RCCEx_PLL3_Config>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005aa6:	e004      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x150a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005aae:	e000      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x150a>
        break;
 8005ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x152a>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005aba:	4b2f      	ldr	r3, [pc, #188]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005abe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aca:	4a2b      	ldr	r2, [pc, #172]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005acc:	430b      	orrs	r3, r1
 8005ace:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ad0:	e003      	b.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x1532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ad2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ad6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005ae6:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ae8:	2300      	movs	r3, #0
 8005aea:	677b      	str	r3, [r7, #116]	@ 0x74
 8005aec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005af0:	460b      	mov	r3, r1
 8005af2:	4313      	orrs	r3, r2
 8005af4:	d046      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
 8005af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00a      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 8005b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b0a:	d004      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x156e>
 8005b0c:	f240 5186 	movw	r1, #1414	@ 0x586
 8005b10:	4818      	ldr	r0, [pc, #96]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x15cc>)
 8005b12:	f7fa fea5 	bl	8000860 <assert_failed>

    switch (PeriphClkInit->SdmmcClockSelection)
 8005b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x1580>
 8005b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b24:	d007      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x158e>
 8005b26:	e011      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x15a4>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b28:	4b13      	ldr	r3, [pc, #76]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2c:	4a12      	ldr	r2, [pc, #72]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005b34:	e00e      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3a:	3308      	adds	r3, #8
 8005b3c:	2102      	movs	r1, #2
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f000 fd20 	bl	8006584 <RCCEx_PLL2_Config>
 8005b44:	4603      	mov	r3, r0
 8005b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005b4a:	e003      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x15ac>

      default:
        ret = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10f      	bne.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x15d4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005b5c:	4b06      	ldr	r3, [pc, #24]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b60:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b6a:	4a03      	ldr	r2, [pc, #12]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x15d0>)
 8005b6c:	430b      	orrs	r3, r1
 8005b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b70:	e008      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
 8005b72:	bf00      	nop
 8005b74:	0800c93c 	.word	0x0800c93c
 8005b78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005b90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b92:	2300      	movs	r3, #0
 8005b94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b96:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	d00c      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x1612>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba4:	3328      	adds	r3, #40	@ 0x28
 8005ba6:	2102      	movs	r1, #2
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f000 fe0d 	bl	80067c8 <RCCEx_PLL3_Config>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x1612>
    {
      status = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005bc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bc8:	2300      	movs	r3, #0
 8005bca:	667b      	str	r3, [r7, #100]	@ 0x64
 8005bcc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	d03a      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x16a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005be2:	d018      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x166e>
 8005be4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005be8:	d811      	bhi.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x1666>
 8005bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bee:	d014      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x1672>
 8005bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bf4:	d80b      	bhi.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x1666>
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d011      	beq.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x1676>
 8005bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bfe:	d106      	bne.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x1666>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c00:	4b0f      	ldr	r3, [pc, #60]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8005c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c04:	4a0e      	ldr	r2, [pc, #56]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8005c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005c0c:	e008      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c14:	e004      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8005c16:	bf00      	nop
 8005c18:	e002      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8005c1a:	bf00      	nop
 8005c1c:	e000      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1678>
        break;
 8005c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10d      	bne.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x169c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c28:	4b05      	ldr	r3, [pc, #20]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8005c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c2c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c38:	4a01      	ldr	r2, [pc, #4]	@ (8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1698>)
 8005c3a:	430b      	orrs	r3, r1
 8005c3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c3e:	e005      	b.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x16a4>
 8005c40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005c58:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c5e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005c62:	460b      	mov	r3, r1
 8005c64:	4313      	orrs	r3, r2
 8005c66:	d019      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x16f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 8005c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00a      	beq.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c7c:	d004      	beq.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005c7e:	f240 51e5 	movw	r1, #1509	@ 0x5e5
 8005c82:	48b8      	ldr	r0, [pc, #736]	@ (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8005c84:	f7fa fdec 	bl	8000860 <assert_failed>

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c88:	4bb7      	ldr	r3, [pc, #732]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005c8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c8c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c96:	4ab4      	ldr	r2, [pc, #720]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005c98:	430b      	orrs	r3, r1
 8005c9a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005ca8:	653b      	str	r3, [r7, #80]	@ 0x50
 8005caa:	2300      	movs	r3, #0
 8005cac:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	d01c      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x174a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 8005cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cbc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00b      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1734>
 8005cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005ccc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cd0:	d004      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1734>
 8005cd2:	f240 51ef 	movw	r1, #1519	@ 0x5ef
 8005cd6:	48a3      	ldr	r0, [pc, #652]	@ (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8005cd8:	f7fa fdc2 	bl	8000860 <assert_failed>

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005cdc:	4ba2      	ldr	r3, [pc, #648]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005cec:	4a9e      	ldr	r2, [pc, #632]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005cee:	430b      	orrs	r3, r1
 8005cf0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cfa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d00:	2300      	movs	r3, #0
 8005d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d04:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	d019      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x179a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8005d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d00a      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8005d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d22:	d004      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x1786>
 8005d24:	f240 51f9 	movw	r1, #1529	@ 0x5f9
 8005d28:	488e      	ldr	r0, [pc, #568]	@ (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8005d2a:	f7fa fd99 	bl	8000860 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d2e:	4b8e      	ldr	r3, [pc, #568]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d32:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d3c:	4a8a      	ldr	r2, [pc, #552]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005d3e:	430b      	orrs	r3, r1
 8005d40:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005d4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d50:	2300      	movs	r3, #0
 8005d52:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d54:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005d58:	460b      	mov	r3, r1
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	d020      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x17f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8005d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d62:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00b      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x17da>
 8005d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005d72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d76:	d004      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x17da>
 8005d78:	f240 610f 	movw	r1, #1551	@ 0x60f
 8005d7c:	4879      	ldr	r0, [pc, #484]	@ (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8005d7e:	f7fa fd6f 	bl	8000860 <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d82:	4b79      	ldr	r3, [pc, #484]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	4a78      	ldr	r2, [pc, #480]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005d88:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005d8c:	6113      	str	r3, [r2, #16]
 8005d8e:	4b76      	ldr	r3, [pc, #472]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005d90:	6919      	ldr	r1, [r3, #16]
 8005d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d96:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005d9a:	4a73      	ldr	r2, [pc, #460]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005d9c:	430b      	orrs	r3, r1
 8005d9e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005dac:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dae:	2300      	movs	r3, #0
 8005db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005db2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005db6:	460b      	mov	r3, r1
 8005db8:	4313      	orrs	r3, r2
 8005dba:	d01f      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x1854>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
 8005dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d010      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 8005dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005dd0:	d00a      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 8005dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ddc:	d004      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x1840>
 8005dde:	f240 6119 	movw	r1, #1561	@ 0x619
 8005de2:	4860      	ldr	r0, [pc, #384]	@ (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8005de4:	f7fa fd3c 	bl	8000860 <assert_failed>

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005de8:	4b5f      	ldr	r3, [pc, #380]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dec:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005df6:	4a5c      	ldr	r2, [pc, #368]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005df8:	430b      	orrs	r3, r1
 8005dfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e04:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005e08:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e0e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005e12:	460b      	mov	r3, r1
 8005e14:	4313      	orrs	r3, r2
 8005e16:	d023      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x18b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8005e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d012      	beq.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8005e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e30:	d00b      	beq.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8005e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005e3e:	d004      	beq.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x18a2>
 8005e40:	f240 6123 	movw	r1, #1571	@ 0x623
 8005e44:	4847      	ldr	r0, [pc, #284]	@ (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x19bc>)
 8005e46:	f7fa fd0b 	bl	8000860 <assert_failed>

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e4a:	4b47      	ldr	r3, [pc, #284]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e4e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e5a:	4a43      	ldr	r2, [pc, #268]	@ (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x19c0>)
 8005e5c:	430b      	orrs	r3, r1
 8005e5e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e68:	2100      	movs	r1, #0
 8005e6a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005e6c:	f003 0301 	and.w	r3, r3, #1
 8005e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e72:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005e76:	460b      	mov	r3, r1
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	d011      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x18f8>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e80:	3308      	adds	r3, #8
 8005e82:	2100      	movs	r1, #0
 8005e84:	4618      	mov	r0, r3
 8005e86:	f000 fb7d 	bl	8006584 <RCCEx_PLL2_Config>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d003      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x18f8>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	6239      	str	r1, [r7, #32]
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eb2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	d011      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x1938>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec0:	3308      	adds	r3, #8
 8005ec2:	2101      	movs	r1, #1
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f000 fb5d 	bl	8006584 <RCCEx_PLL2_Config>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d003      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x1938>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ed8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005edc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee8:	2100      	movs	r1, #0
 8005eea:	61b9      	str	r1, [r7, #24]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	61fb      	str	r3, [r7, #28]
 8005ef2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005ef6:	460b      	mov	r3, r1
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	d011      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x1978>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f00:	3308      	adds	r3, #8
 8005f02:	2102      	movs	r1, #2
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 fb3d 	bl	8006584 <RCCEx_PLL2_Config>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d003      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x1978>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f28:	2100      	movs	r1, #0
 8005f2a:	6139      	str	r1, [r7, #16]
 8005f2c:	f003 0308 	and.w	r3, r3, #8
 8005f30:	617b      	str	r3, [r7, #20]
 8005f32:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005f36:	460b      	mov	r3, r1
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	d017      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x19c4>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f40:	3328      	adds	r3, #40	@ 0x28
 8005f42:	2100      	movs	r1, #0
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 fc3f 	bl	80067c8 <RCCEx_PLL3_Config>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005f50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d009      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x19c4>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005f60:	e004      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x19c4>
 8005f62:	bf00      	nop
 8005f64:	0800c93c 	.word	0x0800c93c
 8005f68:	58024400 	.word	0x58024400
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f74:	2100      	movs	r1, #0
 8005f76:	60b9      	str	r1, [r7, #8]
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	60fb      	str	r3, [r7, #12]
 8005f7e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005f82:	460b      	mov	r3, r1
 8005f84:	4313      	orrs	r3, r2
 8005f86:	d011      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x1a04>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f8c:	3328      	adds	r3, #40	@ 0x28
 8005f8e:	2101      	movs	r1, #1
 8005f90:	4618      	mov	r0, r3
 8005f92:	f000 fc19 	bl	80067c8 <RCCEx_PLL3_Config>
 8005f96:	4603      	mov	r3, r0
 8005f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005f9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x1a04>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	6039      	str	r1, [r7, #0]
 8005fb8:	f003 0320 	and.w	r3, r3, #32
 8005fbc:	607b      	str	r3, [r7, #4]
 8005fbe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	d011      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1a44>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fcc:	3328      	adds	r3, #40	@ 0x28
 8005fce:	2102      	movs	r1, #2
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 fbf9 	bl	80067c8 <RCCEx_PLL3_Config>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005fdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d003      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1a44>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fe8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005fec:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d101      	bne.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
  {
    return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	e000      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x1a52>
  }
  return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006000:	46bd      	mov	sp, r7
 8006002:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006006:	bf00      	nop

08006008 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800600c:	f7fe fa70 	bl	80044f0 <HAL_RCC_GetHCLKFreq>
 8006010:	4602      	mov	r2, r0
 8006012:	4b06      	ldr	r3, [pc, #24]	@ (800602c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	091b      	lsrs	r3, r3, #4
 8006018:	f003 0307 	and.w	r3, r3, #7
 800601c:	4904      	ldr	r1, [pc, #16]	@ (8006030 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800601e:	5ccb      	ldrb	r3, [r1, r3]
 8006020:	f003 031f 	and.w	r3, r3, #31
 8006024:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006028:	4618      	mov	r0, r3
 800602a:	bd80      	pop	{r7, pc}
 800602c:	58024400 	.word	0x58024400
 8006030:	0800ca38 	.word	0x0800ca38

08006034 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006034:	b480      	push	{r7}
 8006036:	b089      	sub	sp, #36	@ 0x24
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800603c:	4ba1      	ldr	r3, [pc, #644]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800603e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006040:	f003 0303 	and.w	r3, r3, #3
 8006044:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006046:	4b9f      	ldr	r3, [pc, #636]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800604a:	0b1b      	lsrs	r3, r3, #12
 800604c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006050:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006052:	4b9c      	ldr	r3, [pc, #624]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006056:	091b      	lsrs	r3, r3, #4
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800605e:	4b99      	ldr	r3, [pc, #612]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006062:	08db      	lsrs	r3, r3, #3
 8006064:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	fb02 f303 	mul.w	r3, r2, r3
 800606e:	ee07 3a90 	vmov	s15, r3
 8006072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006076:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 8111 	beq.w	80062a4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006082:	69bb      	ldr	r3, [r7, #24]
 8006084:	2b02      	cmp	r3, #2
 8006086:	f000 8083 	beq.w	8006190 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	2b02      	cmp	r3, #2
 800608e:	f200 80a1 	bhi.w	80061d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d003      	beq.n	80060a0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d056      	beq.n	800614c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800609e:	e099      	b.n	80061d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060a0:	4b88      	ldr	r3, [pc, #544]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0320 	and.w	r3, r3, #32
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d02d      	beq.n	8006108 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80060ac:	4b85      	ldr	r3, [pc, #532]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	08db      	lsrs	r3, r3, #3
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	4a84      	ldr	r2, [pc, #528]	@ (80062c8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80060b8:	fa22 f303 	lsr.w	r3, r2, r3
 80060bc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	ee07 3a90 	vmov	s15, r3
 80060c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	ee07 3a90 	vmov	s15, r3
 80060ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060d6:	4b7b      	ldr	r3, [pc, #492]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060de:	ee07 3a90 	vmov	s15, r3
 80060e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80060ea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80062cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006102:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006106:	e087      	b.n	8006218 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	ee07 3a90 	vmov	s15, r3
 800610e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006112:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80062d0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800611a:	4b6a      	ldr	r3, [pc, #424]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800611c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006122:	ee07 3a90 	vmov	s15, r3
 8006126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800612a:	ed97 6a03 	vldr	s12, [r7, #12]
 800612e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80062cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006132:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006136:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800613a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800613e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006146:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800614a:	e065      	b.n	8006218 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	ee07 3a90 	vmov	s15, r3
 8006152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006156:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800615a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800615e:	4b59      	ldr	r3, [pc, #356]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006166:	ee07 3a90 	vmov	s15, r3
 800616a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800616e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006172:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80062cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006176:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800617a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800617e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006182:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800618a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800618e:	e043      	b.n	8006218 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	ee07 3a90 	vmov	s15, r3
 8006196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800619a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80062d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800619e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061a2:	4b48      	ldr	r3, [pc, #288]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061aa:	ee07 3a90 	vmov	s15, r3
 80061ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80061b6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80062cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061d2:	e021      	b.n	8006218 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	ee07 3a90 	vmov	s15, r3
 80061da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061de:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80062d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80061e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061e6:	4b37      	ldr	r3, [pc, #220]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061ee:	ee07 3a90 	vmov	s15, r3
 80061f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80061fa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80062cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006202:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006206:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800620a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800620e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006212:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006216:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006218:	4b2a      	ldr	r3, [pc, #168]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800621a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621c:	0a5b      	lsrs	r3, r3, #9
 800621e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006222:	ee07 3a90 	vmov	s15, r3
 8006226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800622e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006232:	edd7 6a07 	vldr	s13, [r7, #28]
 8006236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800623a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800623e:	ee17 2a90 	vmov	r2, s15
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006246:	4b1f      	ldr	r3, [pc, #124]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624a:	0c1b      	lsrs	r3, r3, #16
 800624c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006250:	ee07 3a90 	vmov	s15, r3
 8006254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006258:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800625c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006260:	edd7 6a07 	vldr	s13, [r7, #28]
 8006264:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006268:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800626c:	ee17 2a90 	vmov	r2, s15
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006274:	4b13      	ldr	r3, [pc, #76]	@ (80062c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006278:	0e1b      	lsrs	r3, r3, #24
 800627a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800628a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800628e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006292:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006296:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800629a:	ee17 2a90 	vmov	r2, s15
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80062a2:	e008      	b.n	80062b6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	609a      	str	r2, [r3, #8]
}
 80062b6:	bf00      	nop
 80062b8:	3724      	adds	r7, #36	@ 0x24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	58024400 	.word	0x58024400
 80062c8:	03d09000 	.word	0x03d09000
 80062cc:	46000000 	.word	0x46000000
 80062d0:	4c742400 	.word	0x4c742400
 80062d4:	4a742400 	.word	0x4a742400
 80062d8:	4bbebc20 	.word	0x4bbebc20

080062dc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80062dc:	b480      	push	{r7}
 80062de:	b089      	sub	sp, #36	@ 0x24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062e4:	4ba1      	ldr	r3, [pc, #644]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	f003 0303 	and.w	r3, r3, #3
 80062ec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80062ee:	4b9f      	ldr	r3, [pc, #636]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f2:	0d1b      	lsrs	r3, r3, #20
 80062f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062f8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80062fa:	4b9c      	ldr	r3, [pc, #624]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062fe:	0a1b      	lsrs	r3, r3, #8
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006306:	4b99      	ldr	r3, [pc, #612]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800630a:	08db      	lsrs	r3, r3, #3
 800630c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	fb02 f303 	mul.w	r3, r2, r3
 8006316:	ee07 3a90 	vmov	s15, r3
 800631a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800631e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 8111 	beq.w	800654c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	2b02      	cmp	r3, #2
 800632e:	f000 8083 	beq.w	8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	2b02      	cmp	r3, #2
 8006336:	f200 80a1 	bhi.w	800647c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d056      	beq.n	80063f4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006346:	e099      	b.n	800647c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006348:	4b88      	ldr	r3, [pc, #544]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d02d      	beq.n	80063b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006354:	4b85      	ldr	r3, [pc, #532]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	08db      	lsrs	r3, r3, #3
 800635a:	f003 0303 	and.w	r3, r3, #3
 800635e:	4a84      	ldr	r2, [pc, #528]	@ (8006570 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006360:	fa22 f303 	lsr.w	r3, r2, r3
 8006364:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	ee07 3a90 	vmov	s15, r3
 800636c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	ee07 3a90 	vmov	s15, r3
 8006376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800637a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800637e:	4b7b      	ldr	r3, [pc, #492]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006386:	ee07 3a90 	vmov	s15, r3
 800638a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800638e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006392:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006574 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800639a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800639e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80063ae:	e087      	b.n	80064c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	ee07 3a90 	vmov	s15, r3
 80063b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006578 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80063be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063c2:	4b6a      	ldr	r3, [pc, #424]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ca:	ee07 3a90 	vmov	s15, r3
 80063ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80063d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006574 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063f2:	e065      	b.n	80064c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800657c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006406:	4b59      	ldr	r3, [pc, #356]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800640e:	ee07 3a90 	vmov	s15, r3
 8006412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006416:	ed97 6a03 	vldr	s12, [r7, #12]
 800641a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006574 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800641e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800642a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800642e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006432:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006436:	e043      	b.n	80064c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	ee07 3a90 	vmov	s15, r3
 800643e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006442:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006580 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800644a:	4b48      	ldr	r3, [pc, #288]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800644c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006452:	ee07 3a90 	vmov	s15, r3
 8006456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800645a:	ed97 6a03 	vldr	s12, [r7, #12]
 800645e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006574 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800646a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800646e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006476:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800647a:	e021      	b.n	80064c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	ee07 3a90 	vmov	s15, r3
 8006482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006486:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800657c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800648a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800648e:	4b37      	ldr	r3, [pc, #220]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006496:	ee07 3a90 	vmov	s15, r3
 800649a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800649e:	ed97 6a03 	vldr	s12, [r7, #12]
 80064a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006574 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80064a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80064c0:	4b2a      	ldr	r3, [pc, #168]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c4:	0a5b      	lsrs	r3, r3, #9
 80064c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064da:	edd7 6a07 	vldr	s13, [r7, #28]
 80064de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064e6:	ee17 2a90 	vmov	r2, s15
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80064ee:	4b1f      	ldr	r3, [pc, #124]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f2:	0c1b      	lsrs	r3, r3, #16
 80064f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064f8:	ee07 3a90 	vmov	s15, r3
 80064fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006500:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006504:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006508:	edd7 6a07 	vldr	s13, [r7, #28]
 800650c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006514:	ee17 2a90 	vmov	r2, s15
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800651c:	4b13      	ldr	r3, [pc, #76]	@ (800656c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800651e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006520:	0e1b      	lsrs	r3, r3, #24
 8006522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800652e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006532:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006536:	edd7 6a07 	vldr	s13, [r7, #28]
 800653a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800653e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006542:	ee17 2a90 	vmov	r2, s15
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800654a:	e008      	b.n	800655e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	609a      	str	r2, [r3, #8]
}
 800655e:	bf00      	nop
 8006560:	3724      	adds	r7, #36	@ 0x24
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	58024400 	.word	0x58024400
 8006570:	03d09000 	.word	0x03d09000
 8006574:	46000000 	.word	0x46000000
 8006578:	4c742400 	.word	0x4c742400
 800657c:	4a742400 	.word	0x4a742400
 8006580:	4bbebc20 	.word	0x4bbebc20

08006584 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800658e:	2300      	movs	r3, #0
 8006590:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d003      	beq.n	80065a2 <RCCEx_PLL2_Config+0x1e>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2b3f      	cmp	r3, #63	@ 0x3f
 80065a0:	d904      	bls.n	80065ac <RCCEx_PLL2_Config+0x28>
 80065a2:	f640 6172 	movw	r1, #3698	@ 0xe72
 80065a6:	4885      	ldr	r0, [pc, #532]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 80065a8:	f7fa f95a 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	2b03      	cmp	r3, #3
 80065b2:	d904      	bls.n	80065be <RCCEx_PLL2_Config+0x3a>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065bc:	d904      	bls.n	80065c8 <RCCEx_PLL2_Config+0x44>
 80065be:	f640 6173 	movw	r1, #3699	@ 0xe73
 80065c2:	487e      	ldr	r0, [pc, #504]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 80065c4:	f7fa f94c 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d003      	beq.n	80065d8 <RCCEx_PLL2_Config+0x54>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	2b80      	cmp	r3, #128	@ 0x80
 80065d6:	d904      	bls.n	80065e2 <RCCEx_PLL2_Config+0x5e>
 80065d8:	f640 6174 	movw	r1, #3700	@ 0xe74
 80065dc:	4877      	ldr	r0, [pc, #476]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 80065de:	f7fa f93f 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <RCCEx_PLL2_Config+0x6e>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	2b80      	cmp	r3, #128	@ 0x80
 80065f0:	d904      	bls.n	80065fc <RCCEx_PLL2_Config+0x78>
 80065f2:	f640 6175 	movw	r1, #3701	@ 0xe75
 80065f6:	4871      	ldr	r0, [pc, #452]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 80065f8:	f7fa f932 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d003      	beq.n	800660c <RCCEx_PLL2_Config+0x88>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	2b80      	cmp	r3, #128	@ 0x80
 800660a:	d904      	bls.n	8006616 <RCCEx_PLL2_Config+0x92>
 800660c:	f640 6176 	movw	r1, #3702	@ 0xe76
 8006610:	486a      	ldr	r0, [pc, #424]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 8006612:	f7fa f925 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d010      	beq.n	8006640 <RCCEx_PLL2_Config+0xbc>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	695b      	ldr	r3, [r3, #20]
 8006622:	2b40      	cmp	r3, #64	@ 0x40
 8006624:	d00c      	beq.n	8006640 <RCCEx_PLL2_Config+0xbc>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	2b80      	cmp	r3, #128	@ 0x80
 800662c:	d008      	beq.n	8006640 <RCCEx_PLL2_Config+0xbc>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	695b      	ldr	r3, [r3, #20]
 8006632:	2bc0      	cmp	r3, #192	@ 0xc0
 8006634:	d004      	beq.n	8006640 <RCCEx_PLL2_Config+0xbc>
 8006636:	f640 6177 	movw	r1, #3703	@ 0xe77
 800663a:	4860      	ldr	r0, [pc, #384]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 800663c:	f7fa f910 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d008      	beq.n	800665a <RCCEx_PLL2_Config+0xd6>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	2b20      	cmp	r3, #32
 800664e:	d004      	beq.n	800665a <RCCEx_PLL2_Config+0xd6>
 8006650:	f640 6178 	movw	r1, #3704	@ 0xe78
 8006654:	4859      	ldr	r0, [pc, #356]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 8006656:	f7fa f903 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	69db      	ldr	r3, [r3, #28]
 800665e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006662:	d304      	bcc.n	800666e <RCCEx_PLL2_Config+0xea>
 8006664:	f640 6179 	movw	r1, #3705	@ 0xe79
 8006668:	4854      	ldr	r0, [pc, #336]	@ (80067bc <RCCEx_PLL2_Config+0x238>)
 800666a:	f7fa f8f9 	bl	8000860 <assert_failed>

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800666e:	4b54      	ldr	r3, [pc, #336]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006672:	f003 0303 	and.w	r3, r3, #3
 8006676:	2b03      	cmp	r3, #3
 8006678:	d101      	bne.n	800667e <RCCEx_PLL2_Config+0xfa>
  {
    return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e099      	b.n	80067b2 <RCCEx_PLL2_Config+0x22e>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800667e:	4b50      	ldr	r3, [pc, #320]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a4f      	ldr	r2, [pc, #316]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006684:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006688:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800668a:	f7fa fbd3 	bl	8000e34 <HAL_GetTick>
 800668e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006690:	e008      	b.n	80066a4 <RCCEx_PLL2_Config+0x120>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006692:	f7fa fbcf 	bl	8000e34 <HAL_GetTick>
 8006696:	4602      	mov	r2, r0
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	2b02      	cmp	r3, #2
 800669e:	d901      	bls.n	80066a4 <RCCEx_PLL2_Config+0x120>
      {
        return HAL_TIMEOUT;
 80066a0:	2303      	movs	r3, #3
 80066a2:	e086      	b.n	80067b2 <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80066a4:	4b46      	ldr	r3, [pc, #280]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d1f0      	bne.n	8006692 <RCCEx_PLL2_Config+0x10e>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80066b0:	4b43      	ldr	r3, [pc, #268]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 80066b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	031b      	lsls	r3, r3, #12
 80066be:	4940      	ldr	r1, [pc, #256]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	3b01      	subs	r3, #1
 80066ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	3b01      	subs	r3, #1
 80066d4:	025b      	lsls	r3, r3, #9
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	431a      	orrs	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	3b01      	subs	r3, #1
 80066e0:	041b      	lsls	r3, r3, #16
 80066e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80066e6:	431a      	orrs	r2, r3
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	3b01      	subs	r3, #1
 80066ee:	061b      	lsls	r3, r3, #24
 80066f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80066f4:	4932      	ldr	r1, [pc, #200]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80066fa:	4b31      	ldr	r3, [pc, #196]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 80066fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	492e      	ldr	r1, [pc, #184]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006708:	4313      	orrs	r3, r2
 800670a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800670c:	4b2c      	ldr	r3, [pc, #176]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 800670e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006710:	f023 0220 	bic.w	r2, r3, #32
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	699b      	ldr	r3, [r3, #24]
 8006718:	4929      	ldr	r1, [pc, #164]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 800671a:	4313      	orrs	r3, r2
 800671c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800671e:	4b28      	ldr	r3, [pc, #160]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006722:	4a27      	ldr	r2, [pc, #156]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006724:	f023 0310 	bic.w	r3, r3, #16
 8006728:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800672a:	4b25      	ldr	r3, [pc, #148]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 800672c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800672e:	4b25      	ldr	r3, [pc, #148]	@ (80067c4 <RCCEx_PLL2_Config+0x240>)
 8006730:	4013      	ands	r3, r2
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	69d2      	ldr	r2, [r2, #28]
 8006736:	00d2      	lsls	r2, r2, #3
 8006738:	4921      	ldr	r1, [pc, #132]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 800673a:	4313      	orrs	r3, r2
 800673c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800673e:	4b20      	ldr	r3, [pc, #128]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006742:	4a1f      	ldr	r2, [pc, #124]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006744:	f043 0310 	orr.w	r3, r3, #16
 8006748:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d106      	bne.n	800675e <RCCEx_PLL2_Config+0x1da>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006750:	4b1b      	ldr	r3, [pc, #108]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006754:	4a1a      	ldr	r2, [pc, #104]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006756:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800675a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800675c:	e00f      	b.n	800677e <RCCEx_PLL2_Config+0x1fa>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d106      	bne.n	8006772 <RCCEx_PLL2_Config+0x1ee>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006764:	4b16      	ldr	r3, [pc, #88]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006768:	4a15      	ldr	r2, [pc, #84]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 800676a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800676e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006770:	e005      	b.n	800677e <RCCEx_PLL2_Config+0x1fa>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006772:	4b13      	ldr	r3, [pc, #76]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006776:	4a12      	ldr	r2, [pc, #72]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006778:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800677c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800677e:	4b10      	ldr	r3, [pc, #64]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a0f      	ldr	r2, [pc, #60]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 8006784:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006788:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800678a:	f7fa fb53 	bl	8000e34 <HAL_GetTick>
 800678e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006790:	e008      	b.n	80067a4 <RCCEx_PLL2_Config+0x220>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006792:	f7fa fb4f 	bl	8000e34 <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	2b02      	cmp	r3, #2
 800679e:	d901      	bls.n	80067a4 <RCCEx_PLL2_Config+0x220>
      {
        return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e006      	b.n	80067b2 <RCCEx_PLL2_Config+0x22e>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80067a4:	4b06      	ldr	r3, [pc, #24]	@ (80067c0 <RCCEx_PLL2_Config+0x23c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d0f0      	beq.n	8006792 <RCCEx_PLL2_Config+0x20e>
    }

  }


  return status;
 80067b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3710      	adds	r7, #16
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	0800c93c 	.word	0x0800c93c
 80067c0:	58024400 	.word	0x58024400
 80067c4:	ffff0007 	.word	0xffff0007

080067c8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80067d2:	2300      	movs	r3, #0
 80067d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d003      	beq.n	80067e6 <RCCEx_PLL3_Config+0x1e>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80067e4:	d904      	bls.n	80067f0 <RCCEx_PLL3_Config+0x28>
 80067e6:	f640 61da 	movw	r1, #3802	@ 0xeda
 80067ea:	4887      	ldr	r0, [pc, #540]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 80067ec:	f7fa f838 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	2b03      	cmp	r3, #3
 80067f6:	d904      	bls.n	8006802 <RCCEx_PLL3_Config+0x3a>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006800:	d904      	bls.n	800680c <RCCEx_PLL3_Config+0x44>
 8006802:	f640 61db 	movw	r1, #3803	@ 0xedb
 8006806:	4880      	ldr	r0, [pc, #512]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 8006808:	f7fa f82a 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d003      	beq.n	800681c <RCCEx_PLL3_Config+0x54>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	2b80      	cmp	r3, #128	@ 0x80
 800681a:	d904      	bls.n	8006826 <RCCEx_PLL3_Config+0x5e>
 800681c:	f640 61dc 	movw	r1, #3804	@ 0xedc
 8006820:	4879      	ldr	r0, [pc, #484]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 8006822:	f7fa f81d 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d003      	beq.n	8006836 <RCCEx_PLL3_Config+0x6e>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	2b80      	cmp	r3, #128	@ 0x80
 8006834:	d904      	bls.n	8006840 <RCCEx_PLL3_Config+0x78>
 8006836:	f640 61dd 	movw	r1, #3805	@ 0xedd
 800683a:	4873      	ldr	r0, [pc, #460]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 800683c:	f7fa f810 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d003      	beq.n	8006850 <RCCEx_PLL3_Config+0x88>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	2b80      	cmp	r3, #128	@ 0x80
 800684e:	d904      	bls.n	800685a <RCCEx_PLL3_Config+0x92>
 8006850:	f640 61de 	movw	r1, #3806	@ 0xede
 8006854:	486c      	ldr	r0, [pc, #432]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 8006856:	f7fa f803 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d013      	beq.n	800688a <RCCEx_PLL3_Config+0xc2>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	695b      	ldr	r3, [r3, #20]
 8006866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800686a:	d00e      	beq.n	800688a <RCCEx_PLL3_Config+0xc2>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	695b      	ldr	r3, [r3, #20]
 8006870:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006874:	d009      	beq.n	800688a <RCCEx_PLL3_Config+0xc2>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800687e:	d004      	beq.n	800688a <RCCEx_PLL3_Config+0xc2>
 8006880:	f640 61df 	movw	r1, #3807	@ 0xedf
 8006884:	4860      	ldr	r0, [pc, #384]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 8006886:	f7f9 ffeb 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d009      	beq.n	80068a6 <RCCEx_PLL3_Config+0xde>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800689a:	d004      	beq.n	80068a6 <RCCEx_PLL3_Config+0xde>
 800689c:	f44f 616e 	mov.w	r1, #3808	@ 0xee0
 80068a0:	4859      	ldr	r0, [pc, #356]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 80068a2:	f7f9 ffdd 	bl	8000860 <assert_failed>
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ae:	d304      	bcc.n	80068ba <RCCEx_PLL3_Config+0xf2>
 80068b0:	f640 61e1 	movw	r1, #3809	@ 0xee1
 80068b4:	4854      	ldr	r0, [pc, #336]	@ (8006a08 <RCCEx_PLL3_Config+0x240>)
 80068b6:	f7f9 ffd3 	bl	8000860 <assert_failed>

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80068ba:	4b54      	ldr	r3, [pc, #336]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80068bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068be:	f003 0303 	and.w	r3, r3, #3
 80068c2:	2b03      	cmp	r3, #3
 80068c4:	d101      	bne.n	80068ca <RCCEx_PLL3_Config+0x102>
  {
    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e099      	b.n	80069fe <RCCEx_PLL3_Config+0x236>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80068ca:	4b50      	ldr	r3, [pc, #320]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a4f      	ldr	r2, [pc, #316]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80068d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068d6:	f7fa faad 	bl	8000e34 <HAL_GetTick>
 80068da:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80068dc:	e008      	b.n	80068f0 <RCCEx_PLL3_Config+0x128>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80068de:	f7fa faa9 	bl	8000e34 <HAL_GetTick>
 80068e2:	4602      	mov	r2, r0
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d901      	bls.n	80068f0 <RCCEx_PLL3_Config+0x128>
      {
        return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e086      	b.n	80069fe <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80068f0:	4b46      	ldr	r3, [pc, #280]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1f0      	bne.n	80068de <RCCEx_PLL3_Config+0x116>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80068fc:	4b43      	ldr	r3, [pc, #268]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80068fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006900:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	051b      	lsls	r3, r3, #20
 800690a:	4940      	ldr	r1, [pc, #256]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 800690c:	4313      	orrs	r3, r2
 800690e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	3b01      	subs	r3, #1
 8006916:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	3b01      	subs	r3, #1
 8006920:	025b      	lsls	r3, r3, #9
 8006922:	b29b      	uxth	r3, r3
 8006924:	431a      	orrs	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	3b01      	subs	r3, #1
 800692c:	041b      	lsls	r3, r3, #16
 800692e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006932:	431a      	orrs	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	3b01      	subs	r3, #1
 800693a:	061b      	lsls	r3, r3, #24
 800693c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006940:	4932      	ldr	r1, [pc, #200]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006942:	4313      	orrs	r3, r2
 8006944:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006946:	4b31      	ldr	r3, [pc, #196]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	492e      	ldr	r1, [pc, #184]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006954:	4313      	orrs	r3, r2
 8006956:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006958:	4b2c      	ldr	r3, [pc, #176]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 800695a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	4929      	ldr	r1, [pc, #164]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006966:	4313      	orrs	r3, r2
 8006968:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800696a:	4b28      	ldr	r3, [pc, #160]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 800696c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696e:	4a27      	ldr	r2, [pc, #156]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006974:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006976:	4b25      	ldr	r3, [pc, #148]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006978:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800697a:	4b25      	ldr	r3, [pc, #148]	@ (8006a10 <RCCEx_PLL3_Config+0x248>)
 800697c:	4013      	ands	r3, r2
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	69d2      	ldr	r2, [r2, #28]
 8006982:	00d2      	lsls	r2, r2, #3
 8006984:	4921      	ldr	r1, [pc, #132]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006986:	4313      	orrs	r3, r2
 8006988:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800698a:	4b20      	ldr	r3, [pc, #128]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 800698c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698e:	4a1f      	ldr	r2, [pc, #124]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 8006990:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006994:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d106      	bne.n	80069aa <RCCEx_PLL3_Config+0x1e2>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800699c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 800699e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a0:	4a1a      	ldr	r2, [pc, #104]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80069a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069a8:	e00f      	b.n	80069ca <RCCEx_PLL3_Config+0x202>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d106      	bne.n	80069be <RCCEx_PLL3_Config+0x1f6>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80069b0:	4b16      	ldr	r3, [pc, #88]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b4:	4a15      	ldr	r2, [pc, #84]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80069ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069bc:	e005      	b.n	80069ca <RCCEx_PLL3_Config+0x202>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80069be:	4b13      	ldr	r3, [pc, #76]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c2:	4a12      	ldr	r2, [pc, #72]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80069ca:	4b10      	ldr	r3, [pc, #64]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a0f      	ldr	r2, [pc, #60]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069d6:	f7fa fa2d 	bl	8000e34 <HAL_GetTick>
 80069da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80069dc:	e008      	b.n	80069f0 <RCCEx_PLL3_Config+0x228>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80069de:	f7fa fa29 	bl	8000e34 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d901      	bls.n	80069f0 <RCCEx_PLL3_Config+0x228>
      {
        return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e006      	b.n	80069fe <RCCEx_PLL3_Config+0x236>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80069f0:	4b06      	ldr	r3, [pc, #24]	@ (8006a0c <RCCEx_PLL3_Config+0x244>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d0f0      	beq.n	80069de <RCCEx_PLL3_Config+0x216>
    }

  }


  return status;
 80069fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	0800c93c 	.word	0x0800c93c
 8006a0c:	58024400 	.word	0x58024400
 8006a10:	ffff0007 	.word	0xffff0007

08006a14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d101      	bne.n	8006a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e0ab      	b.n	8006b7e <HAL_UART_Init+0x16a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d032      	beq.n	8006a94 <HAL_UART_Init+0x80>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a55      	ldr	r2, [pc, #340]	@ (8006b88 <HAL_UART_Init+0x174>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d05f      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a53      	ldr	r2, [pc, #332]	@ (8006b8c <HAL_UART_Init+0x178>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d05a      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a52      	ldr	r2, [pc, #328]	@ (8006b90 <HAL_UART_Init+0x17c>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d055      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a50      	ldr	r2, [pc, #320]	@ (8006b94 <HAL_UART_Init+0x180>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d050      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a4f      	ldr	r2, [pc, #316]	@ (8006b98 <HAL_UART_Init+0x184>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d04b      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a4d      	ldr	r2, [pc, #308]	@ (8006b9c <HAL_UART_Init+0x188>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d046      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a4c      	ldr	r2, [pc, #304]	@ (8006ba0 <HAL_UART_Init+0x18c>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d041      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a4a      	ldr	r2, [pc, #296]	@ (8006ba4 <HAL_UART_Init+0x190>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d03c      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a49      	ldr	r2, [pc, #292]	@ (8006ba8 <HAL_UART_Init+0x194>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d037      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a88:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 8006a8c:	4847      	ldr	r0, [pc, #284]	@ (8006bac <HAL_UART_Init+0x198>)
 8006a8e:	f7f9 fee7 	bl	8000860 <assert_failed>
 8006a92:	e031      	b.n	8006af8 <HAL_UART_Init+0xe4>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a3b      	ldr	r2, [pc, #236]	@ (8006b88 <HAL_UART_Init+0x174>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d02c      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a3a      	ldr	r2, [pc, #232]	@ (8006b8c <HAL_UART_Init+0x178>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d027      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a38      	ldr	r2, [pc, #224]	@ (8006b90 <HAL_UART_Init+0x17c>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d022      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a37      	ldr	r2, [pc, #220]	@ (8006b94 <HAL_UART_Init+0x180>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d01d      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a35      	ldr	r2, [pc, #212]	@ (8006b98 <HAL_UART_Init+0x184>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d018      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a34      	ldr	r2, [pc, #208]	@ (8006b9c <HAL_UART_Init+0x188>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d013      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a32      	ldr	r2, [pc, #200]	@ (8006ba0 <HAL_UART_Init+0x18c>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d00e      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a31      	ldr	r2, [pc, #196]	@ (8006ba4 <HAL_UART_Init+0x190>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d009      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a2f      	ldr	r2, [pc, #188]	@ (8006ba8 <HAL_UART_Init+0x194>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d004      	beq.n	8006af8 <HAL_UART_Init+0xe4>
 8006aee:	f240 1143 	movw	r1, #323	@ 0x143
 8006af2:	482e      	ldr	r0, [pc, #184]	@ (8006bac <HAL_UART_Init+0x198>)
 8006af4:	f7f9 feb4 	bl	8000860 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d106      	bne.n	8006b10 <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f7fa f876 	bl	8000bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2224      	movs	r2, #36	@ 0x24
 8006b14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f022 0201 	bic.w	r2, r2, #1
 8006b26:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d002      	beq.n	8006b36 <HAL_UART_Init+0x122>
  {
    UART_AdvFeatureConfig(huart);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 ffd7 	bl	8007ae4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f990 	bl	8006e5c <UART_SetConfig>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d101      	bne.n	8006b46 <HAL_UART_Init+0x132>
  {
    return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e01b      	b.n	8006b7e <HAL_UART_Init+0x16a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b54:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	689a      	ldr	r2, [r3, #8]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b64:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f042 0201 	orr.w	r2, r2, #1
 8006b74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f001 f928 	bl	8007dcc <UART_CheckIdleState>
 8006b7c:	4603      	mov	r3, r0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3708      	adds	r7, #8
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	40011000 	.word	0x40011000
 8006b8c:	40004400 	.word	0x40004400
 8006b90:	40004800 	.word	0x40004800
 8006b94:	40004c00 	.word	0x40004c00
 8006b98:	40005000 	.word	0x40005000
 8006b9c:	40011400 	.word	0x40011400
 8006ba0:	40007800 	.word	0x40007800
 8006ba4:	40007c00 	.word	0x40007c00
 8006ba8:	58000c00 	.word	0x58000c00
 8006bac:	0800c978 	.word	0x0800c978

08006bb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08a      	sub	sp, #40	@ 0x28
 8006bb4:	af02      	add	r7, sp, #8
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	603b      	str	r3, [r7, #0]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bc6:	2b20      	cmp	r3, #32
 8006bc8:	d17b      	bne.n	8006cc2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <HAL_UART_Transmit+0x26>
 8006bd0:	88fb      	ldrh	r3, [r7, #6]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d101      	bne.n	8006bda <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e074      	b.n	8006cc4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2221      	movs	r2, #33	@ 0x21
 8006be6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bea:	f7fa f923 	bl	8000e34 <HAL_GetTick>
 8006bee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	88fa      	ldrh	r2, [r7, #6]
 8006bf4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	88fa      	ldrh	r2, [r7, #6]
 8006bfc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c08:	d108      	bne.n	8006c1c <HAL_UART_Transmit+0x6c>
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d104      	bne.n	8006c1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c12:	2300      	movs	r3, #0
 8006c14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	61bb      	str	r3, [r7, #24]
 8006c1a:	e003      	b.n	8006c24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c20:	2300      	movs	r3, #0
 8006c22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c24:	e030      	b.n	8006c88 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	2180      	movs	r1, #128	@ 0x80
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f001 f975 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d005      	beq.n	8006c48 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006c44:	2303      	movs	r3, #3
 8006c46:	e03d      	b.n	8006cc4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10b      	bne.n	8006c66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	881b      	ldrh	r3, [r3, #0]
 8006c52:	461a      	mov	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006c5e:	69bb      	ldr	r3, [r7, #24]
 8006c60:	3302      	adds	r3, #2
 8006c62:	61bb      	str	r3, [r7, #24]
 8006c64:	e007      	b.n	8006c76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	781a      	ldrb	r2, [r3, #0]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	3301      	adds	r3, #1
 8006c74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1c8      	bne.n	8006c26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	9300      	str	r3, [sp, #0]
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	2140      	movs	r1, #64	@ 0x40
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f001 f93e 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d005      	beq.n	8006cb6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2220      	movs	r2, #32
 8006cae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e006      	b.n	8006cc4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2220      	movs	r2, #32
 8006cba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	e000      	b.n	8006cc4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006cc2:	2302      	movs	r3, #2
  }
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3720      	adds	r7, #32
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b08a      	sub	sp, #40	@ 0x28
 8006cd0:	af02      	add	r7, sp, #8
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	603b      	str	r3, [r7, #0]
 8006cd8:	4613      	mov	r3, r2
 8006cda:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	f040 80b5 	bne.w	8006e52 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d002      	beq.n	8006cf4 <HAL_UART_Receive+0x28>
 8006cee:	88fb      	ldrh	r3, [r7, #6]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d101      	bne.n	8006cf8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e0ad      	b.n	8006e54 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2222      	movs	r2, #34	@ 0x22
 8006d04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d0e:	f7fa f891 	bl	8000e34 <HAL_GetTick>
 8006d12:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	88fa      	ldrh	r2, [r7, #6]
 8006d18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	88fa      	ldrh	r2, [r7, #6]
 8006d20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d2c:	d10e      	bne.n	8006d4c <HAL_UART_Receive+0x80>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d105      	bne.n	8006d42 <HAL_UART_Receive+0x76>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006d3c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d40:	e02d      	b.n	8006d9e <HAL_UART_Receive+0xd2>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	22ff      	movs	r2, #255	@ 0xff
 8006d46:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d4a:	e028      	b.n	8006d9e <HAL_UART_Receive+0xd2>
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d10d      	bne.n	8006d70 <HAL_UART_Receive+0xa4>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d104      	bne.n	8006d66 <HAL_UART_Receive+0x9a>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	22ff      	movs	r2, #255	@ 0xff
 8006d60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d64:	e01b      	b.n	8006d9e <HAL_UART_Receive+0xd2>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	227f      	movs	r2, #127	@ 0x7f
 8006d6a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d6e:	e016      	b.n	8006d9e <HAL_UART_Receive+0xd2>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d78:	d10d      	bne.n	8006d96 <HAL_UART_Receive+0xca>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d104      	bne.n	8006d8c <HAL_UART_Receive+0xc0>
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	227f      	movs	r2, #127	@ 0x7f
 8006d86:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d8a:	e008      	b.n	8006d9e <HAL_UART_Receive+0xd2>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	223f      	movs	r2, #63	@ 0x3f
 8006d90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d94:	e003      	b.n	8006d9e <HAL_UART_Receive+0xd2>
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006da4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dae:	d108      	bne.n	8006dc2 <HAL_UART_Receive+0xf6>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d104      	bne.n	8006dc2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006db8:	2300      	movs	r3, #0
 8006dba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	61bb      	str	r3, [r7, #24]
 8006dc0:	e003      	b.n	8006dca <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006dca:	e036      	b.n	8006e3a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	2120      	movs	r1, #32
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f001 f8a2 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d005      	beq.n	8006dee <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2220      	movs	r2, #32
 8006de6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e032      	b.n	8006e54 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10c      	bne.n	8006e0e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	8a7b      	ldrh	r3, [r7, #18]
 8006dfe:	4013      	ands	r3, r2
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	3302      	adds	r3, #2
 8006e0a:	61bb      	str	r3, [r7, #24]
 8006e0c:	e00c      	b.n	8006e28 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e14:	b2da      	uxtb	r2, r3
 8006e16:	8a7b      	ldrh	r3, [r7, #18]
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	b2da      	uxtb	r2, r3
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	3301      	adds	r3, #1
 8006e26:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1c2      	bne.n	8006dcc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	e000      	b.n	8006e54 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006e52:	2302      	movs	r3, #2
  }
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3720      	adds	r7, #32
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e60:	b092      	sub	sp, #72	@ 0x48
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e66:	2300      	movs	r3, #0
 8006e68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  PLL2_ClocksTypeDef pll2_clocks;
  PLL3_ClocksTypeDef pll3_clocks;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	4a17      	ldr	r2, [pc, #92]	@ (8006ed0 <UART_SetConfig+0x74>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d904      	bls.n	8006e80 <UART_SetConfig+0x24>
 8006e76:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 8006e7a:	4816      	ldr	r0, [pc, #88]	@ (8006ed4 <UART_SetConfig+0x78>)
 8006e7c:	f7f9 fcf0 	bl	8000860 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e88:	d00d      	beq.n	8006ea6 <UART_SetConfig+0x4a>
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d009      	beq.n	8006ea6 <UART_SetConfig+0x4a>
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e9a:	d004      	beq.n	8006ea6 <UART_SetConfig+0x4a>
 8006e9c:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 8006ea0:	480c      	ldr	r0, [pc, #48]	@ (8006ed4 <UART_SetConfig+0x78>)
 8006ea2:	f7f9 fcdd 	bl	8000860 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a0b      	ldr	r2, [pc, #44]	@ (8006ed8 <UART_SetConfig+0x7c>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d115      	bne.n	8006edc <UART_SetConfig+0x80>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d037      	beq.n	8006f28 <UART_SetConfig+0xcc>
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ec0:	d032      	beq.n	8006f28 <UART_SetConfig+0xcc>
 8006ec2:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 8006ec6:	4803      	ldr	r0, [pc, #12]	@ (8006ed4 <UART_SetConfig+0x78>)
 8006ec8:	f7f9 fcca 	bl	8000860 <assert_failed>
 8006ecc:	e02c      	b.n	8006f28 <UART_SetConfig+0xcc>
 8006ece:	bf00      	nop
 8006ed0:	00bebc20 	.word	0x00bebc20
 8006ed4:	0800c978 	.word	0x0800c978
 8006ed8:	58000c00 	.word	0x58000c00
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ee4:	d012      	beq.n	8006f0c <UART_SetConfig+0xb0>
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00e      	beq.n	8006f0c <UART_SetConfig+0xb0>
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ef6:	d009      	beq.n	8006f0c <UART_SetConfig+0xb0>
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f00:	d004      	beq.n	8006f0c <UART_SetConfig+0xb0>
 8006f02:	f640 31ea 	movw	r1, #3050	@ 0xbea
 8006f06:	48a5      	ldr	r0, [pc, #660]	@ (800719c <UART_SetConfig+0x340>)
 8006f08:	f7f9 fcaa 	bl	8000860 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d009      	beq.n	8006f28 <UART_SetConfig+0xcc>
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	6a1b      	ldr	r3, [r3, #32]
 8006f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f1c:	d004      	beq.n	8006f28 <UART_SetConfig+0xcc>
 8006f1e:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 8006f22:	489e      	ldr	r0, [pc, #632]	@ (800719c <UART_SetConfig+0x340>)
 8006f24:	f7f9 fc9c 	bl	8000860 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00e      	beq.n	8006f4e <UART_SetConfig+0xf2>
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f38:	d009      	beq.n	8006f4e <UART_SetConfig+0xf2>
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	691b      	ldr	r3, [r3, #16]
 8006f3e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006f42:	d004      	beq.n	8006f4e <UART_SetConfig+0xf2>
 8006f44:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8006f48:	4894      	ldr	r0, [pc, #592]	@ (800719c <UART_SetConfig+0x340>)
 8006f4a:	f7f9 fc89 	bl	8000860 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	f023 030c 	bic.w	r3, r3, #12
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d103      	bne.n	8006f62 <UART_SetConfig+0x106>
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d104      	bne.n	8006f6c <UART_SetConfig+0x110>
 8006f62:	f640 31ef 	movw	r1, #3055	@ 0xbef
 8006f66:	488d      	ldr	r0, [pc, #564]	@ (800719c <UART_SetConfig+0x340>)
 8006f68:	f7f9 fc7a 	bl	8000860 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	699b      	ldr	r3, [r3, #24]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d013      	beq.n	8006f9c <UART_SetConfig+0x140>
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f7c:	d00e      	beq.n	8006f9c <UART_SetConfig+0x140>
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f86:	d009      	beq.n	8006f9c <UART_SetConfig+0x140>
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	699b      	ldr	r3, [r3, #24]
 8006f8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f90:	d004      	beq.n	8006f9c <UART_SetConfig+0x140>
 8006f92:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 8006f96:	4881      	ldr	r0, [pc, #516]	@ (800719c <UART_SetConfig+0x340>)
 8006f98:	f7f9 fc62 	bl	8000860 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	69db      	ldr	r3, [r3, #28]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d009      	beq.n	8006fb8 <UART_SetConfig+0x15c>
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	69db      	ldr	r3, [r3, #28]
 8006fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fac:	d004      	beq.n	8006fb8 <UART_SetConfig+0x15c>
 8006fae:	f640 31f1 	movw	r1, #3057	@ 0xbf1
 8006fb2:	487a      	ldr	r0, [pc, #488]	@ (800719c <UART_SetConfig+0x340>)
 8006fb4:	f7f9 fc54 	bl	8000860 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d030      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d02c      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d028      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd4:	2b03      	cmp	r3, #3
 8006fd6:	d024      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	d020      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe4:	2b05      	cmp	r3, #5
 8006fe6:	d01c      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fec:	2b06      	cmp	r3, #6
 8006fee:	d018      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff4:	2b07      	cmp	r3, #7
 8006ff6:	d014      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d010      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007004:	2b09      	cmp	r3, #9
 8007006:	d00c      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700c:	2b0a      	cmp	r3, #10
 800700e:	d008      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007014:	2b0b      	cmp	r3, #11
 8007016:	d004      	beq.n	8007022 <UART_SetConfig+0x1c6>
 8007018:	f640 31f2 	movw	r1, #3058	@ 0xbf2
 800701c:	485f      	ldr	r0, [pc, #380]	@ (800719c <UART_SetConfig+0x340>)
 800701e:	f7f9 fc1f 	bl	8000860 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	689a      	ldr	r2, [r3, #8]
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	431a      	orrs	r2, r3
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	431a      	orrs	r2, r3
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	69db      	ldr	r3, [r3, #28]
 8007036:	4313      	orrs	r3, r2
 8007038:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	4b57      	ldr	r3, [pc, #348]	@ (80071a0 <UART_SetConfig+0x344>)
 8007042:	4013      	ands	r3, r2
 8007044:	697a      	ldr	r2, [r7, #20]
 8007046:	6812      	ldr	r2, [r2, #0]
 8007048:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800704a:	430b      	orrs	r3, r1
 800704c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	68da      	ldr	r2, [r3, #12]
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	430a      	orrs	r2, r1
 8007062:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a4d      	ldr	r2, [pc, #308]	@ (80071a4 <UART_SetConfig+0x348>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d004      	beq.n	800707e <UART_SetConfig+0x222>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	6a1b      	ldr	r3, [r3, #32]
 8007078:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800707a:	4313      	orrs	r3, r2
 800707c:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689a      	ldr	r2, [r3, #8]
 8007084:	4b48      	ldr	r3, [pc, #288]	@ (80071a8 <UART_SetConfig+0x34c>)
 8007086:	4013      	ands	r3, r2
 8007088:	697a      	ldr	r2, [r7, #20]
 800708a:	6812      	ldr	r2, [r2, #0]
 800708c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800708e:	430b      	orrs	r3, r1
 8007090:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007098:	f023 010f 	bic.w	r1, r3, #15
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	430a      	orrs	r2, r1
 80070a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a3f      	ldr	r2, [pc, #252]	@ (80071ac <UART_SetConfig+0x350>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	f040 8084 	bne.w	80071bc <UART_SetConfig+0x360>
 80070b4:	4b3e      	ldr	r3, [pc, #248]	@ (80071b0 <UART_SetConfig+0x354>)
 80070b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070bc:	2b28      	cmp	r3, #40	@ 0x28
 80070be:	d879      	bhi.n	80071b4 <UART_SetConfig+0x358>
 80070c0:	a201      	add	r2, pc, #4	@ (adr r2, 80070c8 <UART_SetConfig+0x26c>)
 80070c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c6:	bf00      	nop
 80070c8:	0800716d 	.word	0x0800716d
 80070cc:	080071b5 	.word	0x080071b5
 80070d0:	080071b5 	.word	0x080071b5
 80070d4:	080071b5 	.word	0x080071b5
 80070d8:	080071b5 	.word	0x080071b5
 80070dc:	080071b5 	.word	0x080071b5
 80070e0:	080071b5 	.word	0x080071b5
 80070e4:	080071b5 	.word	0x080071b5
 80070e8:	08007175 	.word	0x08007175
 80070ec:	080071b5 	.word	0x080071b5
 80070f0:	080071b5 	.word	0x080071b5
 80070f4:	080071b5 	.word	0x080071b5
 80070f8:	080071b5 	.word	0x080071b5
 80070fc:	080071b5 	.word	0x080071b5
 8007100:	080071b5 	.word	0x080071b5
 8007104:	080071b5 	.word	0x080071b5
 8007108:	0800717d 	.word	0x0800717d
 800710c:	080071b5 	.word	0x080071b5
 8007110:	080071b5 	.word	0x080071b5
 8007114:	080071b5 	.word	0x080071b5
 8007118:	080071b5 	.word	0x080071b5
 800711c:	080071b5 	.word	0x080071b5
 8007120:	080071b5 	.word	0x080071b5
 8007124:	080071b5 	.word	0x080071b5
 8007128:	08007185 	.word	0x08007185
 800712c:	080071b5 	.word	0x080071b5
 8007130:	080071b5 	.word	0x080071b5
 8007134:	080071b5 	.word	0x080071b5
 8007138:	080071b5 	.word	0x080071b5
 800713c:	080071b5 	.word	0x080071b5
 8007140:	080071b5 	.word	0x080071b5
 8007144:	080071b5 	.word	0x080071b5
 8007148:	0800718d 	.word	0x0800718d
 800714c:	080071b5 	.word	0x080071b5
 8007150:	080071b5 	.word	0x080071b5
 8007154:	080071b5 	.word	0x080071b5
 8007158:	080071b5 	.word	0x080071b5
 800715c:	080071b5 	.word	0x080071b5
 8007160:	080071b5 	.word	0x080071b5
 8007164:	080071b5 	.word	0x080071b5
 8007168:	08007195 	.word	0x08007195
 800716c:	2301      	movs	r3, #1
 800716e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007172:	e22a      	b.n	80075ca <UART_SetConfig+0x76e>
 8007174:	2304      	movs	r3, #4
 8007176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800717a:	e226      	b.n	80075ca <UART_SetConfig+0x76e>
 800717c:	2308      	movs	r3, #8
 800717e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007182:	e222      	b.n	80075ca <UART_SetConfig+0x76e>
 8007184:	2310      	movs	r3, #16
 8007186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800718a:	e21e      	b.n	80075ca <UART_SetConfig+0x76e>
 800718c:	2320      	movs	r3, #32
 800718e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007192:	e21a      	b.n	80075ca <UART_SetConfig+0x76e>
 8007194:	2340      	movs	r3, #64	@ 0x40
 8007196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800719a:	e216      	b.n	80075ca <UART_SetConfig+0x76e>
 800719c:	0800c978 	.word	0x0800c978
 80071a0:	cfff69f3 	.word	0xcfff69f3
 80071a4:	58000c00 	.word	0x58000c00
 80071a8:	11fff4ff 	.word	0x11fff4ff
 80071ac:	40011000 	.word	0x40011000
 80071b0:	58024400 	.word	0x58024400
 80071b4:	2380      	movs	r3, #128	@ 0x80
 80071b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ba:	e206      	b.n	80075ca <UART_SetConfig+0x76e>
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4ac3      	ldr	r2, [pc, #780]	@ (80074d0 <UART_SetConfig+0x674>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d130      	bne.n	8007228 <UART_SetConfig+0x3cc>
 80071c6:	4bc3      	ldr	r3, [pc, #780]	@ (80074d4 <UART_SetConfig+0x678>)
 80071c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ca:	f003 0307 	and.w	r3, r3, #7
 80071ce:	2b05      	cmp	r3, #5
 80071d0:	d826      	bhi.n	8007220 <UART_SetConfig+0x3c4>
 80071d2:	a201      	add	r2, pc, #4	@ (adr r2, 80071d8 <UART_SetConfig+0x37c>)
 80071d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d8:	080071f1 	.word	0x080071f1
 80071dc:	080071f9 	.word	0x080071f9
 80071e0:	08007201 	.word	0x08007201
 80071e4:	08007209 	.word	0x08007209
 80071e8:	08007211 	.word	0x08007211
 80071ec:	08007219 	.word	0x08007219
 80071f0:	2300      	movs	r3, #0
 80071f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071f6:	e1e8      	b.n	80075ca <UART_SetConfig+0x76e>
 80071f8:	2304      	movs	r3, #4
 80071fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071fe:	e1e4      	b.n	80075ca <UART_SetConfig+0x76e>
 8007200:	2308      	movs	r3, #8
 8007202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007206:	e1e0      	b.n	80075ca <UART_SetConfig+0x76e>
 8007208:	2310      	movs	r3, #16
 800720a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800720e:	e1dc      	b.n	80075ca <UART_SetConfig+0x76e>
 8007210:	2320      	movs	r3, #32
 8007212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007216:	e1d8      	b.n	80075ca <UART_SetConfig+0x76e>
 8007218:	2340      	movs	r3, #64	@ 0x40
 800721a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800721e:	e1d4      	b.n	80075ca <UART_SetConfig+0x76e>
 8007220:	2380      	movs	r3, #128	@ 0x80
 8007222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007226:	e1d0      	b.n	80075ca <UART_SetConfig+0x76e>
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4aaa      	ldr	r2, [pc, #680]	@ (80074d8 <UART_SetConfig+0x67c>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d130      	bne.n	8007294 <UART_SetConfig+0x438>
 8007232:	4ba8      	ldr	r3, [pc, #672]	@ (80074d4 <UART_SetConfig+0x678>)
 8007234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007236:	f003 0307 	and.w	r3, r3, #7
 800723a:	2b05      	cmp	r3, #5
 800723c:	d826      	bhi.n	800728c <UART_SetConfig+0x430>
 800723e:	a201      	add	r2, pc, #4	@ (adr r2, 8007244 <UART_SetConfig+0x3e8>)
 8007240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007244:	0800725d 	.word	0x0800725d
 8007248:	08007265 	.word	0x08007265
 800724c:	0800726d 	.word	0x0800726d
 8007250:	08007275 	.word	0x08007275
 8007254:	0800727d 	.word	0x0800727d
 8007258:	08007285 	.word	0x08007285
 800725c:	2300      	movs	r3, #0
 800725e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007262:	e1b2      	b.n	80075ca <UART_SetConfig+0x76e>
 8007264:	2304      	movs	r3, #4
 8007266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800726a:	e1ae      	b.n	80075ca <UART_SetConfig+0x76e>
 800726c:	2308      	movs	r3, #8
 800726e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007272:	e1aa      	b.n	80075ca <UART_SetConfig+0x76e>
 8007274:	2310      	movs	r3, #16
 8007276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800727a:	e1a6      	b.n	80075ca <UART_SetConfig+0x76e>
 800727c:	2320      	movs	r3, #32
 800727e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007282:	e1a2      	b.n	80075ca <UART_SetConfig+0x76e>
 8007284:	2340      	movs	r3, #64	@ 0x40
 8007286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800728a:	e19e      	b.n	80075ca <UART_SetConfig+0x76e>
 800728c:	2380      	movs	r3, #128	@ 0x80
 800728e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007292:	e19a      	b.n	80075ca <UART_SetConfig+0x76e>
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a90      	ldr	r2, [pc, #576]	@ (80074dc <UART_SetConfig+0x680>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d130      	bne.n	8007300 <UART_SetConfig+0x4a4>
 800729e:	4b8d      	ldr	r3, [pc, #564]	@ (80074d4 <UART_SetConfig+0x678>)
 80072a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072a2:	f003 0307 	and.w	r3, r3, #7
 80072a6:	2b05      	cmp	r3, #5
 80072a8:	d826      	bhi.n	80072f8 <UART_SetConfig+0x49c>
 80072aa:	a201      	add	r2, pc, #4	@ (adr r2, 80072b0 <UART_SetConfig+0x454>)
 80072ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b0:	080072c9 	.word	0x080072c9
 80072b4:	080072d1 	.word	0x080072d1
 80072b8:	080072d9 	.word	0x080072d9
 80072bc:	080072e1 	.word	0x080072e1
 80072c0:	080072e9 	.word	0x080072e9
 80072c4:	080072f1 	.word	0x080072f1
 80072c8:	2300      	movs	r3, #0
 80072ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ce:	e17c      	b.n	80075ca <UART_SetConfig+0x76e>
 80072d0:	2304      	movs	r3, #4
 80072d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072d6:	e178      	b.n	80075ca <UART_SetConfig+0x76e>
 80072d8:	2308      	movs	r3, #8
 80072da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072de:	e174      	b.n	80075ca <UART_SetConfig+0x76e>
 80072e0:	2310      	movs	r3, #16
 80072e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072e6:	e170      	b.n	80075ca <UART_SetConfig+0x76e>
 80072e8:	2320      	movs	r3, #32
 80072ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ee:	e16c      	b.n	80075ca <UART_SetConfig+0x76e>
 80072f0:	2340      	movs	r3, #64	@ 0x40
 80072f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072f6:	e168      	b.n	80075ca <UART_SetConfig+0x76e>
 80072f8:	2380      	movs	r3, #128	@ 0x80
 80072fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072fe:	e164      	b.n	80075ca <UART_SetConfig+0x76e>
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a76      	ldr	r2, [pc, #472]	@ (80074e0 <UART_SetConfig+0x684>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d130      	bne.n	800736c <UART_SetConfig+0x510>
 800730a:	4b72      	ldr	r3, [pc, #456]	@ (80074d4 <UART_SetConfig+0x678>)
 800730c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800730e:	f003 0307 	and.w	r3, r3, #7
 8007312:	2b05      	cmp	r3, #5
 8007314:	d826      	bhi.n	8007364 <UART_SetConfig+0x508>
 8007316:	a201      	add	r2, pc, #4	@ (adr r2, 800731c <UART_SetConfig+0x4c0>)
 8007318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800731c:	08007335 	.word	0x08007335
 8007320:	0800733d 	.word	0x0800733d
 8007324:	08007345 	.word	0x08007345
 8007328:	0800734d 	.word	0x0800734d
 800732c:	08007355 	.word	0x08007355
 8007330:	0800735d 	.word	0x0800735d
 8007334:	2300      	movs	r3, #0
 8007336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733a:	e146      	b.n	80075ca <UART_SetConfig+0x76e>
 800733c:	2304      	movs	r3, #4
 800733e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007342:	e142      	b.n	80075ca <UART_SetConfig+0x76e>
 8007344:	2308      	movs	r3, #8
 8007346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800734a:	e13e      	b.n	80075ca <UART_SetConfig+0x76e>
 800734c:	2310      	movs	r3, #16
 800734e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007352:	e13a      	b.n	80075ca <UART_SetConfig+0x76e>
 8007354:	2320      	movs	r3, #32
 8007356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800735a:	e136      	b.n	80075ca <UART_SetConfig+0x76e>
 800735c:	2340      	movs	r3, #64	@ 0x40
 800735e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007362:	e132      	b.n	80075ca <UART_SetConfig+0x76e>
 8007364:	2380      	movs	r3, #128	@ 0x80
 8007366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800736a:	e12e      	b.n	80075ca <UART_SetConfig+0x76e>
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a5c      	ldr	r2, [pc, #368]	@ (80074e4 <UART_SetConfig+0x688>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d176      	bne.n	8007464 <UART_SetConfig+0x608>
 8007376:	4b57      	ldr	r3, [pc, #348]	@ (80074d4 <UART_SetConfig+0x678>)
 8007378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800737a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800737e:	2b28      	cmp	r3, #40	@ 0x28
 8007380:	d86c      	bhi.n	800745c <UART_SetConfig+0x600>
 8007382:	a201      	add	r2, pc, #4	@ (adr r2, 8007388 <UART_SetConfig+0x52c>)
 8007384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007388:	0800742d 	.word	0x0800742d
 800738c:	0800745d 	.word	0x0800745d
 8007390:	0800745d 	.word	0x0800745d
 8007394:	0800745d 	.word	0x0800745d
 8007398:	0800745d 	.word	0x0800745d
 800739c:	0800745d 	.word	0x0800745d
 80073a0:	0800745d 	.word	0x0800745d
 80073a4:	0800745d 	.word	0x0800745d
 80073a8:	08007435 	.word	0x08007435
 80073ac:	0800745d 	.word	0x0800745d
 80073b0:	0800745d 	.word	0x0800745d
 80073b4:	0800745d 	.word	0x0800745d
 80073b8:	0800745d 	.word	0x0800745d
 80073bc:	0800745d 	.word	0x0800745d
 80073c0:	0800745d 	.word	0x0800745d
 80073c4:	0800745d 	.word	0x0800745d
 80073c8:	0800743d 	.word	0x0800743d
 80073cc:	0800745d 	.word	0x0800745d
 80073d0:	0800745d 	.word	0x0800745d
 80073d4:	0800745d 	.word	0x0800745d
 80073d8:	0800745d 	.word	0x0800745d
 80073dc:	0800745d 	.word	0x0800745d
 80073e0:	0800745d 	.word	0x0800745d
 80073e4:	0800745d 	.word	0x0800745d
 80073e8:	08007445 	.word	0x08007445
 80073ec:	0800745d 	.word	0x0800745d
 80073f0:	0800745d 	.word	0x0800745d
 80073f4:	0800745d 	.word	0x0800745d
 80073f8:	0800745d 	.word	0x0800745d
 80073fc:	0800745d 	.word	0x0800745d
 8007400:	0800745d 	.word	0x0800745d
 8007404:	0800745d 	.word	0x0800745d
 8007408:	0800744d 	.word	0x0800744d
 800740c:	0800745d 	.word	0x0800745d
 8007410:	0800745d 	.word	0x0800745d
 8007414:	0800745d 	.word	0x0800745d
 8007418:	0800745d 	.word	0x0800745d
 800741c:	0800745d 	.word	0x0800745d
 8007420:	0800745d 	.word	0x0800745d
 8007424:	0800745d 	.word	0x0800745d
 8007428:	08007455 	.word	0x08007455
 800742c:	2301      	movs	r3, #1
 800742e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007432:	e0ca      	b.n	80075ca <UART_SetConfig+0x76e>
 8007434:	2304      	movs	r3, #4
 8007436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800743a:	e0c6      	b.n	80075ca <UART_SetConfig+0x76e>
 800743c:	2308      	movs	r3, #8
 800743e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007442:	e0c2      	b.n	80075ca <UART_SetConfig+0x76e>
 8007444:	2310      	movs	r3, #16
 8007446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800744a:	e0be      	b.n	80075ca <UART_SetConfig+0x76e>
 800744c:	2320      	movs	r3, #32
 800744e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007452:	e0ba      	b.n	80075ca <UART_SetConfig+0x76e>
 8007454:	2340      	movs	r3, #64	@ 0x40
 8007456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800745a:	e0b6      	b.n	80075ca <UART_SetConfig+0x76e>
 800745c:	2380      	movs	r3, #128	@ 0x80
 800745e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007462:	e0b2      	b.n	80075ca <UART_SetConfig+0x76e>
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a1f      	ldr	r2, [pc, #124]	@ (80074e8 <UART_SetConfig+0x68c>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d13e      	bne.n	80074ec <UART_SetConfig+0x690>
 800746e:	4b19      	ldr	r3, [pc, #100]	@ (80074d4 <UART_SetConfig+0x678>)
 8007470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007472:	f003 0307 	and.w	r3, r3, #7
 8007476:	2b05      	cmp	r3, #5
 8007478:	d826      	bhi.n	80074c8 <UART_SetConfig+0x66c>
 800747a:	a201      	add	r2, pc, #4	@ (adr r2, 8007480 <UART_SetConfig+0x624>)
 800747c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007480:	08007499 	.word	0x08007499
 8007484:	080074a1 	.word	0x080074a1
 8007488:	080074a9 	.word	0x080074a9
 800748c:	080074b1 	.word	0x080074b1
 8007490:	080074b9 	.word	0x080074b9
 8007494:	080074c1 	.word	0x080074c1
 8007498:	2300      	movs	r3, #0
 800749a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800749e:	e094      	b.n	80075ca <UART_SetConfig+0x76e>
 80074a0:	2304      	movs	r3, #4
 80074a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074a6:	e090      	b.n	80075ca <UART_SetConfig+0x76e>
 80074a8:	2308      	movs	r3, #8
 80074aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ae:	e08c      	b.n	80075ca <UART_SetConfig+0x76e>
 80074b0:	2310      	movs	r3, #16
 80074b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074b6:	e088      	b.n	80075ca <UART_SetConfig+0x76e>
 80074b8:	2320      	movs	r3, #32
 80074ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074be:	e084      	b.n	80075ca <UART_SetConfig+0x76e>
 80074c0:	2340      	movs	r3, #64	@ 0x40
 80074c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074c6:	e080      	b.n	80075ca <UART_SetConfig+0x76e>
 80074c8:	2380      	movs	r3, #128	@ 0x80
 80074ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ce:	e07c      	b.n	80075ca <UART_SetConfig+0x76e>
 80074d0:	40004400 	.word	0x40004400
 80074d4:	58024400 	.word	0x58024400
 80074d8:	40004800 	.word	0x40004800
 80074dc:	40004c00 	.word	0x40004c00
 80074e0:	40005000 	.word	0x40005000
 80074e4:	40011400 	.word	0x40011400
 80074e8:	40007800 	.word	0x40007800
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4aae      	ldr	r2, [pc, #696]	@ (80077ac <UART_SetConfig+0x950>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d130      	bne.n	8007558 <UART_SetConfig+0x6fc>
 80074f6:	4bae      	ldr	r3, [pc, #696]	@ (80077b0 <UART_SetConfig+0x954>)
 80074f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074fa:	f003 0307 	and.w	r3, r3, #7
 80074fe:	2b05      	cmp	r3, #5
 8007500:	d826      	bhi.n	8007550 <UART_SetConfig+0x6f4>
 8007502:	a201      	add	r2, pc, #4	@ (adr r2, 8007508 <UART_SetConfig+0x6ac>)
 8007504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007508:	08007521 	.word	0x08007521
 800750c:	08007529 	.word	0x08007529
 8007510:	08007531 	.word	0x08007531
 8007514:	08007539 	.word	0x08007539
 8007518:	08007541 	.word	0x08007541
 800751c:	08007549 	.word	0x08007549
 8007520:	2300      	movs	r3, #0
 8007522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007526:	e050      	b.n	80075ca <UART_SetConfig+0x76e>
 8007528:	2304      	movs	r3, #4
 800752a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800752e:	e04c      	b.n	80075ca <UART_SetConfig+0x76e>
 8007530:	2308      	movs	r3, #8
 8007532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007536:	e048      	b.n	80075ca <UART_SetConfig+0x76e>
 8007538:	2310      	movs	r3, #16
 800753a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800753e:	e044      	b.n	80075ca <UART_SetConfig+0x76e>
 8007540:	2320      	movs	r3, #32
 8007542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007546:	e040      	b.n	80075ca <UART_SetConfig+0x76e>
 8007548:	2340      	movs	r3, #64	@ 0x40
 800754a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800754e:	e03c      	b.n	80075ca <UART_SetConfig+0x76e>
 8007550:	2380      	movs	r3, #128	@ 0x80
 8007552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007556:	e038      	b.n	80075ca <UART_SetConfig+0x76e>
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a95      	ldr	r2, [pc, #596]	@ (80077b4 <UART_SetConfig+0x958>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d130      	bne.n	80075c4 <UART_SetConfig+0x768>
 8007562:	4b93      	ldr	r3, [pc, #588]	@ (80077b0 <UART_SetConfig+0x954>)
 8007564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007566:	f003 0307 	and.w	r3, r3, #7
 800756a:	2b05      	cmp	r3, #5
 800756c:	d826      	bhi.n	80075bc <UART_SetConfig+0x760>
 800756e:	a201      	add	r2, pc, #4	@ (adr r2, 8007574 <UART_SetConfig+0x718>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	0800758d 	.word	0x0800758d
 8007578:	08007595 	.word	0x08007595
 800757c:	0800759d 	.word	0x0800759d
 8007580:	080075a5 	.word	0x080075a5
 8007584:	080075ad 	.word	0x080075ad
 8007588:	080075b5 	.word	0x080075b5
 800758c:	2302      	movs	r3, #2
 800758e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007592:	e01a      	b.n	80075ca <UART_SetConfig+0x76e>
 8007594:	2304      	movs	r3, #4
 8007596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800759a:	e016      	b.n	80075ca <UART_SetConfig+0x76e>
 800759c:	2308      	movs	r3, #8
 800759e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075a2:	e012      	b.n	80075ca <UART_SetConfig+0x76e>
 80075a4:	2310      	movs	r3, #16
 80075a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075aa:	e00e      	b.n	80075ca <UART_SetConfig+0x76e>
 80075ac:	2320      	movs	r3, #32
 80075ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075b2:	e00a      	b.n	80075ca <UART_SetConfig+0x76e>
 80075b4:	2340      	movs	r3, #64	@ 0x40
 80075b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ba:	e006      	b.n	80075ca <UART_SetConfig+0x76e>
 80075bc:	2380      	movs	r3, #128	@ 0x80
 80075be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075c2:	e002      	b.n	80075ca <UART_SetConfig+0x76e>
 80075c4:	2380      	movs	r3, #128	@ 0x80
 80075c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a79      	ldr	r2, [pc, #484]	@ (80077b4 <UART_SetConfig+0x958>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	f040 80f7 	bne.w	80077c4 <UART_SetConfig+0x968>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80075da:	2b20      	cmp	r3, #32
 80075dc:	dc46      	bgt.n	800766c <UART_SetConfig+0x810>
 80075de:	2b02      	cmp	r3, #2
 80075e0:	db75      	blt.n	80076ce <UART_SetConfig+0x872>
 80075e2:	3b02      	subs	r3, #2
 80075e4:	2b1e      	cmp	r3, #30
 80075e6:	d872      	bhi.n	80076ce <UART_SetConfig+0x872>
 80075e8:	a201      	add	r2, pc, #4	@ (adr r2, 80075f0 <UART_SetConfig+0x794>)
 80075ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ee:	bf00      	nop
 80075f0:	08007673 	.word	0x08007673
 80075f4:	080076cf 	.word	0x080076cf
 80075f8:	0800767b 	.word	0x0800767b
 80075fc:	080076cf 	.word	0x080076cf
 8007600:	080076cf 	.word	0x080076cf
 8007604:	080076cf 	.word	0x080076cf
 8007608:	0800768b 	.word	0x0800768b
 800760c:	080076cf 	.word	0x080076cf
 8007610:	080076cf 	.word	0x080076cf
 8007614:	080076cf 	.word	0x080076cf
 8007618:	080076cf 	.word	0x080076cf
 800761c:	080076cf 	.word	0x080076cf
 8007620:	080076cf 	.word	0x080076cf
 8007624:	080076cf 	.word	0x080076cf
 8007628:	0800769b 	.word	0x0800769b
 800762c:	080076cf 	.word	0x080076cf
 8007630:	080076cf 	.word	0x080076cf
 8007634:	080076cf 	.word	0x080076cf
 8007638:	080076cf 	.word	0x080076cf
 800763c:	080076cf 	.word	0x080076cf
 8007640:	080076cf 	.word	0x080076cf
 8007644:	080076cf 	.word	0x080076cf
 8007648:	080076cf 	.word	0x080076cf
 800764c:	080076cf 	.word	0x080076cf
 8007650:	080076cf 	.word	0x080076cf
 8007654:	080076cf 	.word	0x080076cf
 8007658:	080076cf 	.word	0x080076cf
 800765c:	080076cf 	.word	0x080076cf
 8007660:	080076cf 	.word	0x080076cf
 8007664:	080076cf 	.word	0x080076cf
 8007668:	080076c1 	.word	0x080076c1
 800766c:	2b40      	cmp	r3, #64	@ 0x40
 800766e:	d02a      	beq.n	80076c6 <UART_SetConfig+0x86a>
 8007670:	e02d      	b.n	80076ce <UART_SetConfig+0x872>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007672:	f7fe fcc9 	bl	8006008 <HAL_RCCEx_GetD3PCLK1Freq>
 8007676:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007678:	e02f      	b.n	80076da <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800767a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800767e:	4618      	mov	r0, r3
 8007680:	f7fe fcd8 	bl	8006034 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007688:	e027      	b.n	80076da <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800768a:	f107 0318 	add.w	r3, r7, #24
 800768e:	4618      	mov	r0, r3
 8007690:	f7fe fe24 	bl	80062dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007698:	e01f      	b.n	80076da <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800769a:	4b45      	ldr	r3, [pc, #276]	@ (80077b0 <UART_SetConfig+0x954>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 0320 	and.w	r3, r3, #32
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d009      	beq.n	80076ba <UART_SetConfig+0x85e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80076a6:	4b42      	ldr	r3, [pc, #264]	@ (80077b0 <UART_SetConfig+0x954>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	08db      	lsrs	r3, r3, #3
 80076ac:	f003 0303 	and.w	r3, r3, #3
 80076b0:	4a41      	ldr	r2, [pc, #260]	@ (80077b8 <UART_SetConfig+0x95c>)
 80076b2:	fa22 f303 	lsr.w	r3, r2, r3
 80076b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80076b8:	e00f      	b.n	80076da <UART_SetConfig+0x87e>
          pclk = (uint32_t) HSI_VALUE;
 80076ba:	4b3f      	ldr	r3, [pc, #252]	@ (80077b8 <UART_SetConfig+0x95c>)
 80076bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076be:	e00c      	b.n	80076da <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80076c0:	4b3e      	ldr	r3, [pc, #248]	@ (80077bc <UART_SetConfig+0x960>)
 80076c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076c4:	e009      	b.n	80076da <UART_SetConfig+0x87e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076cc:	e005      	b.n	80076da <UART_SetConfig+0x87e>
      default:
        pclk = 0U;
 80076ce:	2300      	movs	r3, #0
 80076d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80076d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80076da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076dc:	2b00      	cmp	r3, #0
 80076de:	f000 81e3 	beq.w	8007aa8 <UART_SetConfig+0xc4c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e6:	4a36      	ldr	r2, [pc, #216]	@ (80077c0 <UART_SetConfig+0x964>)
 80076e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076ec:	461a      	mov	r2, r3
 80076ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80076f4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	4613      	mov	r3, r2
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	4413      	add	r3, r2
 8007700:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007702:	429a      	cmp	r2, r3
 8007704:	d305      	bcc.n	8007712 <UART_SetConfig+0x8b6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800770c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800770e:	429a      	cmp	r2, r3
 8007710:	d903      	bls.n	800771a <UART_SetConfig+0x8be>
      {
        ret = HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007718:	e1c6      	b.n	8007aa8 <UART_SetConfig+0xc4c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800771a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800771c:	2200      	movs	r2, #0
 800771e:	60bb      	str	r3, [r7, #8]
 8007720:	60fa      	str	r2, [r7, #12]
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007726:	4a26      	ldr	r2, [pc, #152]	@ (80077c0 <UART_SetConfig+0x964>)
 8007728:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800772c:	b29b      	uxth	r3, r3
 800772e:	2200      	movs	r2, #0
 8007730:	603b      	str	r3, [r7, #0]
 8007732:	607a      	str	r2, [r7, #4]
 8007734:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007738:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800773c:	f7f8 fdcc 	bl	80002d8 <__aeabi_uldivmod>
 8007740:	4602      	mov	r2, r0
 8007742:	460b      	mov	r3, r1
 8007744:	4610      	mov	r0, r2
 8007746:	4619      	mov	r1, r3
 8007748:	f04f 0200 	mov.w	r2, #0
 800774c:	f04f 0300 	mov.w	r3, #0
 8007750:	020b      	lsls	r3, r1, #8
 8007752:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007756:	0202      	lsls	r2, r0, #8
 8007758:	6979      	ldr	r1, [r7, #20]
 800775a:	6849      	ldr	r1, [r1, #4]
 800775c:	0849      	lsrs	r1, r1, #1
 800775e:	2000      	movs	r0, #0
 8007760:	460c      	mov	r4, r1
 8007762:	4605      	mov	r5, r0
 8007764:	eb12 0804 	adds.w	r8, r2, r4
 8007768:	eb43 0905 	adc.w	r9, r3, r5
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	469a      	mov	sl, r3
 8007774:	4693      	mov	fp, r2
 8007776:	4652      	mov	r2, sl
 8007778:	465b      	mov	r3, fp
 800777a:	4640      	mov	r0, r8
 800777c:	4649      	mov	r1, r9
 800777e:	f7f8 fdab 	bl	80002d8 <__aeabi_uldivmod>
 8007782:	4602      	mov	r2, r0
 8007784:	460b      	mov	r3, r1
 8007786:	4613      	mov	r3, r2
 8007788:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800778a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800778c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007790:	d308      	bcc.n	80077a4 <UART_SetConfig+0x948>
 8007792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007794:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007798:	d204      	bcs.n	80077a4 <UART_SetConfig+0x948>
        {
          huart->Instance->BRR = usartdiv;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077a0:	60da      	str	r2, [r3, #12]
 80077a2:	e181      	b.n	8007aa8 <UART_SetConfig+0xc4c>
        }
        else
        {
          ret = HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80077aa:	e17d      	b.n	8007aa8 <UART_SetConfig+0xc4c>
 80077ac:	40007c00 	.word	0x40007c00
 80077b0:	58024400 	.word	0x58024400
 80077b4:	58000c00 	.word	0x58000c00
 80077b8:	03d09000 	.word	0x03d09000
 80077bc:	003d0900 	.word	0x003d0900
 80077c0:	0800ca48 	.word	0x0800ca48
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	69db      	ldr	r3, [r3, #28]
 80077c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077cc:	f040 80be 	bne.w	800794c <UART_SetConfig+0xaf0>
  {
    switch (clocksource)
 80077d0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80077d4:	2b20      	cmp	r3, #32
 80077d6:	dc49      	bgt.n	800786c <UART_SetConfig+0xa10>
 80077d8:	2b00      	cmp	r3, #0
 80077da:	db7c      	blt.n	80078d6 <UART_SetConfig+0xa7a>
 80077dc:	2b20      	cmp	r3, #32
 80077de:	d87a      	bhi.n	80078d6 <UART_SetConfig+0xa7a>
 80077e0:	a201      	add	r2, pc, #4	@ (adr r2, 80077e8 <UART_SetConfig+0x98c>)
 80077e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e6:	bf00      	nop
 80077e8:	08007873 	.word	0x08007873
 80077ec:	0800787b 	.word	0x0800787b
 80077f0:	080078d7 	.word	0x080078d7
 80077f4:	080078d7 	.word	0x080078d7
 80077f8:	08007883 	.word	0x08007883
 80077fc:	080078d7 	.word	0x080078d7
 8007800:	080078d7 	.word	0x080078d7
 8007804:	080078d7 	.word	0x080078d7
 8007808:	08007893 	.word	0x08007893
 800780c:	080078d7 	.word	0x080078d7
 8007810:	080078d7 	.word	0x080078d7
 8007814:	080078d7 	.word	0x080078d7
 8007818:	080078d7 	.word	0x080078d7
 800781c:	080078d7 	.word	0x080078d7
 8007820:	080078d7 	.word	0x080078d7
 8007824:	080078d7 	.word	0x080078d7
 8007828:	080078a3 	.word	0x080078a3
 800782c:	080078d7 	.word	0x080078d7
 8007830:	080078d7 	.word	0x080078d7
 8007834:	080078d7 	.word	0x080078d7
 8007838:	080078d7 	.word	0x080078d7
 800783c:	080078d7 	.word	0x080078d7
 8007840:	080078d7 	.word	0x080078d7
 8007844:	080078d7 	.word	0x080078d7
 8007848:	080078d7 	.word	0x080078d7
 800784c:	080078d7 	.word	0x080078d7
 8007850:	080078d7 	.word	0x080078d7
 8007854:	080078d7 	.word	0x080078d7
 8007858:	080078d7 	.word	0x080078d7
 800785c:	080078d7 	.word	0x080078d7
 8007860:	080078d7 	.word	0x080078d7
 8007864:	080078d7 	.word	0x080078d7
 8007868:	080078c9 	.word	0x080078c9
 800786c:	2b40      	cmp	r3, #64	@ 0x40
 800786e:	d02e      	beq.n	80078ce <UART_SetConfig+0xa72>
 8007870:	e031      	b.n	80078d6 <UART_SetConfig+0xa7a>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007872:	f7fc fe6d 	bl	8004550 <HAL_RCC_GetPCLK1Freq>
 8007876:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007878:	e033      	b.n	80078e2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800787a:	f7fc fe7f 	bl	800457c <HAL_RCC_GetPCLK2Freq>
 800787e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007880:	e02f      	b.n	80078e2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007886:	4618      	mov	r0, r3
 8007888:	f7fe fbd4 	bl	8006034 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800788c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007890:	e027      	b.n	80078e2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007892:	f107 0318 	add.w	r3, r7, #24
 8007896:	4618      	mov	r0, r3
 8007898:	f7fe fd20 	bl	80062dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078a0:	e01f      	b.n	80078e2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078a2:	4b8c      	ldr	r3, [pc, #560]	@ (8007ad4 <UART_SetConfig+0xc78>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0320 	and.w	r3, r3, #32
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d009      	beq.n	80078c2 <UART_SetConfig+0xa66>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80078ae:	4b89      	ldr	r3, [pc, #548]	@ (8007ad4 <UART_SetConfig+0xc78>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	08db      	lsrs	r3, r3, #3
 80078b4:	f003 0303 	and.w	r3, r3, #3
 80078b8:	4a87      	ldr	r2, [pc, #540]	@ (8007ad8 <UART_SetConfig+0xc7c>)
 80078ba:	fa22 f303 	lsr.w	r3, r2, r3
 80078be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80078c0:	e00f      	b.n	80078e2 <UART_SetConfig+0xa86>
          pclk = (uint32_t) HSI_VALUE;
 80078c2:	4b85      	ldr	r3, [pc, #532]	@ (8007ad8 <UART_SetConfig+0xc7c>)
 80078c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078c6:	e00c      	b.n	80078e2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80078c8:	4b84      	ldr	r3, [pc, #528]	@ (8007adc <UART_SetConfig+0xc80>)
 80078ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078cc:	e009      	b.n	80078e2 <UART_SetConfig+0xa86>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078d4:	e005      	b.n	80078e2 <UART_SetConfig+0xa86>
      default:
        pclk = 0U;
 80078d6:	2300      	movs	r3, #0
 80078d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80078e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80078e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f000 80df 	beq.w	8007aa8 <UART_SetConfig+0xc4c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ee:	4a7c      	ldr	r2, [pc, #496]	@ (8007ae0 <UART_SetConfig+0xc84>)
 80078f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078f4:	461a      	mov	r2, r3
 80078f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80078fc:	005a      	lsls	r2, r3, #1
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	085b      	lsrs	r3, r3, #1
 8007904:	441a      	add	r2, r3
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	fbb2 f3f3 	udiv	r3, r2, r3
 800790e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007912:	2b0f      	cmp	r3, #15
 8007914:	d916      	bls.n	8007944 <UART_SetConfig+0xae8>
 8007916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007918:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800791c:	d212      	bcs.n	8007944 <UART_SetConfig+0xae8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800791e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007920:	b29b      	uxth	r3, r3
 8007922:	f023 030f 	bic.w	r3, r3, #15
 8007926:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800792a:	085b      	lsrs	r3, r3, #1
 800792c:	b29b      	uxth	r3, r3
 800792e:	f003 0307 	and.w	r3, r3, #7
 8007932:	b29a      	uxth	r2, r3
 8007934:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007936:	4313      	orrs	r3, r2
 8007938:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007940:	60da      	str	r2, [r3, #12]
 8007942:	e0b1      	b.n	8007aa8 <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800794a:	e0ad      	b.n	8007aa8 <UART_SetConfig+0xc4c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800794c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007950:	2b20      	cmp	r3, #32
 8007952:	dc49      	bgt.n	80079e8 <UART_SetConfig+0xb8c>
 8007954:	2b00      	cmp	r3, #0
 8007956:	db7c      	blt.n	8007a52 <UART_SetConfig+0xbf6>
 8007958:	2b20      	cmp	r3, #32
 800795a:	d87a      	bhi.n	8007a52 <UART_SetConfig+0xbf6>
 800795c:	a201      	add	r2, pc, #4	@ (adr r2, 8007964 <UART_SetConfig+0xb08>)
 800795e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007962:	bf00      	nop
 8007964:	080079ef 	.word	0x080079ef
 8007968:	080079f7 	.word	0x080079f7
 800796c:	08007a53 	.word	0x08007a53
 8007970:	08007a53 	.word	0x08007a53
 8007974:	080079ff 	.word	0x080079ff
 8007978:	08007a53 	.word	0x08007a53
 800797c:	08007a53 	.word	0x08007a53
 8007980:	08007a53 	.word	0x08007a53
 8007984:	08007a0f 	.word	0x08007a0f
 8007988:	08007a53 	.word	0x08007a53
 800798c:	08007a53 	.word	0x08007a53
 8007990:	08007a53 	.word	0x08007a53
 8007994:	08007a53 	.word	0x08007a53
 8007998:	08007a53 	.word	0x08007a53
 800799c:	08007a53 	.word	0x08007a53
 80079a0:	08007a53 	.word	0x08007a53
 80079a4:	08007a1f 	.word	0x08007a1f
 80079a8:	08007a53 	.word	0x08007a53
 80079ac:	08007a53 	.word	0x08007a53
 80079b0:	08007a53 	.word	0x08007a53
 80079b4:	08007a53 	.word	0x08007a53
 80079b8:	08007a53 	.word	0x08007a53
 80079bc:	08007a53 	.word	0x08007a53
 80079c0:	08007a53 	.word	0x08007a53
 80079c4:	08007a53 	.word	0x08007a53
 80079c8:	08007a53 	.word	0x08007a53
 80079cc:	08007a53 	.word	0x08007a53
 80079d0:	08007a53 	.word	0x08007a53
 80079d4:	08007a53 	.word	0x08007a53
 80079d8:	08007a53 	.word	0x08007a53
 80079dc:	08007a53 	.word	0x08007a53
 80079e0:	08007a53 	.word	0x08007a53
 80079e4:	08007a45 	.word	0x08007a45
 80079e8:	2b40      	cmp	r3, #64	@ 0x40
 80079ea:	d02e      	beq.n	8007a4a <UART_SetConfig+0xbee>
 80079ec:	e031      	b.n	8007a52 <UART_SetConfig+0xbf6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079ee:	f7fc fdaf 	bl	8004550 <HAL_RCC_GetPCLK1Freq>
 80079f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80079f4:	e033      	b.n	8007a5e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079f6:	f7fc fdc1 	bl	800457c <HAL_RCC_GetPCLK2Freq>
 80079fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80079fc:	e02f      	b.n	8007a5e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a02:	4618      	mov	r0, r3
 8007a04:	f7fe fb16 	bl	8006034 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a0c:	e027      	b.n	8007a5e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a0e:	f107 0318 	add.w	r3, r7, #24
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7fe fc62 	bl	80062dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a1c:	e01f      	b.n	8007a5e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a1e:	4b2d      	ldr	r3, [pc, #180]	@ (8007ad4 <UART_SetConfig+0xc78>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0320 	and.w	r3, r3, #32
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d009      	beq.n	8007a3e <UART_SetConfig+0xbe2>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ad4 <UART_SetConfig+0xc78>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	08db      	lsrs	r3, r3, #3
 8007a30:	f003 0303 	and.w	r3, r3, #3
 8007a34:	4a28      	ldr	r2, [pc, #160]	@ (8007ad8 <UART_SetConfig+0xc7c>)
 8007a36:	fa22 f303 	lsr.w	r3, r2, r3
 8007a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007a3c:	e00f      	b.n	8007a5e <UART_SetConfig+0xc02>
          pclk = (uint32_t) HSI_VALUE;
 8007a3e:	4b26      	ldr	r3, [pc, #152]	@ (8007ad8 <UART_SetConfig+0xc7c>)
 8007a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a42:	e00c      	b.n	8007a5e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007a44:	4b25      	ldr	r3, [pc, #148]	@ (8007adc <UART_SetConfig+0xc80>)
 8007a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a48:	e009      	b.n	8007a5e <UART_SetConfig+0xc02>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a50:	e005      	b.n	8007a5e <UART_SetConfig+0xc02>
      default:
        pclk = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007a5c:	bf00      	nop
    }

    if (pclk != 0U)
 8007a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d021      	beq.n	8007aa8 <UART_SetConfig+0xc4c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a68:	4a1d      	ldr	r2, [pc, #116]	@ (8007ae0 <UART_SetConfig+0xc84>)
 8007a6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a6e:	461a      	mov	r2, r3
 8007a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a72:	fbb3 f2f2 	udiv	r2, r3, r2
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	085b      	lsrs	r3, r3, #1
 8007a7c:	441a      	add	r2, r3
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a86:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a8a:	2b0f      	cmp	r3, #15
 8007a8c:	d909      	bls.n	8007aa2 <UART_SetConfig+0xc46>
 8007a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a94:	d205      	bcs.n	8007aa2 <UART_SetConfig+0xc46>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	60da      	str	r2, [r3, #12]
 8007aa0:	e002      	b.n	8007aa8 <UART_SetConfig+0xc4c>
      }
      else
      {
        ret = HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	2200      	movs	r2, #0
 8007abc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007ac4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3748      	adds	r7, #72	@ 0x48
 8007acc:	46bd      	mov	sp, r7
 8007ace:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ad2:	bf00      	nop
 8007ad4:	58024400 	.word	0x58024400
 8007ad8:	03d09000 	.word	0x03d09000
 8007adc:	003d0900 	.word	0x003d0900
 8007ae0:	0800ca48 	.word	0x0800ca48

08007ae4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af0:	2bff      	cmp	r3, #255	@ 0xff
 8007af2:	d904      	bls.n	8007afe <UART_AdvFeatureConfig+0x1a>
 8007af4:	f44f 614e 	mov.w	r1, #3296	@ 0xce0
 8007af8:	4893      	ldr	r0, [pc, #588]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007afa:	f7f8 feb1 	bl	8000860 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b02:	f003 0308 	and.w	r3, r3, #8
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d018      	beq.n	8007b3c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d009      	beq.n	8007b26 <UART_AdvFeatureConfig+0x42>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b1a:	d004      	beq.n	8007b26 <UART_AdvFeatureConfig+0x42>
 8007b1c:	f640 41e5 	movw	r1, #3301	@ 0xce5
 8007b20:	4889      	ldr	r0, [pc, #548]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007b22:	f7f8 fe9d 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	430a      	orrs	r2, r1
 8007b3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d018      	beq.n	8007b7a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d009      	beq.n	8007b64 <UART_AdvFeatureConfig+0x80>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b58:	d004      	beq.n	8007b64 <UART_AdvFeatureConfig+0x80>
 8007b5a:	f640 41ec 	movw	r1, #3308	@ 0xcec
 8007b5e:	487a      	ldr	r0, [pc, #488]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007b60:	f7f8 fe7e 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	430a      	orrs	r2, r1
 8007b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b7e:	f003 0302 	and.w	r3, r3, #2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d018      	beq.n	8007bb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d009      	beq.n	8007ba2 <UART_AdvFeatureConfig+0xbe>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b96:	d004      	beq.n	8007ba2 <UART_AdvFeatureConfig+0xbe>
 8007b98:	f640 41f3 	movw	r1, #3315	@ 0xcf3
 8007b9c:	486a      	ldr	r0, [pc, #424]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007b9e:	f7f8 fe5f 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bbc:	f003 0304 	and.w	r3, r3, #4
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d018      	beq.n	8007bf6 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d009      	beq.n	8007be0 <UART_AdvFeatureConfig+0xfc>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007bd4:	d004      	beq.n	8007be0 <UART_AdvFeatureConfig+0xfc>
 8007bd6:	f640 41fa 	movw	r1, #3322	@ 0xcfa
 8007bda:	485b      	ldr	r0, [pc, #364]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007bdc:	f7f8 fe40 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bfa:	f003 0310 	and.w	r3, r3, #16
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d018      	beq.n	8007c34 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d009      	beq.n	8007c1e <UART_AdvFeatureConfig+0x13a>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c12:	d004      	beq.n	8007c1e <UART_AdvFeatureConfig+0x13a>
 8007c14:	f640 5101 	movw	r1, #3329	@ 0xd01
 8007c18:	484b      	ldr	r0, [pc, #300]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007c1a:	f7f8 fe21 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	430a      	orrs	r2, r1
 8007c32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c38:	f003 0320 	and.w	r3, r3, #32
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d018      	beq.n	8007c72 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d009      	beq.n	8007c5c <UART_AdvFeatureConfig+0x178>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c50:	d004      	beq.n	8007c5c <UART_AdvFeatureConfig+0x178>
 8007c52:	f640 5108 	movw	r1, #3336	@ 0xd08
 8007c56:	483c      	ldr	r0, [pc, #240]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007c58:	f7f8 fe02 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	430a      	orrs	r2, r1
 8007c70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f000 8081 	beq.w	8007d82 <UART_AdvFeatureConfig+0x29e>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a31      	ldr	r2, [pc, #196]	@ (8007d4c <UART_AdvFeatureConfig+0x268>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d027      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a30      	ldr	r2, [pc, #192]	@ (8007d50 <UART_AdvFeatureConfig+0x26c>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d022      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a2e      	ldr	r2, [pc, #184]	@ (8007d54 <UART_AdvFeatureConfig+0x270>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d01d      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a2d      	ldr	r2, [pc, #180]	@ (8007d58 <UART_AdvFeatureConfig+0x274>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d018      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a2b      	ldr	r2, [pc, #172]	@ (8007d5c <UART_AdvFeatureConfig+0x278>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d013      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a2a      	ldr	r2, [pc, #168]	@ (8007d60 <UART_AdvFeatureConfig+0x27c>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d00e      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a28      	ldr	r2, [pc, #160]	@ (8007d64 <UART_AdvFeatureConfig+0x280>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d009      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a27      	ldr	r2, [pc, #156]	@ (8007d68 <UART_AdvFeatureConfig+0x284>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d004      	beq.n	8007cda <UART_AdvFeatureConfig+0x1f6>
 8007cd0:	f640 510f 	movw	r1, #3343	@ 0xd0f
 8007cd4:	481c      	ldr	r0, [pc, #112]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007cd6:	f7f8 fdc3 	bl	8000860 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d009      	beq.n	8007cf6 <UART_AdvFeatureConfig+0x212>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ce6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cea:	d004      	beq.n	8007cf6 <UART_AdvFeatureConfig+0x212>
 8007cec:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 8007cf0:	4815      	ldr	r0, [pc, #84]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007cf2:	f7f8 fdb5 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d14:	d135      	bne.n	8007d82 <UART_AdvFeatureConfig+0x29e>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d026      	beq.n	8007d6c <UART_AdvFeatureConfig+0x288>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d26:	d021      	beq.n	8007d6c <UART_AdvFeatureConfig+0x288>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d30:	d01c      	beq.n	8007d6c <UART_AdvFeatureConfig+0x288>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d36:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007d3a:	d017      	beq.n	8007d6c <UART_AdvFeatureConfig+0x288>
 8007d3c:	f640 5115 	movw	r1, #3349	@ 0xd15
 8007d40:	4801      	ldr	r0, [pc, #4]	@ (8007d48 <UART_AdvFeatureConfig+0x264>)
 8007d42:	f7f8 fd8d 	bl	8000860 <assert_failed>
 8007d46:	e011      	b.n	8007d6c <UART_AdvFeatureConfig+0x288>
 8007d48:	0800c978 	.word	0x0800c978
 8007d4c:	40011000 	.word	0x40011000
 8007d50:	40004400 	.word	0x40004400
 8007d54:	40004800 	.word	0x40004800
 8007d58:	40004c00 	.word	0x40004c00
 8007d5c:	40005000 	.word	0x40005000
 8007d60:	40011400 	.word	0x40011400
 8007d64:	40007800 	.word	0x40007800
 8007d68:	40007c00 	.word	0x40007c00
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d018      	beq.n	8007dc0 <UART_AdvFeatureConfig+0x2dc>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d009      	beq.n	8007daa <UART_AdvFeatureConfig+0x2c6>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d9a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007d9e:	d004      	beq.n	8007daa <UART_AdvFeatureConfig+0x2c6>
 8007da0:	f640 511d 	movw	r1, #3357	@ 0xd1d
 8007da4:	4808      	ldr	r0, [pc, #32]	@ (8007dc8 <UART_AdvFeatureConfig+0x2e4>)
 8007da6:	f7f8 fd5b 	bl	8000860 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	605a      	str	r2, [r3, #4]
  }
}
 8007dc0:	bf00      	nop
 8007dc2:	3708      	adds	r7, #8
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	0800c978 	.word	0x0800c978

08007dcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b098      	sub	sp, #96	@ 0x60
 8007dd0:	af02      	add	r7, sp, #8
 8007dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ddc:	f7f9 f82a 	bl	8000e34 <HAL_GetTick>
 8007de0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 0308 	and.w	r3, r3, #8
 8007dec:	2b08      	cmp	r3, #8
 8007dee:	d12f      	bne.n	8007e50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007df0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007df4:	9300      	str	r3, [sp, #0]
 8007df6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 f88e 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8007e04:	4603      	mov	r3, r0
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d022      	beq.n	8007e50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e12:	e853 3f00 	ldrex	r3, [r3]
 8007e16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	461a      	mov	r2, r3
 8007e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e28:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e2a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e30:	e841 2300 	strex	r3, r2, [r1]
 8007e34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e6      	bne.n	8007e0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2220      	movs	r2, #32
 8007e40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e063      	b.n	8007f18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 0304 	and.w	r3, r3, #4
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	d149      	bne.n	8007ef2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e62:	9300      	str	r3, [sp, #0]
 8007e64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e66:	2200      	movs	r2, #0
 8007e68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 f857 	bl	8007f20 <UART_WaitOnFlagUntilTimeout>
 8007e72:	4603      	mov	r3, r0
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d03c      	beq.n	8007ef2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e80:	e853 3f00 	ldrex	r3, [r3]
 8007e84:	623b      	str	r3, [r7, #32]
   return(result);
 8007e86:	6a3b      	ldr	r3, [r7, #32]
 8007e88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	461a      	mov	r2, r3
 8007e94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e96:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e9e:	e841 2300 	strex	r3, r2, [r1]
 8007ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d1e6      	bne.n	8007e78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	3308      	adds	r3, #8
 8007eb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	e853 3f00 	ldrex	r3, [r3]
 8007eb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f023 0301 	bic.w	r3, r3, #1
 8007ec0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	3308      	adds	r3, #8
 8007ec8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007eca:	61fa      	str	r2, [r7, #28]
 8007ecc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ece:	69b9      	ldr	r1, [r7, #24]
 8007ed0:	69fa      	ldr	r2, [r7, #28]
 8007ed2:	e841 2300 	strex	r3, r2, [r1]
 8007ed6:	617b      	str	r3, [r7, #20]
   return(result);
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d1e5      	bne.n	8007eaa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2220      	movs	r2, #32
 8007ee2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e012      	b.n	8007f18 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2220      	movs	r2, #32
 8007ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2220      	movs	r2, #32
 8007efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3758      	adds	r7, #88	@ 0x58
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	603b      	str	r3, [r7, #0]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f30:	e04f      	b.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f38:	d04b      	beq.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f3a:	f7f8 ff7b 	bl	8000e34 <HAL_GetTick>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	1ad3      	subs	r3, r2, r3
 8007f44:	69ba      	ldr	r2, [r7, #24]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d302      	bcc.n	8007f50 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e04e      	b.n	8007ff2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 0304 	and.w	r3, r3, #4
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d037      	beq.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	2b80      	cmp	r3, #128	@ 0x80
 8007f66:	d034      	beq.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	2b40      	cmp	r3, #64	@ 0x40
 8007f6c:	d031      	beq.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	f003 0308 	and.w	r3, r3, #8
 8007f78:	2b08      	cmp	r3, #8
 8007f7a:	d110      	bne.n	8007f9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2208      	movs	r2, #8
 8007f82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f84:	68f8      	ldr	r0, [r7, #12]
 8007f86:	f000 f839 	bl	8007ffc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2208      	movs	r2, #8
 8007f8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e029      	b.n	8007ff2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	69db      	ldr	r3, [r3, #28]
 8007fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007fac:	d111      	bne.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007fb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fb8:	68f8      	ldr	r0, [r7, #12]
 8007fba:	f000 f81f 	bl	8007ffc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e00f      	b.n	8007ff2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	69da      	ldr	r2, [r3, #28]
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	4013      	ands	r3, r2
 8007fdc:	68ba      	ldr	r2, [r7, #8]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	bf0c      	ite	eq
 8007fe2:	2301      	moveq	r3, #1
 8007fe4:	2300      	movne	r3, #0
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	461a      	mov	r2, r3
 8007fea:	79fb      	ldrb	r3, [r7, #7]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d0a0      	beq.n	8007f32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ff0:	2300      	movs	r3, #0
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3710      	adds	r7, #16
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
	...

08007ffc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b095      	sub	sp, #84	@ 0x54
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800800c:	e853 3f00 	ldrex	r3, [r3]
 8008010:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008014:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008018:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	461a      	mov	r2, r3
 8008020:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008022:	643b      	str	r3, [r7, #64]	@ 0x40
 8008024:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008026:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008028:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800802a:	e841 2300 	strex	r3, r2, [r1]
 800802e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1e6      	bne.n	8008004 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	3308      	adds	r3, #8
 800803c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803e:	6a3b      	ldr	r3, [r7, #32]
 8008040:	e853 3f00 	ldrex	r3, [r3]
 8008044:	61fb      	str	r3, [r7, #28]
   return(result);
 8008046:	69fa      	ldr	r2, [r7, #28]
 8008048:	4b1e      	ldr	r3, [pc, #120]	@ (80080c4 <UART_EndRxTransfer+0xc8>)
 800804a:	4013      	ands	r3, r2
 800804c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3308      	adds	r3, #8
 8008054:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008056:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008058:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800805c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1e5      	bne.n	8008036 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800806e:	2b01      	cmp	r3, #1
 8008070:	d118      	bne.n	80080a4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	e853 3f00 	ldrex	r3, [r3]
 800807e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	f023 0310 	bic.w	r3, r3, #16
 8008086:	647b      	str	r3, [r7, #68]	@ 0x44
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	461a      	mov	r2, r3
 800808e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008090:	61bb      	str	r3, [r7, #24]
 8008092:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008094:	6979      	ldr	r1, [r7, #20]
 8008096:	69ba      	ldr	r2, [r7, #24]
 8008098:	e841 2300 	strex	r3, r2, [r1]
 800809c:	613b      	str	r3, [r7, #16]
   return(result);
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1e6      	bne.n	8008072 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2220      	movs	r2, #32
 80080a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2200      	movs	r2, #0
 80080b6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80080b8:	bf00      	nop
 80080ba:	3754      	adds	r7, #84	@ 0x54
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr
 80080c4:	effffffe 	.word	0xeffffffe

080080c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a2e      	ldr	r2, [pc, #184]	@ (8008190 <HAL_UARTEx_DisableFifoMode+0xc8>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d027      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a2d      	ldr	r2, [pc, #180]	@ (8008194 <HAL_UARTEx_DisableFifoMode+0xcc>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d022      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a2b      	ldr	r2, [pc, #172]	@ (8008198 <HAL_UARTEx_DisableFifoMode+0xd0>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d01d      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a2a      	ldr	r2, [pc, #168]	@ (800819c <HAL_UARTEx_DisableFifoMode+0xd4>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d018      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a28      	ldr	r2, [pc, #160]	@ (80081a0 <HAL_UARTEx_DisableFifoMode+0xd8>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d013      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a27      	ldr	r2, [pc, #156]	@ (80081a4 <HAL_UARTEx_DisableFifoMode+0xdc>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d00e      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a25      	ldr	r2, [pc, #148]	@ (80081a8 <HAL_UARTEx_DisableFifoMode+0xe0>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d009      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a24      	ldr	r2, [pc, #144]	@ (80081ac <HAL_UARTEx_DisableFifoMode+0xe4>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d004      	beq.n	800812a <HAL_UARTEx_DisableFifoMode+0x62>
 8008120:	f240 2136 	movw	r1, #566	@ 0x236
 8008124:	4822      	ldr	r0, [pc, #136]	@ (80081b0 <HAL_UARTEx_DisableFifoMode+0xe8>)
 8008126:	f7f8 fb9b 	bl	8000860 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008130:	2b01      	cmp	r3, #1
 8008132:	d101      	bne.n	8008138 <HAL_UARTEx_DisableFifoMode+0x70>
 8008134:	2302      	movs	r3, #2
 8008136:	e027      	b.n	8008188 <HAL_UARTEx_DisableFifoMode+0xc0>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2201      	movs	r2, #1
 800813c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2224      	movs	r2, #36	@ 0x24
 8008144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f022 0201 	bic.w	r2, r2, #1
 800815e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008166:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	68fa      	ldr	r2, [r7, #12]
 8008174:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2220      	movs	r2, #32
 800817a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008186:	2300      	movs	r3, #0
}
 8008188:	4618      	mov	r0, r3
 800818a:	3710      	adds	r7, #16
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}
 8008190:	40011000 	.word	0x40011000
 8008194:	40004400 	.word	0x40004400
 8008198:	40004800 	.word	0x40004800
 800819c:	40004c00 	.word	0x40004c00
 80081a0:	40005000 	.word	0x40005000
 80081a4:	40011400 	.word	0x40011400
 80081a8:	40007800 	.word	0x40007800
 80081ac:	40007c00 	.word	0x40007c00
 80081b0:	0800c9b4 	.word	0x0800c9b4

080081b4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a40      	ldr	r2, [pc, #256]	@ (80082c4 <HAL_UARTEx_SetTxFifoThreshold+0x110>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d027      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a3e      	ldr	r2, [pc, #248]	@ (80082c8 <HAL_UARTEx_SetTxFifoThreshold+0x114>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d022      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a3d      	ldr	r2, [pc, #244]	@ (80082cc <HAL_UARTEx_SetTxFifoThreshold+0x118>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d01d      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a3b      	ldr	r2, [pc, #236]	@ (80082d0 <HAL_UARTEx_SetTxFifoThreshold+0x11c>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d018      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a3a      	ldr	r2, [pc, #232]	@ (80082d4 <HAL_UARTEx_SetTxFifoThreshold+0x120>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d013      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a38      	ldr	r2, [pc, #224]	@ (80082d8 <HAL_UARTEx_SetTxFifoThreshold+0x124>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d00e      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a37      	ldr	r2, [pc, #220]	@ (80082dc <HAL_UARTEx_SetTxFifoThreshold+0x128>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d009      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a35      	ldr	r2, [pc, #212]	@ (80082e0 <HAL_UARTEx_SetTxFifoThreshold+0x12c>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d004      	beq.n	8008218 <HAL_UARTEx_SetTxFifoThreshold+0x64>
 800820e:	f44f 7119 	mov.w	r1, #612	@ 0x264
 8008212:	4834      	ldr	r0, [pc, #208]	@ (80082e4 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 8008214:	f7f8 fb24 	bl	8000860 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d018      	beq.n	8008250 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008224:	d014      	beq.n	8008250 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800822c:	d010      	beq.n	8008250 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8008234:	d00c      	beq.n	8008250 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800823c:	d008      	beq.n	8008250 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
 8008244:	d004      	beq.n	8008250 <HAL_UARTEx_SetTxFifoThreshold+0x9c>
 8008246:	f240 2165 	movw	r1, #613	@ 0x265
 800824a:	4826      	ldr	r0, [pc, #152]	@ (80082e4 <HAL_UARTEx_SetTxFifoThreshold+0x130>)
 800824c:	f7f8 fb08 	bl	8000860 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008256:	2b01      	cmp	r3, #1
 8008258:	d101      	bne.n	800825e <HAL_UARTEx_SetTxFifoThreshold+0xaa>
 800825a:	2302      	movs	r3, #2
 800825c:	e02d      	b.n	80082ba <HAL_UARTEx_SetTxFifoThreshold+0x106>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2201      	movs	r2, #1
 8008262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2224      	movs	r2, #36	@ 0x24
 800826a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f022 0201 	bic.w	r2, r2, #1
 8008284:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	683a      	ldr	r2, [r7, #0]
 8008296:	430a      	orrs	r2, r1
 8008298:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 f8be 	bl	800841c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68fa      	ldr	r2, [r7, #12]
 80082a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2220      	movs	r2, #32
 80082ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	40011000 	.word	0x40011000
 80082c8:	40004400 	.word	0x40004400
 80082cc:	40004800 	.word	0x40004800
 80082d0:	40004c00 	.word	0x40004c00
 80082d4:	40005000 	.word	0x40005000
 80082d8:	40011400 	.word	0x40011400
 80082dc:	40007800 	.word	0x40007800
 80082e0:	40007c00 	.word	0x40007c00
 80082e4:	0800c9b4 	.word	0x0800c9b4

080082e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a40      	ldr	r2, [pc, #256]	@ (80083f8 <HAL_UARTEx_SetRxFifoThreshold+0x110>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d027      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a3e      	ldr	r2, [pc, #248]	@ (80083fc <HAL_UARTEx_SetRxFifoThreshold+0x114>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d022      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a3d      	ldr	r2, [pc, #244]	@ (8008400 <HAL_UARTEx_SetRxFifoThreshold+0x118>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d01d      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a3b      	ldr	r2, [pc, #236]	@ (8008404 <HAL_UARTEx_SetRxFifoThreshold+0x11c>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d018      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a3a      	ldr	r2, [pc, #232]	@ (8008408 <HAL_UARTEx_SetRxFifoThreshold+0x120>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d013      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a38      	ldr	r2, [pc, #224]	@ (800840c <HAL_UARTEx_SetRxFifoThreshold+0x124>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d00e      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a37      	ldr	r2, [pc, #220]	@ (8008410 <HAL_UARTEx_SetRxFifoThreshold+0x128>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d009      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a35      	ldr	r2, [pc, #212]	@ (8008414 <HAL_UARTEx_SetRxFifoThreshold+0x12c>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d004      	beq.n	800834c <HAL_UARTEx_SetRxFifoThreshold+0x64>
 8008342:	f240 2195 	movw	r1, #661	@ 0x295
 8008346:	4834      	ldr	r0, [pc, #208]	@ (8008418 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 8008348:	f7f8 fa8a 	bl	8000860 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d018      	beq.n	8008384 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008358:	d014      	beq.n	8008384 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008360:	d010      	beq.n	8008384 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8008368:	d00c      	beq.n	8008384 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008370:	d008      	beq.n	8008384 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8008378:	d004      	beq.n	8008384 <HAL_UARTEx_SetRxFifoThreshold+0x9c>
 800837a:	f240 2196 	movw	r1, #662	@ 0x296
 800837e:	4826      	ldr	r0, [pc, #152]	@ (8008418 <HAL_UARTEx_SetRxFifoThreshold+0x130>)
 8008380:	f7f8 fa6e 	bl	8000860 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800838a:	2b01      	cmp	r3, #1
 800838c:	d101      	bne.n	8008392 <HAL_UARTEx_SetRxFifoThreshold+0xaa>
 800838e:	2302      	movs	r3, #2
 8008390:	e02d      	b.n	80083ee <HAL_UARTEx_SetRxFifoThreshold+0x106>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2201      	movs	r2, #1
 8008396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2224      	movs	r2, #36	@ 0x24
 800839e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f022 0201 	bic.w	r2, r2, #1
 80083b8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	683a      	ldr	r2, [r7, #0]
 80083ca:	430a      	orrs	r2, r1
 80083cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 f824 	bl	800841c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2220      	movs	r2, #32
 80083e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	40011000 	.word	0x40011000
 80083fc:	40004400 	.word	0x40004400
 8008400:	40004800 	.word	0x40004800
 8008404:	40004c00 	.word	0x40004c00
 8008408:	40005000 	.word	0x40005000
 800840c:	40011400 	.word	0x40011400
 8008410:	40007800 	.word	0x40007800
 8008414:	40007c00 	.word	0x40007c00
 8008418:	0800c9b4 	.word	0x0800c9b4

0800841c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008428:	2b00      	cmp	r3, #0
 800842a:	d108      	bne.n	800843e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800843c:	e031      	b.n	80084a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800843e:	2310      	movs	r3, #16
 8008440:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008442:	2310      	movs	r3, #16
 8008444:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	0e5b      	lsrs	r3, r3, #25
 800844e:	b2db      	uxtb	r3, r3
 8008450:	f003 0307 	and.w	r3, r3, #7
 8008454:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	0f5b      	lsrs	r3, r3, #29
 800845e:	b2db      	uxtb	r3, r3
 8008460:	f003 0307 	and.w	r3, r3, #7
 8008464:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008466:	7bbb      	ldrb	r3, [r7, #14]
 8008468:	7b3a      	ldrb	r2, [r7, #12]
 800846a:	4911      	ldr	r1, [pc, #68]	@ (80084b0 <UARTEx_SetNbDataToProcess+0x94>)
 800846c:	5c8a      	ldrb	r2, [r1, r2]
 800846e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008472:	7b3a      	ldrb	r2, [r7, #12]
 8008474:	490f      	ldr	r1, [pc, #60]	@ (80084b4 <UARTEx_SetNbDataToProcess+0x98>)
 8008476:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008478:	fb93 f3f2 	sdiv	r3, r3, r2
 800847c:	b29a      	uxth	r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008484:	7bfb      	ldrb	r3, [r7, #15]
 8008486:	7b7a      	ldrb	r2, [r7, #13]
 8008488:	4909      	ldr	r1, [pc, #36]	@ (80084b0 <UARTEx_SetNbDataToProcess+0x94>)
 800848a:	5c8a      	ldrb	r2, [r1, r2]
 800848c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008490:	7b7a      	ldrb	r2, [r7, #13]
 8008492:	4908      	ldr	r1, [pc, #32]	@ (80084b4 <UARTEx_SetNbDataToProcess+0x98>)
 8008494:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008496:	fb93 f3f2 	sdiv	r3, r3, r2
 800849a:	b29a      	uxth	r2, r3
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80084a2:	bf00      	nop
 80084a4:	3714      	adds	r7, #20
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr
 80084ae:	bf00      	nop
 80084b0:	0800ca60 	.word	0x0800ca60
 80084b4:	0800ca68 	.word	0x0800ca68

080084b8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084b8:	b084      	sub	sp, #16
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b084      	sub	sp, #16
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	f107 001c 	add.w	r0, r7, #28
 80084c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d121      	bne.n	8008516 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	68da      	ldr	r2, [r3, #12]
 80084e2:	4b2c      	ldr	r3, [pc, #176]	@ (8008594 <USB_CoreInit+0xdc>)
 80084e4:	4013      	ands	r3, r2
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	68db      	ldr	r3, [r3, #12]
 80084ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80084f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d105      	bne.n	800850a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f001 fafa 	bl	8009b04 <USB_CoreReset>
 8008510:	4603      	mov	r3, r0
 8008512:	73fb      	strb	r3, [r7, #15]
 8008514:	e01b      	b.n	800854e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f001 faee 	bl	8009b04 <USB_CoreReset>
 8008528:	4603      	mov	r3, r0
 800852a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800852c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008530:	2b00      	cmp	r3, #0
 8008532:	d106      	bne.n	8008542 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008538:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008540:	e005      	b.n	800854e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008546:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800854e:	7fbb      	ldrb	r3, [r7, #30]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d116      	bne.n	8008582 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008558:	b29a      	uxth	r2, r3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008562:	4b0d      	ldr	r3, [pc, #52]	@ (8008598 <USB_CoreInit+0xe0>)
 8008564:	4313      	orrs	r3, r2
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	f043 0206 	orr.w	r2, r3, #6
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	f043 0220 	orr.w	r2, r3, #32
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008582:	7bfb      	ldrb	r3, [r7, #15]
}
 8008584:	4618      	mov	r0, r3
 8008586:	3710      	adds	r7, #16
 8008588:	46bd      	mov	sp, r7
 800858a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800858e:	b004      	add	sp, #16
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	ffbdffbf 	.word	0xffbdffbf
 8008598:	03ee0000 	.word	0x03ee0000

0800859c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800859c:	b480      	push	{r7}
 800859e:	b087      	sub	sp, #28
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	60b9      	str	r1, [r7, #8]
 80085a6:	4613      	mov	r3, r2
 80085a8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80085aa:	79fb      	ldrb	r3, [r7, #7]
 80085ac:	2b02      	cmp	r3, #2
 80085ae:	d165      	bne.n	800867c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	4a41      	ldr	r2, [pc, #260]	@ (80086b8 <USB_SetTurnaroundTime+0x11c>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d906      	bls.n	80085c6 <USB_SetTurnaroundTime+0x2a>
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	4a40      	ldr	r2, [pc, #256]	@ (80086bc <USB_SetTurnaroundTime+0x120>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d202      	bcs.n	80085c6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80085c0:	230f      	movs	r3, #15
 80085c2:	617b      	str	r3, [r7, #20]
 80085c4:	e062      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	4a3c      	ldr	r2, [pc, #240]	@ (80086bc <USB_SetTurnaroundTime+0x120>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d306      	bcc.n	80085dc <USB_SetTurnaroundTime+0x40>
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	4a3b      	ldr	r2, [pc, #236]	@ (80086c0 <USB_SetTurnaroundTime+0x124>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d202      	bcs.n	80085dc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80085d6:	230e      	movs	r3, #14
 80085d8:	617b      	str	r3, [r7, #20]
 80085da:	e057      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	4a38      	ldr	r2, [pc, #224]	@ (80086c0 <USB_SetTurnaroundTime+0x124>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d306      	bcc.n	80085f2 <USB_SetTurnaroundTime+0x56>
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	4a37      	ldr	r2, [pc, #220]	@ (80086c4 <USB_SetTurnaroundTime+0x128>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d202      	bcs.n	80085f2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80085ec:	230d      	movs	r3, #13
 80085ee:	617b      	str	r3, [r7, #20]
 80085f0:	e04c      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	4a33      	ldr	r2, [pc, #204]	@ (80086c4 <USB_SetTurnaroundTime+0x128>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d306      	bcc.n	8008608 <USB_SetTurnaroundTime+0x6c>
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	4a32      	ldr	r2, [pc, #200]	@ (80086c8 <USB_SetTurnaroundTime+0x12c>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d802      	bhi.n	8008608 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008602:	230c      	movs	r3, #12
 8008604:	617b      	str	r3, [r7, #20]
 8008606:	e041      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	4a2f      	ldr	r2, [pc, #188]	@ (80086c8 <USB_SetTurnaroundTime+0x12c>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d906      	bls.n	800861e <USB_SetTurnaroundTime+0x82>
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	4a2e      	ldr	r2, [pc, #184]	@ (80086cc <USB_SetTurnaroundTime+0x130>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d802      	bhi.n	800861e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008618:	230b      	movs	r3, #11
 800861a:	617b      	str	r3, [r7, #20]
 800861c:	e036      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	4a2a      	ldr	r2, [pc, #168]	@ (80086cc <USB_SetTurnaroundTime+0x130>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d906      	bls.n	8008634 <USB_SetTurnaroundTime+0x98>
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	4a29      	ldr	r2, [pc, #164]	@ (80086d0 <USB_SetTurnaroundTime+0x134>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d802      	bhi.n	8008634 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800862e:	230a      	movs	r3, #10
 8008630:	617b      	str	r3, [r7, #20]
 8008632:	e02b      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	4a26      	ldr	r2, [pc, #152]	@ (80086d0 <USB_SetTurnaroundTime+0x134>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d906      	bls.n	800864a <USB_SetTurnaroundTime+0xae>
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	4a25      	ldr	r2, [pc, #148]	@ (80086d4 <USB_SetTurnaroundTime+0x138>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d202      	bcs.n	800864a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008644:	2309      	movs	r3, #9
 8008646:	617b      	str	r3, [r7, #20]
 8008648:	e020      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	4a21      	ldr	r2, [pc, #132]	@ (80086d4 <USB_SetTurnaroundTime+0x138>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d306      	bcc.n	8008660 <USB_SetTurnaroundTime+0xc4>
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	4a20      	ldr	r2, [pc, #128]	@ (80086d8 <USB_SetTurnaroundTime+0x13c>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d802      	bhi.n	8008660 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800865a:	2308      	movs	r3, #8
 800865c:	617b      	str	r3, [r7, #20]
 800865e:	e015      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	4a1d      	ldr	r2, [pc, #116]	@ (80086d8 <USB_SetTurnaroundTime+0x13c>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d906      	bls.n	8008676 <USB_SetTurnaroundTime+0xda>
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	4a1c      	ldr	r2, [pc, #112]	@ (80086dc <USB_SetTurnaroundTime+0x140>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d202      	bcs.n	8008676 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008670:	2307      	movs	r3, #7
 8008672:	617b      	str	r3, [r7, #20]
 8008674:	e00a      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008676:	2306      	movs	r3, #6
 8008678:	617b      	str	r3, [r7, #20]
 800867a:	e007      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800867c:	79fb      	ldrb	r3, [r7, #7]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d102      	bne.n	8008688 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008682:	2309      	movs	r3, #9
 8008684:	617b      	str	r3, [r7, #20]
 8008686:	e001      	b.n	800868c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008688:	2309      	movs	r3, #9
 800868a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	68da      	ldr	r2, [r3, #12]
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	029b      	lsls	r3, r3, #10
 80086a0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80086a4:	431a      	orrs	r2, r3
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	371c      	adds	r7, #28
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	00d8acbf 	.word	0x00d8acbf
 80086bc:	00e4e1c0 	.word	0x00e4e1c0
 80086c0:	00f42400 	.word	0x00f42400
 80086c4:	01067380 	.word	0x01067380
 80086c8:	011a499f 	.word	0x011a499f
 80086cc:	01312cff 	.word	0x01312cff
 80086d0:	014ca43f 	.word	0x014ca43f
 80086d4:	016e3600 	.word	0x016e3600
 80086d8:	01a6ab1f 	.word	0x01a6ab1f
 80086dc:	01e84800 	.word	0x01e84800

080086e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	f043 0201 	orr.w	r2, r3, #1
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80086f4:	2300      	movs	r3, #0
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	370c      	adds	r7, #12
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr

08008702 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008702:	b480      	push	{r7}
 8008704:	b083      	sub	sp, #12
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f023 0201 	bic.w	r2, r3, #1
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	460b      	mov	r3, r1
 800872e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008730:	2300      	movs	r3, #0
 8008732:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	68db      	ldr	r3, [r3, #12]
 8008738:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008740:	78fb      	ldrb	r3, [r7, #3]
 8008742:	2b01      	cmp	r3, #1
 8008744:	d115      	bne.n	8008772 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008752:	200a      	movs	r0, #10
 8008754:	f7f8 fb7a 	bl	8000e4c <HAL_Delay>
      ms += 10U;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	330a      	adds	r3, #10
 800875c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f001 f93f 	bl	80099e2 <USB_GetMode>
 8008764:	4603      	mov	r3, r0
 8008766:	2b01      	cmp	r3, #1
 8008768:	d01e      	beq.n	80087a8 <USB_SetCurrentMode+0x84>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2bc7      	cmp	r3, #199	@ 0xc7
 800876e:	d9f0      	bls.n	8008752 <USB_SetCurrentMode+0x2e>
 8008770:	e01a      	b.n	80087a8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008772:	78fb      	ldrb	r3, [r7, #3]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d115      	bne.n	80087a4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008784:	200a      	movs	r0, #10
 8008786:	f7f8 fb61 	bl	8000e4c <HAL_Delay>
      ms += 10U;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	330a      	adds	r3, #10
 800878e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f001 f926 	bl	80099e2 <USB_GetMode>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d005      	beq.n	80087a8 <USB_SetCurrentMode+0x84>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2bc7      	cmp	r3, #199	@ 0xc7
 80087a0:	d9f0      	bls.n	8008784 <USB_SetCurrentMode+0x60>
 80087a2:	e001      	b.n	80087a8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	e005      	b.n	80087b4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2bc8      	cmp	r3, #200	@ 0xc8
 80087ac:	d101      	bne.n	80087b2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e000      	b.n	80087b4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3710      	adds	r7, #16
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80087bc:	b084      	sub	sp, #16
 80087be:	b580      	push	{r7, lr}
 80087c0:	b086      	sub	sp, #24
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80087ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80087ce:	2300      	movs	r3, #0
 80087d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80087d6:	2300      	movs	r3, #0
 80087d8:	613b      	str	r3, [r7, #16]
 80087da:	e009      	b.n	80087f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	3340      	adds	r3, #64	@ 0x40
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	4413      	add	r3, r2
 80087e6:	2200      	movs	r2, #0
 80087e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	3301      	adds	r3, #1
 80087ee:	613b      	str	r3, [r7, #16]
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	2b0e      	cmp	r3, #14
 80087f4:	d9f2      	bls.n	80087dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80087f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d11c      	bne.n	8008838 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800880c:	f043 0302 	orr.w	r3, r3, #2
 8008810:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008816:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	601a      	str	r2, [r3, #0]
 8008836:	e005      	b.n	8008844 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800883c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800884a:	461a      	mov	r2, r3
 800884c:	2300      	movs	r3, #0
 800884e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008850:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008854:	2b01      	cmp	r3, #1
 8008856:	d10d      	bne.n	8008874 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008858:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800885c:	2b00      	cmp	r3, #0
 800885e:	d104      	bne.n	800886a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008860:	2100      	movs	r1, #0
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f968 	bl	8008b38 <USB_SetDevSpeed>
 8008868:	e008      	b.n	800887c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800886a:	2101      	movs	r1, #1
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 f963 	bl	8008b38 <USB_SetDevSpeed>
 8008872:	e003      	b.n	800887c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008874:	2103      	movs	r1, #3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 f95e 	bl	8008b38 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800887c:	2110      	movs	r1, #16
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f8fa 	bl	8008a78 <USB_FlushTxFifo>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d001      	beq.n	800888e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 f924 	bl	8008adc <USB_FlushRxFifo>
 8008894:	4603      	mov	r3, r0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d001      	beq.n	800889e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088a4:	461a      	mov	r2, r3
 80088a6:	2300      	movs	r3, #0
 80088a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088b0:	461a      	mov	r2, r3
 80088b2:	2300      	movs	r3, #0
 80088b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088bc:	461a      	mov	r2, r3
 80088be:	2300      	movs	r3, #0
 80088c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088c2:	2300      	movs	r3, #0
 80088c4:	613b      	str	r3, [r7, #16]
 80088c6:	e043      	b.n	8008950 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	015a      	lsls	r2, r3, #5
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	4413      	add	r3, r2
 80088d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088de:	d118      	bne.n	8008912 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d10a      	bne.n	80088fc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	015a      	lsls	r2, r3, #5
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	4413      	add	r3, r2
 80088ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088f2:	461a      	mov	r2, r3
 80088f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80088f8:	6013      	str	r3, [r2, #0]
 80088fa:	e013      	b.n	8008924 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	015a      	lsls	r2, r3, #5
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	4413      	add	r3, r2
 8008904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008908:	461a      	mov	r2, r3
 800890a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800890e:	6013      	str	r3, [r2, #0]
 8008910:	e008      	b.n	8008924 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	015a      	lsls	r2, r3, #5
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	4413      	add	r3, r2
 800891a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800891e:	461a      	mov	r2, r3
 8008920:	2300      	movs	r3, #0
 8008922:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	015a      	lsls	r2, r3, #5
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	4413      	add	r3, r2
 800892c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008930:	461a      	mov	r2, r3
 8008932:	2300      	movs	r3, #0
 8008934:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	015a      	lsls	r2, r3, #5
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	4413      	add	r3, r2
 800893e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008942:	461a      	mov	r2, r3
 8008944:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008948:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	3301      	adds	r3, #1
 800894e:	613b      	str	r3, [r7, #16]
 8008950:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008954:	461a      	mov	r2, r3
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	4293      	cmp	r3, r2
 800895a:	d3b5      	bcc.n	80088c8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800895c:	2300      	movs	r3, #0
 800895e:	613b      	str	r3, [r7, #16]
 8008960:	e043      	b.n	80089ea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	015a      	lsls	r2, r3, #5
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	4413      	add	r3, r2
 800896a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008974:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008978:	d118      	bne.n	80089ac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10a      	bne.n	8008996 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	015a      	lsls	r2, r3, #5
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	4413      	add	r3, r2
 8008988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800898c:	461a      	mov	r2, r3
 800898e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008992:	6013      	str	r3, [r2, #0]
 8008994:	e013      	b.n	80089be <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	015a      	lsls	r2, r3, #5
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	4413      	add	r3, r2
 800899e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089a2:	461a      	mov	r2, r3
 80089a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80089a8:	6013      	str	r3, [r2, #0]
 80089aa:	e008      	b.n	80089be <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	015a      	lsls	r2, r3, #5
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	4413      	add	r3, r2
 80089b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089b8:	461a      	mov	r2, r3
 80089ba:	2300      	movs	r3, #0
 80089bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	015a      	lsls	r2, r3, #5
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	4413      	add	r3, r2
 80089c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089ca:	461a      	mov	r2, r3
 80089cc:	2300      	movs	r3, #0
 80089ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	015a      	lsls	r2, r3, #5
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4413      	add	r3, r2
 80089d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089dc:	461a      	mov	r2, r3
 80089de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80089e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	3301      	adds	r3, #1
 80089e8:	613b      	str	r3, [r7, #16]
 80089ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80089ee:	461a      	mov	r2, r3
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d3b5      	bcc.n	8008962 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089fc:	691b      	ldr	r3, [r3, #16]
 80089fe:	68fa      	ldr	r2, [r7, #12]
 8008a00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a08:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008a16:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008a18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d105      	bne.n	8008a2c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	699b      	ldr	r3, [r3, #24]
 8008a24:	f043 0210 	orr.w	r2, r3, #16
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	699a      	ldr	r2, [r3, #24]
 8008a30:	4b0f      	ldr	r3, [pc, #60]	@ (8008a70 <USB_DevInit+0x2b4>)
 8008a32:	4313      	orrs	r3, r2
 8008a34:	687a      	ldr	r2, [r7, #4]
 8008a36:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008a38:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d005      	beq.n	8008a4c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	699b      	ldr	r3, [r3, #24]
 8008a44:	f043 0208 	orr.w	r2, r3, #8
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008a4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d105      	bne.n	8008a60 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	699a      	ldr	r2, [r3, #24]
 8008a58:	4b06      	ldr	r3, [pc, #24]	@ (8008a74 <USB_DevInit+0x2b8>)
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008a60:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3718      	adds	r7, #24
 8008a66:	46bd      	mov	sp, r7
 8008a68:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a6c:	b004      	add	sp, #16
 8008a6e:	4770      	bx	lr
 8008a70:	803c3800 	.word	0x803c3800
 8008a74:	40000004 	.word	0x40000004

08008a78 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b085      	sub	sp, #20
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008a82:	2300      	movs	r3, #0
 8008a84:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	3301      	adds	r3, #1
 8008a8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a92:	d901      	bls.n	8008a98 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008a94:	2303      	movs	r3, #3
 8008a96:	e01b      	b.n	8008ad0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	691b      	ldr	r3, [r3, #16]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	daf2      	bge.n	8008a86 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	019b      	lsls	r3, r3, #6
 8008aa8:	f043 0220 	orr.w	r2, r3, #32
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008abc:	d901      	bls.n	8008ac2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008abe:	2303      	movs	r3, #3
 8008ac0:	e006      	b.n	8008ad0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	f003 0320 	and.w	r3, r3, #32
 8008aca:	2b20      	cmp	r3, #32
 8008acc:	d0f0      	beq.n	8008ab0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008ace:	2300      	movs	r3, #0
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3714      	adds	r7, #20
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b085      	sub	sp, #20
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	3301      	adds	r3, #1
 8008aec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008af4:	d901      	bls.n	8008afa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	e018      	b.n	8008b2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	691b      	ldr	r3, [r3, #16]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	daf2      	bge.n	8008ae8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008b02:	2300      	movs	r3, #0
 8008b04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2210      	movs	r2, #16
 8008b0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b18:	d901      	bls.n	8008b1e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	e006      	b.n	8008b2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	f003 0310 	and.w	r3, r3, #16
 8008b26:	2b10      	cmp	r3, #16
 8008b28:	d0f0      	beq.n	8008b0c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3714      	adds	r7, #20
 8008b30:	46bd      	mov	sp, r7
 8008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b36:	4770      	bx	lr

08008b38 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	460b      	mov	r3, r1
 8008b42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	78fb      	ldrb	r3, [r7, #3]
 8008b52:	68f9      	ldr	r1, [r7, #12]
 8008b54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008b5c:	2300      	movs	r3, #0
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3714      	adds	r7, #20
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr

08008b6a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b087      	sub	sp, #28
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b7c:	689b      	ldr	r3, [r3, #8]
 8008b7e:	f003 0306 	and.w	r3, r3, #6
 8008b82:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d102      	bne.n	8008b90 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	75fb      	strb	r3, [r7, #23]
 8008b8e:	e00a      	b.n	8008ba6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2b02      	cmp	r3, #2
 8008b94:	d002      	beq.n	8008b9c <USB_GetDevSpeed+0x32>
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2b06      	cmp	r3, #6
 8008b9a:	d102      	bne.n	8008ba2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008b9c:	2302      	movs	r3, #2
 8008b9e:	75fb      	strb	r3, [r7, #23]
 8008ba0:	e001      	b.n	8008ba6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008ba2:	230f      	movs	r3, #15
 8008ba4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	371c      	adds	r7, #28
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b085      	sub	sp, #20
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	785b      	ldrb	r3, [r3, #1]
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d139      	bne.n	8008c44 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bd6:	69da      	ldr	r2, [r3, #28]
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	f003 030f 	and.w	r3, r3, #15
 8008be0:	2101      	movs	r1, #1
 8008be2:	fa01 f303 	lsl.w	r3, r1, r3
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	68f9      	ldr	r1, [r7, #12]
 8008bea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	015a      	lsls	r2, r3, #5
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d153      	bne.n	8008cb0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	015a      	lsls	r2, r3, #5
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	4413      	add	r3, r2
 8008c10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	791b      	ldrb	r3, [r3, #4]
 8008c22:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c24:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	059b      	lsls	r3, r3, #22
 8008c2a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c2c:	431a      	orrs	r2, r3
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	0159      	lsls	r1, r3, #5
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	440b      	add	r3, r1
 8008c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	4b20      	ldr	r3, [pc, #128]	@ (8008cc0 <USB_ActivateEndpoint+0x10c>)
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	600b      	str	r3, [r1, #0]
 8008c42:	e035      	b.n	8008cb0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c4a:	69da      	ldr	r2, [r3, #28]
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	f003 030f 	and.w	r3, r3, #15
 8008c54:	2101      	movs	r1, #1
 8008c56:	fa01 f303 	lsl.w	r3, r1, r3
 8008c5a:	041b      	lsls	r3, r3, #16
 8008c5c:	68f9      	ldr	r1, [r7, #12]
 8008c5e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c62:	4313      	orrs	r3, r2
 8008c64:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	015a      	lsls	r2, r3, #5
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	4413      	add	r3, r2
 8008c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d119      	bne.n	8008cb0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	015a      	lsls	r2, r3, #5
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	4413      	add	r3, r2
 8008c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c88:	681a      	ldr	r2, [r3, #0]
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	791b      	ldrb	r3, [r3, #4]
 8008c96:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008c98:	430b      	orrs	r3, r1
 8008c9a:	431a      	orrs	r2, r3
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	0159      	lsls	r1, r3, #5
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	440b      	add	r3, r1
 8008ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca8:	4619      	mov	r1, r3
 8008caa:	4b05      	ldr	r3, [pc, #20]	@ (8008cc0 <USB_ActivateEndpoint+0x10c>)
 8008cac:	4313      	orrs	r3, r2
 8008cae:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3714      	adds	r7, #20
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	10008000 	.word	0x10008000

08008cc4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b085      	sub	sp, #20
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	785b      	ldrb	r3, [r3, #1]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d161      	bne.n	8008da4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	015a      	lsls	r2, r3, #5
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cf2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cf6:	d11f      	bne.n	8008d38 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	015a      	lsls	r2, r3, #5
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	4413      	add	r3, r2
 8008d00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68ba      	ldr	r2, [r7, #8]
 8008d08:	0151      	lsls	r1, r2, #5
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	440a      	add	r2, r1
 8008d0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008d16:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	015a      	lsls	r2, r3, #5
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	4413      	add	r3, r2
 8008d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	68ba      	ldr	r2, [r7, #8]
 8008d28:	0151      	lsls	r1, r2, #5
 8008d2a:	68fa      	ldr	r2, [r7, #12]
 8008d2c:	440a      	add	r2, r1
 8008d2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d32:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d36:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	f003 030f 	and.w	r3, r3, #15
 8008d48:	2101      	movs	r1, #1
 8008d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	43db      	mvns	r3, r3
 8008d52:	68f9      	ldr	r1, [r7, #12]
 8008d54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d58:	4013      	ands	r3, r2
 8008d5a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d62:	69da      	ldr	r2, [r3, #28]
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	f003 030f 	and.w	r3, r3, #15
 8008d6c:	2101      	movs	r1, #1
 8008d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	43db      	mvns	r3, r3
 8008d76:	68f9      	ldr	r1, [r7, #12]
 8008d78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	015a      	lsls	r2, r3, #5
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	4413      	add	r3, r2
 8008d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	0159      	lsls	r1, r3, #5
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	440b      	add	r3, r1
 8008d96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	4b35      	ldr	r3, [pc, #212]	@ (8008e74 <USB_DeactivateEndpoint+0x1b0>)
 8008d9e:	4013      	ands	r3, r2
 8008da0:	600b      	str	r3, [r1, #0]
 8008da2:	e060      	b.n	8008e66 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	015a      	lsls	r2, r3, #5
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	4413      	add	r3, r2
 8008dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008db6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dba:	d11f      	bne.n	8008dfc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	015a      	lsls	r2, r3, #5
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	4413      	add	r3, r2
 8008dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68ba      	ldr	r2, [r7, #8]
 8008dcc:	0151      	lsls	r1, r2, #5
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	440a      	add	r2, r1
 8008dd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008dd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008dda:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	015a      	lsls	r2, r3, #5
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	4413      	add	r3, r2
 8008de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68ba      	ldr	r2, [r7, #8]
 8008dec:	0151      	lsls	r1, r2, #5
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	440a      	add	r2, r1
 8008df2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008df6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008dfa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	f003 030f 	and.w	r3, r3, #15
 8008e0c:	2101      	movs	r1, #1
 8008e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8008e12:	041b      	lsls	r3, r3, #16
 8008e14:	43db      	mvns	r3, r3
 8008e16:	68f9      	ldr	r1, [r7, #12]
 8008e18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e26:	69da      	ldr	r2, [r3, #28]
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	f003 030f 	and.w	r3, r3, #15
 8008e30:	2101      	movs	r1, #1
 8008e32:	fa01 f303 	lsl.w	r3, r1, r3
 8008e36:	041b      	lsls	r3, r3, #16
 8008e38:	43db      	mvns	r3, r3
 8008e3a:	68f9      	ldr	r1, [r7, #12]
 8008e3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e40:	4013      	ands	r3, r2
 8008e42:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	015a      	lsls	r2, r3, #5
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	0159      	lsls	r1, r3, #5
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	440b      	add	r3, r1
 8008e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4b05      	ldr	r3, [pc, #20]	@ (8008e78 <USB_DeactivateEndpoint+0x1b4>)
 8008e62:	4013      	ands	r3, r2
 8008e64:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr
 8008e74:	ec337800 	.word	0xec337800
 8008e78:	eff37800 	.word	0xeff37800

08008e7c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b08a      	sub	sp, #40	@ 0x28
 8008e80:	af02      	add	r7, sp, #8
 8008e82:	60f8      	str	r0, [r7, #12]
 8008e84:	60b9      	str	r1, [r7, #8]
 8008e86:	4613      	mov	r3, r2
 8008e88:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	785b      	ldrb	r3, [r3, #1]
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	f040 8185 	bne.w	80091a8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	691b      	ldr	r3, [r3, #16]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d132      	bne.n	8008f0c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008ea6:	69bb      	ldr	r3, [r7, #24]
 8008ea8:	015a      	lsls	r2, r3, #5
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	4413      	add	r3, r2
 8008eae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008eb2:	691a      	ldr	r2, [r3, #16]
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	0159      	lsls	r1, r3, #5
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	440b      	add	r3, r1
 8008ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	4ba7      	ldr	r3, [pc, #668]	@ (8009160 <USB_EPStartXfer+0x2e4>)
 8008ec4:	4013      	ands	r3, r2
 8008ec6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ec8:	69bb      	ldr	r3, [r7, #24]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	69fb      	ldr	r3, [r7, #28]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	69ba      	ldr	r2, [r7, #24]
 8008ed8:	0151      	lsls	r1, r2, #5
 8008eda:	69fa      	ldr	r2, [r7, #28]
 8008edc:	440a      	add	r2, r1
 8008ede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ee2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008ee6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ee8:	69bb      	ldr	r3, [r7, #24]
 8008eea:	015a      	lsls	r2, r3, #5
 8008eec:	69fb      	ldr	r3, [r7, #28]
 8008eee:	4413      	add	r3, r2
 8008ef0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ef4:	691a      	ldr	r2, [r3, #16]
 8008ef6:	69bb      	ldr	r3, [r7, #24]
 8008ef8:	0159      	lsls	r1, r3, #5
 8008efa:	69fb      	ldr	r3, [r7, #28]
 8008efc:	440b      	add	r3, r1
 8008efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f02:	4619      	mov	r1, r3
 8008f04:	4b97      	ldr	r3, [pc, #604]	@ (8009164 <USB_EPStartXfer+0x2e8>)
 8008f06:	4013      	ands	r3, r2
 8008f08:	610b      	str	r3, [r1, #16]
 8008f0a:	e097      	b.n	800903c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	015a      	lsls	r2, r3, #5
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	4413      	add	r3, r2
 8008f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f18:	691a      	ldr	r2, [r3, #16]
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	0159      	lsls	r1, r3, #5
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	440b      	add	r3, r1
 8008f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f26:	4619      	mov	r1, r3
 8008f28:	4b8e      	ldr	r3, [pc, #568]	@ (8009164 <USB_EPStartXfer+0x2e8>)
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f2e:	69bb      	ldr	r3, [r7, #24]
 8008f30:	015a      	lsls	r2, r3, #5
 8008f32:	69fb      	ldr	r3, [r7, #28]
 8008f34:	4413      	add	r3, r2
 8008f36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f3a:	691a      	ldr	r2, [r3, #16]
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	0159      	lsls	r1, r3, #5
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	440b      	add	r3, r1
 8008f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f48:	4619      	mov	r1, r3
 8008f4a:	4b85      	ldr	r3, [pc, #532]	@ (8009160 <USB_EPStartXfer+0x2e4>)
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8008f50:	69bb      	ldr	r3, [r7, #24]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d11a      	bne.n	8008f8c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	691a      	ldr	r2, [r3, #16]
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d903      	bls.n	8008f6a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	689a      	ldr	r2, [r3, #8]
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	015a      	lsls	r2, r3, #5
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	4413      	add	r3, r2
 8008f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f76:	691b      	ldr	r3, [r3, #16]
 8008f78:	69ba      	ldr	r2, [r7, #24]
 8008f7a:	0151      	lsls	r1, r2, #5
 8008f7c:	69fa      	ldr	r2, [r7, #28]
 8008f7e:	440a      	add	r2, r1
 8008f80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f88:	6113      	str	r3, [r2, #16]
 8008f8a:	e044      	b.n	8009016 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	691a      	ldr	r2, [r3, #16]
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	4413      	add	r3, r2
 8008f96:	1e5a      	subs	r2, r3, #1
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	015a      	lsls	r2, r3, #5
 8008fa6:	69fb      	ldr	r3, [r7, #28]
 8008fa8:	4413      	add	r3, r2
 8008faa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fae:	691a      	ldr	r2, [r3, #16]
 8008fb0:	8afb      	ldrh	r3, [r7, #22]
 8008fb2:	04d9      	lsls	r1, r3, #19
 8008fb4:	4b6c      	ldr	r3, [pc, #432]	@ (8009168 <USB_EPStartXfer+0x2ec>)
 8008fb6:	400b      	ands	r3, r1
 8008fb8:	69b9      	ldr	r1, [r7, #24]
 8008fba:	0148      	lsls	r0, r1, #5
 8008fbc:	69f9      	ldr	r1, [r7, #28]
 8008fbe:	4401      	add	r1, r0
 8008fc0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	791b      	ldrb	r3, [r3, #4]
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d122      	bne.n	8009016 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	015a      	lsls	r2, r3, #5
 8008fd4:	69fb      	ldr	r3, [r7, #28]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	69ba      	ldr	r2, [r7, #24]
 8008fe0:	0151      	lsls	r1, r2, #5
 8008fe2:	69fa      	ldr	r2, [r7, #28]
 8008fe4:	440a      	add	r2, r1
 8008fe6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008fea:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008fee:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008ff0:	69bb      	ldr	r3, [r7, #24]
 8008ff2:	015a      	lsls	r2, r3, #5
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ffc:	691a      	ldr	r2, [r3, #16]
 8008ffe:	8afb      	ldrh	r3, [r7, #22]
 8009000:	075b      	lsls	r3, r3, #29
 8009002:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009006:	69b9      	ldr	r1, [r7, #24]
 8009008:	0148      	lsls	r0, r1, #5
 800900a:	69f9      	ldr	r1, [r7, #28]
 800900c:	4401      	add	r1, r0
 800900e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009012:	4313      	orrs	r3, r2
 8009014:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	015a      	lsls	r2, r3, #5
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	4413      	add	r3, r2
 800901e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009022:	691a      	ldr	r2, [r3, #16]
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	691b      	ldr	r3, [r3, #16]
 8009028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800902c:	69b9      	ldr	r1, [r7, #24]
 800902e:	0148      	lsls	r0, r1, #5
 8009030:	69f9      	ldr	r1, [r7, #28]
 8009032:	4401      	add	r1, r0
 8009034:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009038:	4313      	orrs	r3, r2
 800903a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800903c:	79fb      	ldrb	r3, [r7, #7]
 800903e:	2b01      	cmp	r3, #1
 8009040:	d14b      	bne.n	80090da <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	69db      	ldr	r3, [r3, #28]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d009      	beq.n	800905e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	015a      	lsls	r2, r3, #5
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	4413      	add	r3, r2
 8009052:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009056:	461a      	mov	r2, r3
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	69db      	ldr	r3, [r3, #28]
 800905c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	791b      	ldrb	r3, [r3, #4]
 8009062:	2b01      	cmp	r3, #1
 8009064:	d128      	bne.n	80090b8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009072:	2b00      	cmp	r3, #0
 8009074:	d110      	bne.n	8009098 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009076:	69bb      	ldr	r3, [r7, #24]
 8009078:	015a      	lsls	r2, r3, #5
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	4413      	add	r3, r2
 800907e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	69ba      	ldr	r2, [r7, #24]
 8009086:	0151      	lsls	r1, r2, #5
 8009088:	69fa      	ldr	r2, [r7, #28]
 800908a:	440a      	add	r2, r1
 800908c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009090:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009094:	6013      	str	r3, [r2, #0]
 8009096:	e00f      	b.n	80090b8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	015a      	lsls	r2, r3, #5
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	4413      	add	r3, r2
 80090a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	69ba      	ldr	r2, [r7, #24]
 80090a8:	0151      	lsls	r1, r2, #5
 80090aa:	69fa      	ldr	r2, [r7, #28]
 80090ac:	440a      	add	r2, r1
 80090ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090b6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090b8:	69bb      	ldr	r3, [r7, #24]
 80090ba:	015a      	lsls	r2, r3, #5
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	4413      	add	r3, r2
 80090c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	69ba      	ldr	r2, [r7, #24]
 80090c8:	0151      	lsls	r1, r2, #5
 80090ca:	69fa      	ldr	r2, [r7, #28]
 80090cc:	440a      	add	r2, r1
 80090ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80090d6:	6013      	str	r3, [r2, #0]
 80090d8:	e169      	b.n	80093ae <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	015a      	lsls	r2, r3, #5
 80090de:	69fb      	ldr	r3, [r7, #28]
 80090e0:	4413      	add	r3, r2
 80090e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	0151      	lsls	r1, r2, #5
 80090ec:	69fa      	ldr	r2, [r7, #28]
 80090ee:	440a      	add	r2, r1
 80090f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090f4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80090f8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	791b      	ldrb	r3, [r3, #4]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d015      	beq.n	800912e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	2b00      	cmp	r3, #0
 8009108:	f000 8151 	beq.w	80093ae <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009112:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	781b      	ldrb	r3, [r3, #0]
 8009118:	f003 030f 	and.w	r3, r3, #15
 800911c:	2101      	movs	r1, #1
 800911e:	fa01 f303 	lsl.w	r3, r1, r3
 8009122:	69f9      	ldr	r1, [r7, #28]
 8009124:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009128:	4313      	orrs	r3, r2
 800912a:	634b      	str	r3, [r1, #52]	@ 0x34
 800912c:	e13f      	b.n	80093ae <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800913a:	2b00      	cmp	r3, #0
 800913c:	d116      	bne.n	800916c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800913e:	69bb      	ldr	r3, [r7, #24]
 8009140:	015a      	lsls	r2, r3, #5
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	4413      	add	r3, r2
 8009146:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	69ba      	ldr	r2, [r7, #24]
 800914e:	0151      	lsls	r1, r2, #5
 8009150:	69fa      	ldr	r2, [r7, #28]
 8009152:	440a      	add	r2, r1
 8009154:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009158:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800915c:	6013      	str	r3, [r2, #0]
 800915e:	e015      	b.n	800918c <USB_EPStartXfer+0x310>
 8009160:	e007ffff 	.word	0xe007ffff
 8009164:	fff80000 	.word	0xfff80000
 8009168:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800916c:	69bb      	ldr	r3, [r7, #24]
 800916e:	015a      	lsls	r2, r3, #5
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	4413      	add	r3, r2
 8009174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	69ba      	ldr	r2, [r7, #24]
 800917c:	0151      	lsls	r1, r2, #5
 800917e:	69fa      	ldr	r2, [r7, #28]
 8009180:	440a      	add	r2, r1
 8009182:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009186:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800918a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	68d9      	ldr	r1, [r3, #12]
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	781a      	ldrb	r2, [r3, #0]
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	691b      	ldr	r3, [r3, #16]
 8009198:	b298      	uxth	r0, r3
 800919a:	79fb      	ldrb	r3, [r7, #7]
 800919c:	9300      	str	r3, [sp, #0]
 800919e:	4603      	mov	r3, r0
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f000 f9b9 	bl	8009518 <USB_WritePacket>
 80091a6:	e102      	b.n	80093ae <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	015a      	lsls	r2, r3, #5
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	4413      	add	r3, r2
 80091b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091b4:	691a      	ldr	r2, [r3, #16]
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	0159      	lsls	r1, r3, #5
 80091ba:	69fb      	ldr	r3, [r7, #28]
 80091bc:	440b      	add	r3, r1
 80091be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091c2:	4619      	mov	r1, r3
 80091c4:	4b7c      	ldr	r3, [pc, #496]	@ (80093b8 <USB_EPStartXfer+0x53c>)
 80091c6:	4013      	ands	r3, r2
 80091c8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	015a      	lsls	r2, r3, #5
 80091ce:	69fb      	ldr	r3, [r7, #28]
 80091d0:	4413      	add	r3, r2
 80091d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091d6:	691a      	ldr	r2, [r3, #16]
 80091d8:	69bb      	ldr	r3, [r7, #24]
 80091da:	0159      	lsls	r1, r3, #5
 80091dc:	69fb      	ldr	r3, [r7, #28]
 80091de:	440b      	add	r3, r1
 80091e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091e4:	4619      	mov	r1, r3
 80091e6:	4b75      	ldr	r3, [pc, #468]	@ (80093bc <USB_EPStartXfer+0x540>)
 80091e8:	4013      	ands	r3, r2
 80091ea:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80091ec:	69bb      	ldr	r3, [r7, #24]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d12f      	bne.n	8009252 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	691b      	ldr	r3, [r3, #16]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d003      	beq.n	8009202 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	689a      	ldr	r2, [r3, #8]
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	689a      	ldr	r2, [r3, #8]
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800920a:	69bb      	ldr	r3, [r7, #24]
 800920c:	015a      	lsls	r2, r3, #5
 800920e:	69fb      	ldr	r3, [r7, #28]
 8009210:	4413      	add	r3, r2
 8009212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009216:	691a      	ldr	r2, [r3, #16]
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	6a1b      	ldr	r3, [r3, #32]
 800921c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009220:	69b9      	ldr	r1, [r7, #24]
 8009222:	0148      	lsls	r0, r1, #5
 8009224:	69f9      	ldr	r1, [r7, #28]
 8009226:	4401      	add	r1, r0
 8009228:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800922c:	4313      	orrs	r3, r2
 800922e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009230:	69bb      	ldr	r3, [r7, #24]
 8009232:	015a      	lsls	r2, r3, #5
 8009234:	69fb      	ldr	r3, [r7, #28]
 8009236:	4413      	add	r3, r2
 8009238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	69ba      	ldr	r2, [r7, #24]
 8009240:	0151      	lsls	r1, r2, #5
 8009242:	69fa      	ldr	r2, [r7, #28]
 8009244:	440a      	add	r2, r1
 8009246:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800924a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800924e:	6113      	str	r3, [r2, #16]
 8009250:	e05f      	b.n	8009312 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	691b      	ldr	r3, [r3, #16]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d123      	bne.n	80092a2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	015a      	lsls	r2, r3, #5
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	4413      	add	r3, r2
 8009262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009266:	691a      	ldr	r2, [r3, #16]
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009270:	69b9      	ldr	r1, [r7, #24]
 8009272:	0148      	lsls	r0, r1, #5
 8009274:	69f9      	ldr	r1, [r7, #28]
 8009276:	4401      	add	r1, r0
 8009278:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800927c:	4313      	orrs	r3, r2
 800927e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	015a      	lsls	r2, r3, #5
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	4413      	add	r3, r2
 8009288:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	69ba      	ldr	r2, [r7, #24]
 8009290:	0151      	lsls	r1, r2, #5
 8009292:	69fa      	ldr	r2, [r7, #28]
 8009294:	440a      	add	r2, r1
 8009296:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800929a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800929e:	6113      	str	r3, [r2, #16]
 80092a0:	e037      	b.n	8009312 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	691a      	ldr	r2, [r3, #16]
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	4413      	add	r3, r2
 80092ac:	1e5a      	subs	r2, r3, #1
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80092b6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	8afa      	ldrh	r2, [r7, #22]
 80092be:	fb03 f202 	mul.w	r2, r3, r2
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	015a      	lsls	r2, r3, #5
 80092ca:	69fb      	ldr	r3, [r7, #28]
 80092cc:	4413      	add	r3, r2
 80092ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092d2:	691a      	ldr	r2, [r3, #16]
 80092d4:	8afb      	ldrh	r3, [r7, #22]
 80092d6:	04d9      	lsls	r1, r3, #19
 80092d8:	4b39      	ldr	r3, [pc, #228]	@ (80093c0 <USB_EPStartXfer+0x544>)
 80092da:	400b      	ands	r3, r1
 80092dc:	69b9      	ldr	r1, [r7, #24]
 80092de:	0148      	lsls	r0, r1, #5
 80092e0:	69f9      	ldr	r1, [r7, #28]
 80092e2:	4401      	add	r1, r0
 80092e4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80092e8:	4313      	orrs	r3, r2
 80092ea:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	015a      	lsls	r2, r3, #5
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	4413      	add	r3, r2
 80092f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092f8:	691a      	ldr	r2, [r3, #16]
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	6a1b      	ldr	r3, [r3, #32]
 80092fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009302:	69b9      	ldr	r1, [r7, #24]
 8009304:	0148      	lsls	r0, r1, #5
 8009306:	69f9      	ldr	r1, [r7, #28]
 8009308:	4401      	add	r1, r0
 800930a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800930e:	4313      	orrs	r3, r2
 8009310:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009312:	79fb      	ldrb	r3, [r7, #7]
 8009314:	2b01      	cmp	r3, #1
 8009316:	d10d      	bne.n	8009334 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	68db      	ldr	r3, [r3, #12]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d009      	beq.n	8009334 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	68d9      	ldr	r1, [r3, #12]
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	015a      	lsls	r2, r3, #5
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	4413      	add	r3, r2
 800932c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009330:	460a      	mov	r2, r1
 8009332:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	791b      	ldrb	r3, [r3, #4]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d128      	bne.n	800938e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800933c:	69fb      	ldr	r3, [r7, #28]
 800933e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009348:	2b00      	cmp	r3, #0
 800934a:	d110      	bne.n	800936e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	015a      	lsls	r2, r3, #5
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	4413      	add	r3, r2
 8009354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	69ba      	ldr	r2, [r7, #24]
 800935c:	0151      	lsls	r1, r2, #5
 800935e:	69fa      	ldr	r2, [r7, #28]
 8009360:	440a      	add	r2, r1
 8009362:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009366:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800936a:	6013      	str	r3, [r2, #0]
 800936c:	e00f      	b.n	800938e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	015a      	lsls	r2, r3, #5
 8009372:	69fb      	ldr	r3, [r7, #28]
 8009374:	4413      	add	r3, r2
 8009376:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	69ba      	ldr	r2, [r7, #24]
 800937e:	0151      	lsls	r1, r2, #5
 8009380:	69fa      	ldr	r2, [r7, #28]
 8009382:	440a      	add	r2, r1
 8009384:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009388:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800938c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800938e:	69bb      	ldr	r3, [r7, #24]
 8009390:	015a      	lsls	r2, r3, #5
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	4413      	add	r3, r2
 8009396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	69ba      	ldr	r2, [r7, #24]
 800939e:	0151      	lsls	r1, r2, #5
 80093a0:	69fa      	ldr	r2, [r7, #28]
 80093a2:	440a      	add	r2, r1
 80093a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80093ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80093ae:	2300      	movs	r3, #0
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3720      	adds	r7, #32
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	fff80000 	.word	0xfff80000
 80093bc:	e007ffff 	.word	0xe007ffff
 80093c0:	1ff80000 	.word	0x1ff80000

080093c4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b087      	sub	sp, #28
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80093ce:	2300      	movs	r3, #0
 80093d0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80093d2:	2300      	movs	r3, #0
 80093d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	785b      	ldrb	r3, [r3, #1]
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d14a      	bne.n	8009478 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093fa:	f040 8086 	bne.w	800950a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	015a      	lsls	r2, r3, #5
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	4413      	add	r3, r2
 8009408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	683a      	ldr	r2, [r7, #0]
 8009410:	7812      	ldrb	r2, [r2, #0]
 8009412:	0151      	lsls	r1, r2, #5
 8009414:	693a      	ldr	r2, [r7, #16]
 8009416:	440a      	add	r2, r1
 8009418:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800941c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009420:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	015a      	lsls	r2, r3, #5
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	4413      	add	r3, r2
 800942c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	683a      	ldr	r2, [r7, #0]
 8009434:	7812      	ldrb	r2, [r2, #0]
 8009436:	0151      	lsls	r1, r2, #5
 8009438:	693a      	ldr	r2, [r7, #16]
 800943a:	440a      	add	r2, r1
 800943c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009440:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009444:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	3301      	adds	r3, #1
 800944a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009452:	4293      	cmp	r3, r2
 8009454:	d902      	bls.n	800945c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	75fb      	strb	r3, [r7, #23]
          break;
 800945a:	e056      	b.n	800950a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	015a      	lsls	r2, r3, #5
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	4413      	add	r3, r2
 8009466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009470:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009474:	d0e7      	beq.n	8009446 <USB_EPStopXfer+0x82>
 8009476:	e048      	b.n	800950a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	781b      	ldrb	r3, [r3, #0]
 800947c:	015a      	lsls	r2, r3, #5
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	4413      	add	r3, r2
 8009482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800948c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009490:	d13b      	bne.n	800950a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	015a      	lsls	r2, r3, #5
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	4413      	add	r3, r2
 800949c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	7812      	ldrb	r2, [r2, #0]
 80094a6:	0151      	lsls	r1, r2, #5
 80094a8:	693a      	ldr	r2, [r7, #16]
 80094aa:	440a      	add	r2, r1
 80094ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094b0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80094b4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	015a      	lsls	r2, r3, #5
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	4413      	add	r3, r2
 80094c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	683a      	ldr	r2, [r7, #0]
 80094c8:	7812      	ldrb	r2, [r2, #0]
 80094ca:	0151      	lsls	r1, r2, #5
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	440a      	add	r2, r1
 80094d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80094d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3301      	adds	r3, #1
 80094de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d902      	bls.n	80094f0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80094ea:	2301      	movs	r3, #1
 80094ec:	75fb      	strb	r3, [r7, #23]
          break;
 80094ee:	e00c      	b.n	800950a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	015a      	lsls	r2, r3, #5
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	4413      	add	r3, r2
 80094fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009504:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009508:	d0e7      	beq.n	80094da <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800950a:	7dfb      	ldrb	r3, [r7, #23]
}
 800950c:	4618      	mov	r0, r3
 800950e:	371c      	adds	r7, #28
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009518:	b480      	push	{r7}
 800951a:	b089      	sub	sp, #36	@ 0x24
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	4611      	mov	r1, r2
 8009524:	461a      	mov	r2, r3
 8009526:	460b      	mov	r3, r1
 8009528:	71fb      	strb	r3, [r7, #7]
 800952a:	4613      	mov	r3, r2
 800952c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009536:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800953a:	2b00      	cmp	r3, #0
 800953c:	d123      	bne.n	8009586 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800953e:	88bb      	ldrh	r3, [r7, #4]
 8009540:	3303      	adds	r3, #3
 8009542:	089b      	lsrs	r3, r3, #2
 8009544:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009546:	2300      	movs	r3, #0
 8009548:	61bb      	str	r3, [r7, #24]
 800954a:	e018      	b.n	800957e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800954c:	79fb      	ldrb	r3, [r7, #7]
 800954e:	031a      	lsls	r2, r3, #12
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	4413      	add	r3, r2
 8009554:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009558:	461a      	mov	r2, r3
 800955a:	69fb      	ldr	r3, [r7, #28]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	3301      	adds	r3, #1
 8009564:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009566:	69fb      	ldr	r3, [r7, #28]
 8009568:	3301      	adds	r3, #1
 800956a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800956c:	69fb      	ldr	r3, [r7, #28]
 800956e:	3301      	adds	r3, #1
 8009570:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	3301      	adds	r3, #1
 8009576:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	3301      	adds	r3, #1
 800957c:	61bb      	str	r3, [r7, #24]
 800957e:	69ba      	ldr	r2, [r7, #24]
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	429a      	cmp	r2, r3
 8009584:	d3e2      	bcc.n	800954c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009586:	2300      	movs	r3, #0
}
 8009588:	4618      	mov	r0, r3
 800958a:	3724      	adds	r7, #36	@ 0x24
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009594:	b480      	push	{r7}
 8009596:	b08b      	sub	sp, #44	@ 0x2c
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	4613      	mov	r3, r2
 80095a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80095aa:	88fb      	ldrh	r3, [r7, #6]
 80095ac:	089b      	lsrs	r3, r3, #2
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80095b2:	88fb      	ldrh	r3, [r7, #6]
 80095b4:	f003 0303 	and.w	r3, r3, #3
 80095b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80095ba:	2300      	movs	r3, #0
 80095bc:	623b      	str	r3, [r7, #32]
 80095be:	e014      	b.n	80095ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80095cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ce:	3301      	adds	r3, #1
 80095d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80095d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d4:	3301      	adds	r3, #1
 80095d6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80095d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095da:	3301      	adds	r3, #1
 80095dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80095de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e0:	3301      	adds	r3, #1
 80095e2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80095e4:	6a3b      	ldr	r3, [r7, #32]
 80095e6:	3301      	adds	r3, #1
 80095e8:	623b      	str	r3, [r7, #32]
 80095ea:	6a3a      	ldr	r2, [r7, #32]
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d3e6      	bcc.n	80095c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80095f2:	8bfb      	ldrh	r3, [r7, #30]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d01e      	beq.n	8009636 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80095f8:	2300      	movs	r3, #0
 80095fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80095fc:	69bb      	ldr	r3, [r7, #24]
 80095fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009602:	461a      	mov	r2, r3
 8009604:	f107 0310 	add.w	r3, r7, #16
 8009608:	6812      	ldr	r2, [r2, #0]
 800960a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800960c:	693a      	ldr	r2, [r7, #16]
 800960e:	6a3b      	ldr	r3, [r7, #32]
 8009610:	b2db      	uxtb	r3, r3
 8009612:	00db      	lsls	r3, r3, #3
 8009614:	fa22 f303 	lsr.w	r3, r2, r3
 8009618:	b2da      	uxtb	r2, r3
 800961a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961c:	701a      	strb	r2, [r3, #0]
      i++;
 800961e:	6a3b      	ldr	r3, [r7, #32]
 8009620:	3301      	adds	r3, #1
 8009622:	623b      	str	r3, [r7, #32]
      pDest++;
 8009624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009626:	3301      	adds	r3, #1
 8009628:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800962a:	8bfb      	ldrh	r3, [r7, #30]
 800962c:	3b01      	subs	r3, #1
 800962e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009630:	8bfb      	ldrh	r3, [r7, #30]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d1ea      	bne.n	800960c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009638:	4618      	mov	r0, r3
 800963a:	372c      	adds	r7, #44	@ 0x2c
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
 800964c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	781b      	ldrb	r3, [r3, #0]
 8009656:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	785b      	ldrb	r3, [r3, #1]
 800965c:	2b01      	cmp	r3, #1
 800965e:	d12c      	bne.n	80096ba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	015a      	lsls	r2, r3, #5
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	4413      	add	r3, r2
 8009668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	2b00      	cmp	r3, #0
 8009670:	db12      	blt.n	8009698 <USB_EPSetStall+0x54>
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d00f      	beq.n	8009698 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	015a      	lsls	r2, r3, #5
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	4413      	add	r3, r2
 8009680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	68ba      	ldr	r2, [r7, #8]
 8009688:	0151      	lsls	r1, r2, #5
 800968a:	68fa      	ldr	r2, [r7, #12]
 800968c:	440a      	add	r2, r1
 800968e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009692:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009696:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	015a      	lsls	r2, r3, #5
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	4413      	add	r3, r2
 80096a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	68ba      	ldr	r2, [r7, #8]
 80096a8:	0151      	lsls	r1, r2, #5
 80096aa:	68fa      	ldr	r2, [r7, #12]
 80096ac:	440a      	add	r2, r1
 80096ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80096b6:	6013      	str	r3, [r2, #0]
 80096b8:	e02b      	b.n	8009712 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	015a      	lsls	r2, r3, #5
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	4413      	add	r3, r2
 80096c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	db12      	blt.n	80096f2 <USB_EPSetStall+0xae>
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00f      	beq.n	80096f2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	015a      	lsls	r2, r3, #5
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	4413      	add	r3, r2
 80096da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	68ba      	ldr	r2, [r7, #8]
 80096e2:	0151      	lsls	r1, r2, #5
 80096e4:	68fa      	ldr	r2, [r7, #12]
 80096e6:	440a      	add	r2, r1
 80096e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80096f0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	015a      	lsls	r2, r3, #5
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	4413      	add	r3, r2
 80096fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	68ba      	ldr	r2, [r7, #8]
 8009702:	0151      	lsls	r1, r2, #5
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	440a      	add	r2, r1
 8009708:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800970c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009710:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009712:	2300      	movs	r3, #0
}
 8009714:	4618      	mov	r0, r3
 8009716:	3714      	adds	r7, #20
 8009718:	46bd      	mov	sp, r7
 800971a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971e:	4770      	bx	lr

08009720 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	781b      	ldrb	r3, [r3, #0]
 8009732:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	785b      	ldrb	r3, [r3, #1]
 8009738:	2b01      	cmp	r3, #1
 800973a:	d128      	bne.n	800978e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	015a      	lsls	r2, r3, #5
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	4413      	add	r3, r2
 8009744:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	0151      	lsls	r1, r2, #5
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	440a      	add	r2, r1
 8009752:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009756:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800975a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	791b      	ldrb	r3, [r3, #4]
 8009760:	2b03      	cmp	r3, #3
 8009762:	d003      	beq.n	800976c <USB_EPClearStall+0x4c>
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	791b      	ldrb	r3, [r3, #4]
 8009768:	2b02      	cmp	r3, #2
 800976a:	d138      	bne.n	80097de <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	015a      	lsls	r2, r3, #5
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	4413      	add	r3, r2
 8009774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	68ba      	ldr	r2, [r7, #8]
 800977c:	0151      	lsls	r1, r2, #5
 800977e:	68fa      	ldr	r2, [r7, #12]
 8009780:	440a      	add	r2, r1
 8009782:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009786:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800978a:	6013      	str	r3, [r2, #0]
 800978c:	e027      	b.n	80097de <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	015a      	lsls	r2, r3, #5
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	4413      	add	r3, r2
 8009796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	68ba      	ldr	r2, [r7, #8]
 800979e:	0151      	lsls	r1, r2, #5
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	440a      	add	r2, r1
 80097a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80097ac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	791b      	ldrb	r3, [r3, #4]
 80097b2:	2b03      	cmp	r3, #3
 80097b4:	d003      	beq.n	80097be <USB_EPClearStall+0x9e>
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	791b      	ldrb	r3, [r3, #4]
 80097ba:	2b02      	cmp	r3, #2
 80097bc:	d10f      	bne.n	80097de <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	015a      	lsls	r2, r3, #5
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	4413      	add	r3, r2
 80097c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68ba      	ldr	r2, [r7, #8]
 80097ce:	0151      	lsls	r1, r2, #5
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	440a      	add	r2, r1
 80097d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097dc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80097de:	2300      	movs	r3, #0
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3714      	adds	r7, #20
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b085      	sub	sp, #20
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	460b      	mov	r3, r1
 80097f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68fa      	ldr	r2, [r7, #12]
 8009806:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800980a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800980e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009816:	681a      	ldr	r2, [r3, #0]
 8009818:	78fb      	ldrb	r3, [r7, #3]
 800981a:	011b      	lsls	r3, r3, #4
 800981c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009820:	68f9      	ldr	r1, [r7, #12]
 8009822:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009826:	4313      	orrs	r3, r2
 8009828:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3714      	adds	r7, #20
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009838:	b480      	push	{r7}
 800983a:	b085      	sub	sp, #20
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	68fa      	ldr	r2, [r7, #12]
 800984e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009852:	f023 0303 	bic.w	r3, r3, #3
 8009856:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009866:	f023 0302 	bic.w	r3, r3, #2
 800986a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800986c:	2300      	movs	r3, #0
}
 800986e:	4618      	mov	r0, r3
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr

0800987a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800987a:	b480      	push	{r7}
 800987c:	b085      	sub	sp, #20
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009894:	f023 0303 	bic.w	r3, r3, #3
 8009898:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	68fa      	ldr	r2, [r7, #12]
 80098a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098a8:	f043 0302 	orr.w	r3, r3, #2
 80098ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3714      	adds	r7, #20
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80098bc:	b480      	push	{r7}
 80098be:	b085      	sub	sp, #20
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	695b      	ldr	r3, [r3, #20]
 80098c8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	699b      	ldr	r3, [r3, #24]
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	4013      	ands	r3, r2
 80098d2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80098d4:	68fb      	ldr	r3, [r7, #12]
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3714      	adds	r7, #20
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr

080098e2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80098e2:	b480      	push	{r7}
 80098e4:	b085      	sub	sp, #20
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098f4:	699b      	ldr	r3, [r3, #24]
 80098f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098fe:	69db      	ldr	r3, [r3, #28]
 8009900:	68ba      	ldr	r2, [r7, #8]
 8009902:	4013      	ands	r3, r2
 8009904:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	0c1b      	lsrs	r3, r3, #16
}
 800990a:	4618      	mov	r0, r3
 800990c:	3714      	adds	r7, #20
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr

08009916 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009916:	b480      	push	{r7}
 8009918:	b085      	sub	sp, #20
 800991a:	af00      	add	r7, sp, #0
 800991c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009928:	699b      	ldr	r3, [r3, #24]
 800992a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009932:	69db      	ldr	r3, [r3, #28]
 8009934:	68ba      	ldr	r2, [r7, #8]
 8009936:	4013      	ands	r3, r2
 8009938:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800993a:	68bb      	ldr	r3, [r7, #8]
 800993c:	b29b      	uxth	r3, r3
}
 800993e:	4618      	mov	r0, r3
 8009940:	3714      	adds	r7, #20
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr

0800994a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800994a:	b480      	push	{r7}
 800994c:	b085      	sub	sp, #20
 800994e:	af00      	add	r7, sp, #0
 8009950:	6078      	str	r0, [r7, #4]
 8009952:	460b      	mov	r3, r1
 8009954:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800995a:	78fb      	ldrb	r3, [r7, #3]
 800995c:	015a      	lsls	r2, r3, #5
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	4413      	add	r3, r2
 8009962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	68ba      	ldr	r2, [r7, #8]
 8009974:	4013      	ands	r3, r2
 8009976:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009978:	68bb      	ldr	r3, [r7, #8]
}
 800997a:	4618      	mov	r0, r3
 800997c:	3714      	adds	r7, #20
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr

08009986 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009986:	b480      	push	{r7}
 8009988:	b087      	sub	sp, #28
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
 800998e:	460b      	mov	r3, r1
 8009990:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800999c:	691b      	ldr	r3, [r3, #16]
 800999e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099a8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80099aa:	78fb      	ldrb	r3, [r7, #3]
 80099ac:	f003 030f 	and.w	r3, r3, #15
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	fa22 f303 	lsr.w	r3, r2, r3
 80099b6:	01db      	lsls	r3, r3, #7
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	693a      	ldr	r2, [r7, #16]
 80099bc:	4313      	orrs	r3, r2
 80099be:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80099c0:	78fb      	ldrb	r3, [r7, #3]
 80099c2:	015a      	lsls	r2, r3, #5
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	4413      	add	r3, r2
 80099c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	693a      	ldr	r2, [r7, #16]
 80099d0:	4013      	ands	r3, r2
 80099d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80099d4:	68bb      	ldr	r3, [r7, #8]
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	371c      	adds	r7, #28
 80099da:	46bd      	mov	sp, r7
 80099dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e0:	4770      	bx	lr

080099e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80099e2:	b480      	push	{r7}
 80099e4:	b083      	sub	sp, #12
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	695b      	ldr	r3, [r3, #20]
 80099ee:	f003 0301 	and.w	r3, r3, #1
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	370c      	adds	r7, #12
 80099f6:	46bd      	mov	sp, r7
 80099f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fc:	4770      	bx	lr
	...

08009a00 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	4b09      	ldr	r3, [pc, #36]	@ (8009a44 <USB_ActivateSetup+0x44>)
 8009a1e:	4013      	ands	r3, r2
 8009a20:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	68fa      	ldr	r2, [r7, #12]
 8009a2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3714      	adds	r7, #20
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr
 8009a44:	fffff800 	.word	0xfffff800

08009a48 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b087      	sub	sp, #28
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	60f8      	str	r0, [r7, #12]
 8009a50:	460b      	mov	r3, r1
 8009a52:	607a      	str	r2, [r7, #4]
 8009a54:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	333c      	adds	r3, #60	@ 0x3c
 8009a5e:	3304      	adds	r3, #4
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	4a26      	ldr	r2, [pc, #152]	@ (8009b00 <USB_EP0_OutStart+0xb8>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d90a      	bls.n	8009a82 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a7c:	d101      	bne.n	8009a82 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	e037      	b.n	8009af2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a88:	461a      	mov	r2, r3
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a94:	691b      	ldr	r3, [r3, #16]
 8009a96:	697a      	ldr	r2, [r7, #20]
 8009a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009aa0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	697a      	ldr	r2, [r7, #20]
 8009aac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ab0:	f043 0318 	orr.w	r3, r3, #24
 8009ab4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009abc:	691b      	ldr	r3, [r3, #16]
 8009abe:	697a      	ldr	r2, [r7, #20]
 8009ac0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ac4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009ac8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009aca:	7afb      	ldrb	r3, [r7, #11]
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d10f      	bne.n	8009af0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ad6:	461a      	mov	r2, r3
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009aea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009aee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009af0:	2300      	movs	r3, #0
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	371c      	adds	r7, #28
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop
 8009b00:	4f54300a 	.word	0x4f54300a

08009b04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b085      	sub	sp, #20
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	3301      	adds	r3, #1
 8009b14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b1c:	d901      	bls.n	8009b22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009b1e:	2303      	movs	r3, #3
 8009b20:	e01b      	b.n	8009b5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	691b      	ldr	r3, [r3, #16]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	daf2      	bge.n	8009b10 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	691b      	ldr	r3, [r3, #16]
 8009b32:	f043 0201 	orr.w	r2, r3, #1
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009b46:	d901      	bls.n	8009b4c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009b48:	2303      	movs	r3, #3
 8009b4a:	e006      	b.n	8009b5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	691b      	ldr	r3, [r3, #16]
 8009b50:	f003 0301 	and.w	r3, r3, #1
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	d0f0      	beq.n	8009b3a <USB_CoreReset+0x36>

  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
	...

08009b68 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	460b      	mov	r3, r1
 8009b72:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8009b74:	2010      	movs	r0, #16
 8009b76:	f002 f94b 	bl	800be10 <USBD_static_malloc>
 8009b7a:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d109      	bne.n	8009b96 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	32b0      	adds	r2, #176	@ 0xb0
 8009b8c:	2100      	movs	r1, #0
 8009b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009b92:	2302      	movs	r3, #2
 8009b94:	e048      	b.n	8009c28 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	32b0      	adds	r2, #176	@ 0xb0
 8009ba0:	68f9      	ldr	r1, [r7, #12]
 8009ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	32b0      	adds	r2, #176	@ 0xb0
 8009bb0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	7c1b      	ldrb	r3, [r3, #16]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10d      	bne.n	8009bde <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8009bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8009c30 <USBD_HID_Init+0xc8>)
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	f003 020f 	and.w	r2, r3, #15
 8009bca:	6879      	ldr	r1, [r7, #4]
 8009bcc:	4613      	mov	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	4413      	add	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	440b      	add	r3, r1
 8009bd6:	3326      	adds	r3, #38	@ 0x26
 8009bd8:	2207      	movs	r2, #7
 8009bda:	801a      	strh	r2, [r3, #0]
 8009bdc:	e00c      	b.n	8009bf8 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8009bde:	4b14      	ldr	r3, [pc, #80]	@ (8009c30 <USBD_HID_Init+0xc8>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	f003 020f 	and.w	r2, r3, #15
 8009be6:	6879      	ldr	r1, [r7, #4]
 8009be8:	4613      	mov	r3, r2
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	4413      	add	r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	440b      	add	r3, r1
 8009bf2:	3326      	adds	r3, #38	@ 0x26
 8009bf4:	220a      	movs	r2, #10
 8009bf6:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8009bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8009c30 <USBD_HID_Init+0xc8>)
 8009bfa:	7819      	ldrb	r1, [r3, #0]
 8009bfc:	2304      	movs	r3, #4
 8009bfe:	2203      	movs	r2, #3
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f001 fff4 	bl	800bbee <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8009c06:	4b0a      	ldr	r3, [pc, #40]	@ (8009c30 <USBD_HID_Init+0xc8>)
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	f003 020f 	and.w	r2, r3, #15
 8009c0e:	6879      	ldr	r1, [r7, #4]
 8009c10:	4613      	mov	r3, r2
 8009c12:	009b      	lsls	r3, r3, #2
 8009c14:	4413      	add	r3, r2
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	440b      	add	r3, r1
 8009c1a:	3324      	adds	r3, #36	@ 0x24
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	801a      	strh	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2200      	movs	r2, #0
 8009c24:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009c26:	2300      	movs	r3, #0
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3710      	adds	r7, #16
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	240000ce 	.word	0x240000ce

08009c34 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8009c40:	4b1f      	ldr	r3, [pc, #124]	@ (8009cc0 <USBD_HID_DeInit+0x8c>)
 8009c42:	781b      	ldrb	r3, [r3, #0]
 8009c44:	4619      	mov	r1, r3
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f001 fff7 	bl	800bc3a <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8009c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8009cc0 <USBD_HID_DeInit+0x8c>)
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	f003 020f 	and.w	r2, r3, #15
 8009c54:	6879      	ldr	r1, [r7, #4]
 8009c56:	4613      	mov	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	4413      	add	r3, r2
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	440b      	add	r3, r1
 8009c60:	3324      	adds	r3, #36	@ 0x24
 8009c62:	2200      	movs	r2, #0
 8009c64:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 8009c66:	4b16      	ldr	r3, [pc, #88]	@ (8009cc0 <USBD_HID_DeInit+0x8c>)
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	f003 020f 	and.w	r2, r3, #15
 8009c6e:	6879      	ldr	r1, [r7, #4]
 8009c70:	4613      	mov	r3, r2
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	4413      	add	r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	440b      	add	r3, r1
 8009c7a:	3326      	adds	r3, #38	@ 0x26
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	32b0      	adds	r2, #176	@ 0xb0
 8009c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d011      	beq.n	8009cb6 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	32b0      	adds	r2, #176	@ 0xb0
 8009c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f002 f8c3 	bl	800be2c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	32b0      	adds	r2, #176	@ 0xb0
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 8009cb6:	2300      	movs	r3, #0
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3708      	adds	r7, #8
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}
 8009cc0:	240000ce 	.word	0x240000ce

08009cc4 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b086      	sub	sp, #24
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	32b0      	adds	r2, #176	@ 0xb0
 8009cd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cdc:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d101      	bne.n	8009cf0 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8009cec:	2303      	movs	r3, #3
 8009cee:	e0e8      	b.n	8009ec2 <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d046      	beq.n	8009d8a <USBD_HID_Setup+0xc6>
 8009cfc:	2b20      	cmp	r3, #32
 8009cfe:	f040 80d8 	bne.w	8009eb2 <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	785b      	ldrb	r3, [r3, #1]
 8009d06:	3b02      	subs	r3, #2
 8009d08:	2b09      	cmp	r3, #9
 8009d0a:	d836      	bhi.n	8009d7a <USBD_HID_Setup+0xb6>
 8009d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8009d14 <USBD_HID_Setup+0x50>)
 8009d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d12:	bf00      	nop
 8009d14:	08009d6b 	.word	0x08009d6b
 8009d18:	08009d4b 	.word	0x08009d4b
 8009d1c:	08009d7b 	.word	0x08009d7b
 8009d20:	08009d7b 	.word	0x08009d7b
 8009d24:	08009d7b 	.word	0x08009d7b
 8009d28:	08009d7b 	.word	0x08009d7b
 8009d2c:	08009d7b 	.word	0x08009d7b
 8009d30:	08009d7b 	.word	0x08009d7b
 8009d34:	08009d59 	.word	0x08009d59
 8009d38:	08009d3d 	.word	0x08009d3d
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	885b      	ldrh	r3, [r3, #2]
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	461a      	mov	r2, r3
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	601a      	str	r2, [r3, #0]
          break;
 8009d48:	e01e      	b.n	8009d88 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	4619      	mov	r1, r3
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f001 fbdf 	bl	800b514 <USBD_CtlSendData>
          break;
 8009d56:	e017      	b.n	8009d88 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	885b      	ldrh	r3, [r3, #2]
 8009d5c:	0a1b      	lsrs	r3, r3, #8
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	461a      	mov	r2, r3
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	605a      	str	r2, [r3, #4]
          break;
 8009d68:	e00e      	b.n	8009d88 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	3304      	adds	r3, #4
 8009d6e:	2201      	movs	r2, #1
 8009d70:	4619      	mov	r1, r3
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f001 fbce 	bl	800b514 <USBD_CtlSendData>
          break;
 8009d78:	e006      	b.n	8009d88 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009d7a:	6839      	ldr	r1, [r7, #0]
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f001 fb4c 	bl	800b41a <USBD_CtlError>
          ret = USBD_FAIL;
 8009d82:	2303      	movs	r3, #3
 8009d84:	75fb      	strb	r3, [r7, #23]
          break;
 8009d86:	bf00      	nop
      }
      break;
 8009d88:	e09a      	b.n	8009ec0 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	785b      	ldrb	r3, [r3, #1]
 8009d8e:	2b0b      	cmp	r3, #11
 8009d90:	f200 8086 	bhi.w	8009ea0 <USBD_HID_Setup+0x1dc>
 8009d94:	a201      	add	r2, pc, #4	@ (adr r2, 8009d9c <USBD_HID_Setup+0xd8>)
 8009d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d9a:	bf00      	nop
 8009d9c:	08009dcd 	.word	0x08009dcd
 8009da0:	08009eaf 	.word	0x08009eaf
 8009da4:	08009ea1 	.word	0x08009ea1
 8009da8:	08009ea1 	.word	0x08009ea1
 8009dac:	08009ea1 	.word	0x08009ea1
 8009db0:	08009ea1 	.word	0x08009ea1
 8009db4:	08009df7 	.word	0x08009df7
 8009db8:	08009ea1 	.word	0x08009ea1
 8009dbc:	08009ea1 	.word	0x08009ea1
 8009dc0:	08009ea1 	.word	0x08009ea1
 8009dc4:	08009e4f 	.word	0x08009e4f
 8009dc8:	08009e79 	.word	0x08009e79
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	2b03      	cmp	r3, #3
 8009dd6:	d107      	bne.n	8009de8 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009dd8:	f107 030a 	add.w	r3, r7, #10
 8009ddc:	2202      	movs	r2, #2
 8009dde:	4619      	mov	r1, r3
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f001 fb97 	bl	800b514 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009de6:	e063      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009de8:	6839      	ldr	r1, [r7, #0]
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f001 fb15 	bl	800b41a <USBD_CtlError>
            ret = USBD_FAIL;
 8009df0:	2303      	movs	r3, #3
 8009df2:	75fb      	strb	r3, [r7, #23]
          break;
 8009df4:	e05c      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	885b      	ldrh	r3, [r3, #2]
 8009dfa:	0a1b      	lsrs	r3, r3, #8
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	2b22      	cmp	r3, #34	@ 0x22
 8009e00:	d108      	bne.n	8009e14 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	88db      	ldrh	r3, [r3, #6]
 8009e06:	2b4a      	cmp	r3, #74	@ 0x4a
 8009e08:	bf28      	it	cs
 8009e0a:	234a      	movcs	r3, #74	@ 0x4a
 8009e0c:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8009e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8009ecc <USBD_HID_Setup+0x208>)
 8009e10:	613b      	str	r3, [r7, #16]
 8009e12:	e015      	b.n	8009e40 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	885b      	ldrh	r3, [r3, #2]
 8009e18:	0a1b      	lsrs	r3, r3, #8
 8009e1a:	b29b      	uxth	r3, r3
 8009e1c:	2b21      	cmp	r3, #33	@ 0x21
 8009e1e:	d108      	bne.n	8009e32 <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 8009e20:	4b2b      	ldr	r3, [pc, #172]	@ (8009ed0 <USBD_HID_Setup+0x20c>)
 8009e22:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	88db      	ldrh	r3, [r3, #6]
 8009e28:	2b09      	cmp	r3, #9
 8009e2a:	bf28      	it	cs
 8009e2c:	2309      	movcs	r3, #9
 8009e2e:	82bb      	strh	r3, [r7, #20]
 8009e30:	e006      	b.n	8009e40 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8009e32:	6839      	ldr	r1, [r7, #0]
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f001 faf0 	bl	800b41a <USBD_CtlError>
            ret = USBD_FAIL;
 8009e3a:	2303      	movs	r3, #3
 8009e3c:	75fb      	strb	r3, [r7, #23]
            break;
 8009e3e:	e037      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8009e40:	8abb      	ldrh	r3, [r7, #20]
 8009e42:	461a      	mov	r2, r3
 8009e44:	6939      	ldr	r1, [r7, #16]
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f001 fb64 	bl	800b514 <USBD_CtlSendData>
          break;
 8009e4c:	e030      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b03      	cmp	r3, #3
 8009e58:	d107      	bne.n	8009e6a <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	3308      	adds	r3, #8
 8009e5e:	2201      	movs	r2, #1
 8009e60:	4619      	mov	r1, r3
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f001 fb56 	bl	800b514 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e68:	e022      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f001 fad4 	bl	800b41a <USBD_CtlError>
            ret = USBD_FAIL;
 8009e72:	2303      	movs	r3, #3
 8009e74:	75fb      	strb	r3, [r7, #23]
          break;
 8009e76:	e01b      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	2b03      	cmp	r3, #3
 8009e82:	d106      	bne.n	8009e92 <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	885b      	ldrh	r3, [r3, #2]
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e90:	e00e      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009e92:	6839      	ldr	r1, [r7, #0]
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f001 fac0 	bl	800b41a <USBD_CtlError>
            ret = USBD_FAIL;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	75fb      	strb	r3, [r7, #23]
          break;
 8009e9e:	e007      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009ea0:	6839      	ldr	r1, [r7, #0]
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f001 fab9 	bl	800b41a <USBD_CtlError>
          ret = USBD_FAIL;
 8009ea8:	2303      	movs	r3, #3
 8009eaa:	75fb      	strb	r3, [r7, #23]
          break;
 8009eac:	e000      	b.n	8009eb0 <USBD_HID_Setup+0x1ec>
          break;
 8009eae:	bf00      	nop
      }
      break;
 8009eb0:	e006      	b.n	8009ec0 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f001 fab0 	bl	800b41a <USBD_CtlError>
      ret = USBD_FAIL;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	75fb      	strb	r3, [r7, #23]
      break;
 8009ebe:	bf00      	nop
  }

  return (uint8_t)ret;
 8009ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3718      	adds	r7, #24
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop
 8009ecc:	24000084 	.word	0x24000084
 8009ed0:	2400006c 	.word	0x2400006c

08009ed4 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009edc:	2181      	movs	r1, #129	@ 0x81
 8009ede:	4809      	ldr	r0, [pc, #36]	@ (8009f04 <USBD_HID_GetFSCfgDesc+0x30>)
 8009ee0:	f000 fc3b 	bl	800a75a <USBD_GetEpDesc>
 8009ee4:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	220a      	movs	r2, #10
 8009ef0:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2222      	movs	r2, #34	@ 0x22
 8009ef6:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009ef8:	4b02      	ldr	r3, [pc, #8]	@ (8009f04 <USBD_HID_GetFSCfgDesc+0x30>)
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3710      	adds	r7, #16
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
 8009f02:	bf00      	nop
 8009f04:	24000048 	.word	0x24000048

08009f08 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b084      	sub	sp, #16
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009f10:	2181      	movs	r1, #129	@ 0x81
 8009f12:	4809      	ldr	r0, [pc, #36]	@ (8009f38 <USBD_HID_GetHSCfgDesc+0x30>)
 8009f14:	f000 fc21 	bl	800a75a <USBD_GetEpDesc>
 8009f18:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d002      	beq.n	8009f26 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2207      	movs	r2, #7
 8009f24:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2222      	movs	r2, #34	@ 0x22
 8009f2a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009f2c:	4b02      	ldr	r3, [pc, #8]	@ (8009f38 <USBD_HID_GetHSCfgDesc+0x30>)
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3710      	adds	r7, #16
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	24000048 	.word	0x24000048

08009f3c <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009f44:	2181      	movs	r1, #129	@ 0x81
 8009f46:	4809      	ldr	r0, [pc, #36]	@ (8009f6c <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 8009f48:	f000 fc07 	bl	800a75a <USBD_GetEpDesc>
 8009f4c:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d002      	beq.n	8009f5a <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	220a      	movs	r2, #10
 8009f58:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2222      	movs	r2, #34	@ 0x22
 8009f5e:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009f60:	4b02      	ldr	r3, [pc, #8]	@ (8009f6c <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3710      	adds	r7, #16
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}
 8009f6a:	bf00      	nop
 8009f6c:	24000048 	.word	0x24000048

08009f70 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	460b      	mov	r3, r1
 8009f7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	32b0      	adds	r2, #176	@ 0xb0
 8009f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009f8e:	2300      	movs	r3, #0
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	220a      	movs	r2, #10
 8009fa8:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8009faa:	4b03      	ldr	r3, [pc, #12]	@ (8009fb8 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	370c      	adds	r7, #12
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr
 8009fb8:	24000078 	.word	0x24000078

08009fbc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b086      	sub	sp, #24
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d101      	bne.n	8009fd4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009fd0:	2303      	movs	r3, #3
 8009fd2:	e01f      	b.n	800a014 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d003      	beq.n	8009ffa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	68ba      	ldr	r2, [r7, #8]
 8009ff6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	79fa      	ldrb	r2, [r7, #7]
 800a006:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a008:	68f8      	ldr	r0, [r7, #12]
 800a00a:	f001 fd85 	bl	800bb18 <USBD_LL_Init>
 800a00e:	4603      	mov	r3, r0
 800a010:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a012:	7dfb      	ldrb	r3, [r7, #23]
}
 800a014:	4618      	mov	r0, r3
 800a016:	3718      	adds	r7, #24
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}

0800a01c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a026:	2300      	movs	r3, #0
 800a028:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d101      	bne.n	800a034 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a030:	2303      	movs	r3, #3
 800a032:	e025      	b.n	800a080 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	683a      	ldr	r2, [r7, #0]
 800a038:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	32ae      	adds	r2, #174	@ 0xae
 800a046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a04a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d00f      	beq.n	800a070 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	32ae      	adds	r2, #174	@ 0xae
 800a05a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a05e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a060:	f107 020e 	add.w	r2, r7, #14
 800a064:	4610      	mov	r0, r2
 800a066:	4798      	blx	r3
 800a068:	4602      	mov	r2, r0
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a076:	1c5a      	adds	r2, r3, #1
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b082      	sub	sp, #8
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f001 fd91 	bl	800bbb8 <USBD_LL_Start>
 800a096:	4603      	mov	r3, r0
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3708      	adds	r7, #8
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a0a8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	370c      	adds	r7, #12
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b084      	sub	sp, #16
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
 800a0be:	460b      	mov	r3, r1
 800a0c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d009      	beq.n	800a0e4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	78fa      	ldrb	r2, [r7, #3]
 800a0da:	4611      	mov	r1, r2
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	4798      	blx	r3
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a0e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3710      	adds	r7, #16
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}

0800a0ee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0ee:	b580      	push	{r7, lr}
 800a0f0:	b084      	sub	sp, #16
 800a0f2:	af00      	add	r7, sp, #0
 800a0f4:	6078      	str	r0, [r7, #4]
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	78fa      	ldrb	r2, [r7, #3]
 800a108:	4611      	mov	r1, r2
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	4798      	blx	r3
 800a10e:	4603      	mov	r3, r0
 800a110:	2b00      	cmp	r3, #0
 800a112:	d001      	beq.n	800a118 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a114:	2303      	movs	r3, #3
 800a116:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a118:	7bfb      	ldrb	r3, [r7, #15]
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3710      	adds	r7, #16
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}

0800a122 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b084      	sub	sp, #16
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
 800a12a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a132:	6839      	ldr	r1, [r7, #0]
 800a134:	4618      	mov	r0, r3
 800a136:	f001 f936 	bl	800b3a6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2201      	movs	r2, #1
 800a13e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a148:	461a      	mov	r2, r3
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a156:	f003 031f 	and.w	r3, r3, #31
 800a15a:	2b02      	cmp	r3, #2
 800a15c:	d01a      	beq.n	800a194 <USBD_LL_SetupStage+0x72>
 800a15e:	2b02      	cmp	r3, #2
 800a160:	d822      	bhi.n	800a1a8 <USBD_LL_SetupStage+0x86>
 800a162:	2b00      	cmp	r3, #0
 800a164:	d002      	beq.n	800a16c <USBD_LL_SetupStage+0x4a>
 800a166:	2b01      	cmp	r3, #1
 800a168:	d00a      	beq.n	800a180 <USBD_LL_SetupStage+0x5e>
 800a16a:	e01d      	b.n	800a1a8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a172:	4619      	mov	r1, r3
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fb63 	bl	800a840 <USBD_StdDevReq>
 800a17a:	4603      	mov	r3, r0
 800a17c:	73fb      	strb	r3, [r7, #15]
      break;
 800a17e:	e020      	b.n	800a1c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a186:	4619      	mov	r1, r3
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f000 fbcb 	bl	800a924 <USBD_StdItfReq>
 800a18e:	4603      	mov	r3, r0
 800a190:	73fb      	strb	r3, [r7, #15]
      break;
 800a192:	e016      	b.n	800a1c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a19a:	4619      	mov	r1, r3
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 fc2d 	bl	800a9fc <USBD_StdEPReq>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	73fb      	strb	r3, [r7, #15]
      break;
 800a1a6:	e00c      	b.n	800a1c2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a1ae:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f001 fd5e 	bl	800bc78 <USBD_LL_StallEP>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	73fb      	strb	r3, [r7, #15]
      break;
 800a1c0:	bf00      	nop
  }

  return ret;
 800a1c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3710      	adds	r7, #16
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}

0800a1cc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b086      	sub	sp, #24
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	60f8      	str	r0, [r7, #12]
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	607a      	str	r2, [r7, #4]
 800a1d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a1de:	7afb      	ldrb	r3, [r7, #11]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d16e      	bne.n	800a2c2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a1ea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a1f2:	2b03      	cmp	r3, #3
 800a1f4:	f040 8098 	bne.w	800a328 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	689a      	ldr	r2, [r3, #8]
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	429a      	cmp	r2, r3
 800a202:	d913      	bls.n	800a22c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	689a      	ldr	r2, [r3, #8]
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	1ad2      	subs	r2, r2, r3
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	68da      	ldr	r2, [r3, #12]
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	4293      	cmp	r3, r2
 800a21c:	bf28      	it	cs
 800a21e:	4613      	movcs	r3, r2
 800a220:	461a      	mov	r2, r3
 800a222:	6879      	ldr	r1, [r7, #4]
 800a224:	68f8      	ldr	r0, [r7, #12]
 800a226:	f001 f9a1 	bl	800b56c <USBD_CtlContinueRx>
 800a22a:	e07d      	b.n	800a328 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a232:	f003 031f 	and.w	r3, r3, #31
 800a236:	2b02      	cmp	r3, #2
 800a238:	d014      	beq.n	800a264 <USBD_LL_DataOutStage+0x98>
 800a23a:	2b02      	cmp	r3, #2
 800a23c:	d81d      	bhi.n	800a27a <USBD_LL_DataOutStage+0xae>
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d002      	beq.n	800a248 <USBD_LL_DataOutStage+0x7c>
 800a242:	2b01      	cmp	r3, #1
 800a244:	d003      	beq.n	800a24e <USBD_LL_DataOutStage+0x82>
 800a246:	e018      	b.n	800a27a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a248:	2300      	movs	r3, #0
 800a24a:	75bb      	strb	r3, [r7, #22]
            break;
 800a24c:	e018      	b.n	800a280 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a254:	b2db      	uxtb	r3, r3
 800a256:	4619      	mov	r1, r3
 800a258:	68f8      	ldr	r0, [r7, #12]
 800a25a:	f000 fa64 	bl	800a726 <USBD_CoreFindIF>
 800a25e:	4603      	mov	r3, r0
 800a260:	75bb      	strb	r3, [r7, #22]
            break;
 800a262:	e00d      	b.n	800a280 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	4619      	mov	r1, r3
 800a26e:	68f8      	ldr	r0, [r7, #12]
 800a270:	f000 fa66 	bl	800a740 <USBD_CoreFindEP>
 800a274:	4603      	mov	r3, r0
 800a276:	75bb      	strb	r3, [r7, #22]
            break;
 800a278:	e002      	b.n	800a280 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a27a:	2300      	movs	r3, #0
 800a27c:	75bb      	strb	r3, [r7, #22]
            break;
 800a27e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a280:	7dbb      	ldrb	r3, [r7, #22]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d119      	bne.n	800a2ba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b03      	cmp	r3, #3
 800a290:	d113      	bne.n	800a2ba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a292:	7dba      	ldrb	r2, [r7, #22]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	32ae      	adds	r2, #174	@ 0xae
 800a298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a29c:	691b      	ldr	r3, [r3, #16]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d00b      	beq.n	800a2ba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a2a2:	7dba      	ldrb	r2, [r7, #22]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a2aa:	7dba      	ldrb	r2, [r7, #22]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	32ae      	adds	r2, #174	@ 0xae
 800a2b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2b4:	691b      	ldr	r3, [r3, #16]
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a2ba:	68f8      	ldr	r0, [r7, #12]
 800a2bc:	f001 f967 	bl	800b58e <USBD_CtlSendStatus>
 800a2c0:	e032      	b.n	800a328 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a2c2:	7afb      	ldrb	r3, [r7, #11]
 800a2c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	4619      	mov	r1, r3
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f000 fa37 	bl	800a740 <USBD_CoreFindEP>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a2d6:	7dbb      	ldrb	r3, [r7, #22]
 800a2d8:	2bff      	cmp	r3, #255	@ 0xff
 800a2da:	d025      	beq.n	800a328 <USBD_LL_DataOutStage+0x15c>
 800a2dc:	7dbb      	ldrb	r3, [r7, #22]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d122      	bne.n	800a328 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2e8:	b2db      	uxtb	r3, r3
 800a2ea:	2b03      	cmp	r3, #3
 800a2ec:	d117      	bne.n	800a31e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a2ee:	7dba      	ldrb	r2, [r7, #22]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	32ae      	adds	r2, #174	@ 0xae
 800a2f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f8:	699b      	ldr	r3, [r3, #24]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d00f      	beq.n	800a31e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a2fe:	7dba      	ldrb	r2, [r7, #22]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a306:	7dba      	ldrb	r2, [r7, #22]
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	32ae      	adds	r2, #174	@ 0xae
 800a30c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	7afa      	ldrb	r2, [r7, #11]
 800a314:	4611      	mov	r1, r2
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	4798      	blx	r3
 800a31a:	4603      	mov	r3, r0
 800a31c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a31e:	7dfb      	ldrb	r3, [r7, #23]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d001      	beq.n	800a328 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a324:	7dfb      	ldrb	r3, [r7, #23]
 800a326:	e000      	b.n	800a32a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a328:	2300      	movs	r3, #0
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3718      	adds	r7, #24
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}

0800a332 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a332:	b580      	push	{r7, lr}
 800a334:	b086      	sub	sp, #24
 800a336:	af00      	add	r7, sp, #0
 800a338:	60f8      	str	r0, [r7, #12]
 800a33a:	460b      	mov	r3, r1
 800a33c:	607a      	str	r2, [r7, #4]
 800a33e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a340:	7afb      	ldrb	r3, [r7, #11]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d16f      	bne.n	800a426 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	3314      	adds	r3, #20
 800a34a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a352:	2b02      	cmp	r3, #2
 800a354:	d15a      	bne.n	800a40c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	689a      	ldr	r2, [r3, #8]
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	68db      	ldr	r3, [r3, #12]
 800a35e:	429a      	cmp	r2, r3
 800a360:	d914      	bls.n	800a38c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	689a      	ldr	r2, [r3, #8]
 800a366:	693b      	ldr	r3, [r7, #16]
 800a368:	68db      	ldr	r3, [r3, #12]
 800a36a:	1ad2      	subs	r2, r2, r3
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	689b      	ldr	r3, [r3, #8]
 800a374:	461a      	mov	r2, r3
 800a376:	6879      	ldr	r1, [r7, #4]
 800a378:	68f8      	ldr	r0, [r7, #12]
 800a37a:	f001 f8e6 	bl	800b54a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a37e:	2300      	movs	r3, #0
 800a380:	2200      	movs	r2, #0
 800a382:	2100      	movs	r1, #0
 800a384:	68f8      	ldr	r0, [r7, #12]
 800a386:	f001 fd21 	bl	800bdcc <USBD_LL_PrepareReceive>
 800a38a:	e03f      	b.n	800a40c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	68da      	ldr	r2, [r3, #12]
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	429a      	cmp	r2, r3
 800a396:	d11c      	bne.n	800a3d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	685a      	ldr	r2, [r3, #4]
 800a39c:	693b      	ldr	r3, [r7, #16]
 800a39e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a3a0:	429a      	cmp	r2, r3
 800a3a2:	d316      	bcc.n	800a3d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	685a      	ldr	r2, [r3, #4]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d20f      	bcs.n	800a3d2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	2100      	movs	r1, #0
 800a3b6:	68f8      	ldr	r0, [r7, #12]
 800a3b8:	f001 f8c7 	bl	800b54a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	68f8      	ldr	r0, [r7, #12]
 800a3cc:	f001 fcfe 	bl	800bdcc <USBD_LL_PrepareReceive>
 800a3d0:	e01c      	b.n	800a40c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	2b03      	cmp	r3, #3
 800a3dc:	d10f      	bne.n	800a3fe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3e4:	68db      	ldr	r3, [r3, #12]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d009      	beq.n	800a3fe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3f8:	68db      	ldr	r3, [r3, #12]
 800a3fa:	68f8      	ldr	r0, [r7, #12]
 800a3fc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3fe:	2180      	movs	r1, #128	@ 0x80
 800a400:	68f8      	ldr	r0, [r7, #12]
 800a402:	f001 fc39 	bl	800bc78 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f001 f8d4 	bl	800b5b4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a412:	2b00      	cmp	r3, #0
 800a414:	d03a      	beq.n	800a48c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a416:	68f8      	ldr	r0, [r7, #12]
 800a418:	f7ff fe42 	bl	800a0a0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2200      	movs	r2, #0
 800a420:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a424:	e032      	b.n	800a48c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a426:	7afb      	ldrb	r3, [r7, #11]
 800a428:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a42c:	b2db      	uxtb	r3, r3
 800a42e:	4619      	mov	r1, r3
 800a430:	68f8      	ldr	r0, [r7, #12]
 800a432:	f000 f985 	bl	800a740 <USBD_CoreFindEP>
 800a436:	4603      	mov	r3, r0
 800a438:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a43a:	7dfb      	ldrb	r3, [r7, #23]
 800a43c:	2bff      	cmp	r3, #255	@ 0xff
 800a43e:	d025      	beq.n	800a48c <USBD_LL_DataInStage+0x15a>
 800a440:	7dfb      	ldrb	r3, [r7, #23]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d122      	bne.n	800a48c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a44c:	b2db      	uxtb	r3, r3
 800a44e:	2b03      	cmp	r3, #3
 800a450:	d11c      	bne.n	800a48c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a452:	7dfa      	ldrb	r2, [r7, #23]
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	32ae      	adds	r2, #174	@ 0xae
 800a458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a45c:	695b      	ldr	r3, [r3, #20]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d014      	beq.n	800a48c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a462:	7dfa      	ldrb	r2, [r7, #23]
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a46a:	7dfa      	ldrb	r2, [r7, #23]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	32ae      	adds	r2, #174	@ 0xae
 800a470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a474:	695b      	ldr	r3, [r3, #20]
 800a476:	7afa      	ldrb	r2, [r7, #11]
 800a478:	4611      	mov	r1, r2
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	4798      	blx	r3
 800a47e:	4603      	mov	r3, r0
 800a480:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a482:	7dbb      	ldrb	r3, [r7, #22]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d001      	beq.n	800a48c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a488:	7dbb      	ldrb	r3, [r7, #22]
 800a48a:	e000      	b.n	800a48e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a48c:	2300      	movs	r3, #0
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3718      	adds	r7, #24
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}

0800a496 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a496:	b580      	push	{r7, lr}
 800a498:	b084      	sub	sp, #16
 800a49a:	af00      	add	r7, sp, #0
 800a49c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d014      	beq.n	800a4fc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d00e      	beq.n	800a4fc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	687a      	ldr	r2, [r7, #4]
 800a4e8:	6852      	ldr	r2, [r2, #4]
 800a4ea:	b2d2      	uxtb	r2, r2
 800a4ec:	4611      	mov	r1, r2
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	4798      	blx	r3
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d001      	beq.n	800a4fc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a4f8:	2303      	movs	r3, #3
 800a4fa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4fc:	2340      	movs	r3, #64	@ 0x40
 800a4fe:	2200      	movs	r2, #0
 800a500:	2100      	movs	r1, #0
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f001 fb73 	bl	800bbee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2201      	movs	r2, #1
 800a50c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2240      	movs	r2, #64	@ 0x40
 800a514:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a518:	2340      	movs	r3, #64	@ 0x40
 800a51a:	2200      	movs	r2, #0
 800a51c:	2180      	movs	r1, #128	@ 0x80
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f001 fb65 	bl	800bbee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2240      	movs	r2, #64	@ 0x40
 800a52e:	621a      	str	r2, [r3, #32]

  return ret;
 800a530:	7bfb      	ldrb	r3, [r7, #15]
}
 800a532:	4618      	mov	r0, r3
 800a534:	3710      	adds	r7, #16
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a53a:	b480      	push	{r7}
 800a53c:	b083      	sub	sp, #12
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	460b      	mov	r3, r1
 800a544:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	78fa      	ldrb	r2, [r7, #3]
 800a54a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a54c:	2300      	movs	r3, #0
}
 800a54e:	4618      	mov	r0, r3
 800a550:	370c      	adds	r7, #12
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr

0800a55a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a55a:	b480      	push	{r7}
 800a55c:	b083      	sub	sp, #12
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	2b04      	cmp	r3, #4
 800a56c:	d006      	beq.n	800a57c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a574:	b2da      	uxtb	r2, r3
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2204      	movs	r2, #4
 800a580:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a584:	2300      	movs	r3, #0
}
 800a586:	4618      	mov	r0, r3
 800a588:	370c      	adds	r7, #12
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr

0800a592 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a592:	b480      	push	{r7}
 800a594:	b083      	sub	sp, #12
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b04      	cmp	r3, #4
 800a5a4:	d106      	bne.n	800a5b4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a5ac:	b2da      	uxtb	r2, r3
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a5b4:	2300      	movs	r3, #0
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	370c      	adds	r7, #12
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c0:	4770      	bx	lr

0800a5c2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a5c2:	b580      	push	{r7, lr}
 800a5c4:	b082      	sub	sp, #8
 800a5c6:	af00      	add	r7, sp, #0
 800a5c8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	2b03      	cmp	r3, #3
 800a5d4:	d110      	bne.n	800a5f8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d00b      	beq.n	800a5f8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5e6:	69db      	ldr	r3, [r3, #28]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d005      	beq.n	800a5f8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5f2:	69db      	ldr	r3, [r3, #28]
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a5f8:	2300      	movs	r3, #0
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3708      	adds	r7, #8
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b082      	sub	sp, #8
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
 800a60a:	460b      	mov	r3, r1
 800a60c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	32ae      	adds	r2, #174	@ 0xae
 800a618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d101      	bne.n	800a624 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a620:	2303      	movs	r3, #3
 800a622:	e01c      	b.n	800a65e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a62a:	b2db      	uxtb	r3, r3
 800a62c:	2b03      	cmp	r3, #3
 800a62e:	d115      	bne.n	800a65c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	32ae      	adds	r2, #174	@ 0xae
 800a63a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a63e:	6a1b      	ldr	r3, [r3, #32]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00b      	beq.n	800a65c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	32ae      	adds	r2, #174	@ 0xae
 800a64e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a652:	6a1b      	ldr	r3, [r3, #32]
 800a654:	78fa      	ldrb	r2, [r7, #3]
 800a656:	4611      	mov	r1, r2
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3708      	adds	r7, #8
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}

0800a666 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a666:	b580      	push	{r7, lr}
 800a668:	b082      	sub	sp, #8
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	6078      	str	r0, [r7, #4]
 800a66e:	460b      	mov	r3, r1
 800a670:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	32ae      	adds	r2, #174	@ 0xae
 800a67c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d101      	bne.n	800a688 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a684:	2303      	movs	r3, #3
 800a686:	e01c      	b.n	800a6c2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a68e:	b2db      	uxtb	r3, r3
 800a690:	2b03      	cmp	r3, #3
 800a692:	d115      	bne.n	800a6c0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	32ae      	adds	r2, #174	@ 0xae
 800a69e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00b      	beq.n	800a6c0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	32ae      	adds	r2, #174	@ 0xae
 800a6b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6b8:	78fa      	ldrb	r2, [r7, #3]
 800a6ba:	4611      	mov	r1, r2
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3708      	adds	r7, #8
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}

0800a6ca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a6ca:	b480      	push	{r7}
 800a6cc:	b083      	sub	sp, #12
 800a6ce:	af00      	add	r7, sp, #0
 800a6d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d00e      	beq.n	800a71c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	687a      	ldr	r2, [r7, #4]
 800a708:	6852      	ldr	r2, [r2, #4]
 800a70a:	b2d2      	uxtb	r2, r2
 800a70c:	4611      	mov	r1, r2
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	4798      	blx	r3
 800a712:	4603      	mov	r3, r0
 800a714:	2b00      	cmp	r3, #0
 800a716:	d001      	beq.n	800a71c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a718:	2303      	movs	r3, #3
 800a71a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3710      	adds	r7, #16
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}

0800a726 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a726:	b480      	push	{r7}
 800a728:	b083      	sub	sp, #12
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
 800a72e:	460b      	mov	r3, r1
 800a730:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a732:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a734:	4618      	mov	r0, r3
 800a736:	370c      	adds	r7, #12
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a740:	b480      	push	{r7}
 800a742:	b083      	sub	sp, #12
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	460b      	mov	r3, r1
 800a74a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a74c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a74e:	4618      	mov	r0, r3
 800a750:	370c      	adds	r7, #12
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr

0800a75a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a75a:	b580      	push	{r7, lr}
 800a75c:	b086      	sub	sp, #24
 800a75e:	af00      	add	r7, sp, #0
 800a760:	6078      	str	r0, [r7, #4]
 800a762:	460b      	mov	r3, r1
 800a764:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a76e:	2300      	movs	r3, #0
 800a770:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	885b      	ldrh	r3, [r3, #2]
 800a776:	b29b      	uxth	r3, r3
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	7812      	ldrb	r2, [r2, #0]
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d91f      	bls.n	800a7c0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a786:	e013      	b.n	800a7b0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a788:	f107 030a 	add.w	r3, r7, #10
 800a78c:	4619      	mov	r1, r3
 800a78e:	6978      	ldr	r0, [r7, #20]
 800a790:	f000 f81b 	bl	800a7ca <USBD_GetNextDesc>
 800a794:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a796:	697b      	ldr	r3, [r7, #20]
 800a798:	785b      	ldrb	r3, [r3, #1]
 800a79a:	2b05      	cmp	r3, #5
 800a79c:	d108      	bne.n	800a7b0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	789b      	ldrb	r3, [r3, #2]
 800a7a6:	78fa      	ldrb	r2, [r7, #3]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d008      	beq.n	800a7be <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	885b      	ldrh	r3, [r3, #2]
 800a7b4:	b29a      	uxth	r2, r3
 800a7b6:	897b      	ldrh	r3, [r7, #10]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d8e5      	bhi.n	800a788 <USBD_GetEpDesc+0x2e>
 800a7bc:	e000      	b.n	800a7c0 <USBD_GetEpDesc+0x66>
          break;
 800a7be:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a7c0:	693b      	ldr	r3, [r7, #16]
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3718      	adds	r7, #24
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}

0800a7ca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b085      	sub	sp, #20
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
 800a7d2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	881b      	ldrh	r3, [r3, #0]
 800a7dc:	68fa      	ldr	r2, [r7, #12]
 800a7de:	7812      	ldrb	r2, [r2, #0]
 800a7e0:	4413      	add	r3, r2
 800a7e2:	b29a      	uxth	r2, r3
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4413      	add	r3, r2
 800a7f2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3714      	adds	r7, #20
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a800:	4770      	bx	lr

0800a802 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a802:	b480      	push	{r7}
 800a804:	b087      	sub	sp, #28
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	781b      	ldrb	r3, [r3, #0]
 800a812:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	3301      	adds	r3, #1
 800a818:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	781b      	ldrb	r3, [r3, #0]
 800a81e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a820:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a824:	021b      	lsls	r3, r3, #8
 800a826:	b21a      	sxth	r2, r3
 800a828:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a82c:	4313      	orrs	r3, r2
 800a82e:	b21b      	sxth	r3, r3
 800a830:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a832:	89fb      	ldrh	r3, [r7, #14]
}
 800a834:	4618      	mov	r0, r3
 800a836:	371c      	adds	r7, #28
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a84a:	2300      	movs	r3, #0
 800a84c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	781b      	ldrb	r3, [r3, #0]
 800a852:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a856:	2b40      	cmp	r3, #64	@ 0x40
 800a858:	d005      	beq.n	800a866 <USBD_StdDevReq+0x26>
 800a85a:	2b40      	cmp	r3, #64	@ 0x40
 800a85c:	d857      	bhi.n	800a90e <USBD_StdDevReq+0xce>
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d00f      	beq.n	800a882 <USBD_StdDevReq+0x42>
 800a862:	2b20      	cmp	r3, #32
 800a864:	d153      	bne.n	800a90e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	32ae      	adds	r2, #174	@ 0xae
 800a870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a874:	689b      	ldr	r3, [r3, #8]
 800a876:	6839      	ldr	r1, [r7, #0]
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	4798      	blx	r3
 800a87c:	4603      	mov	r3, r0
 800a87e:	73fb      	strb	r3, [r7, #15]
      break;
 800a880:	e04a      	b.n	800a918 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	785b      	ldrb	r3, [r3, #1]
 800a886:	2b09      	cmp	r3, #9
 800a888:	d83b      	bhi.n	800a902 <USBD_StdDevReq+0xc2>
 800a88a:	a201      	add	r2, pc, #4	@ (adr r2, 800a890 <USBD_StdDevReq+0x50>)
 800a88c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a890:	0800a8e5 	.word	0x0800a8e5
 800a894:	0800a8f9 	.word	0x0800a8f9
 800a898:	0800a903 	.word	0x0800a903
 800a89c:	0800a8ef 	.word	0x0800a8ef
 800a8a0:	0800a903 	.word	0x0800a903
 800a8a4:	0800a8c3 	.word	0x0800a8c3
 800a8a8:	0800a8b9 	.word	0x0800a8b9
 800a8ac:	0800a903 	.word	0x0800a903
 800a8b0:	0800a8db 	.word	0x0800a8db
 800a8b4:	0800a8cd 	.word	0x0800a8cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a8b8:	6839      	ldr	r1, [r7, #0]
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f000 fa3c 	bl	800ad38 <USBD_GetDescriptor>
          break;
 800a8c0:	e024      	b.n	800a90c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a8c2:	6839      	ldr	r1, [r7, #0]
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 fbcb 	bl	800b060 <USBD_SetAddress>
          break;
 800a8ca:	e01f      	b.n	800a90c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a8cc:	6839      	ldr	r1, [r7, #0]
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f000 fc0a 	bl	800b0e8 <USBD_SetConfig>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	73fb      	strb	r3, [r7, #15]
          break;
 800a8d8:	e018      	b.n	800a90c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a8da:	6839      	ldr	r1, [r7, #0]
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 fcad 	bl	800b23c <USBD_GetConfig>
          break;
 800a8e2:	e013      	b.n	800a90c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a8e4:	6839      	ldr	r1, [r7, #0]
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f000 fcde 	bl	800b2a8 <USBD_GetStatus>
          break;
 800a8ec:	e00e      	b.n	800a90c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a8ee:	6839      	ldr	r1, [r7, #0]
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 fd0d 	bl	800b310 <USBD_SetFeature>
          break;
 800a8f6:	e009      	b.n	800a90c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a8f8:	6839      	ldr	r1, [r7, #0]
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 fd31 	bl	800b362 <USBD_ClrFeature>
          break;
 800a900:	e004      	b.n	800a90c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a902:	6839      	ldr	r1, [r7, #0]
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 fd88 	bl	800b41a <USBD_CtlError>
          break;
 800a90a:	bf00      	nop
      }
      break;
 800a90c:	e004      	b.n	800a918 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a90e:	6839      	ldr	r1, [r7, #0]
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f000 fd82 	bl	800b41a <USBD_CtlError>
      break;
 800a916:	bf00      	nop
  }

  return ret;
 800a918:	7bfb      	ldrb	r3, [r7, #15]
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3710      	adds	r7, #16
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop

0800a924 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
 800a92c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a92e:	2300      	movs	r3, #0
 800a930:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	781b      	ldrb	r3, [r3, #0]
 800a936:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a93a:	2b40      	cmp	r3, #64	@ 0x40
 800a93c:	d005      	beq.n	800a94a <USBD_StdItfReq+0x26>
 800a93e:	2b40      	cmp	r3, #64	@ 0x40
 800a940:	d852      	bhi.n	800a9e8 <USBD_StdItfReq+0xc4>
 800a942:	2b00      	cmp	r3, #0
 800a944:	d001      	beq.n	800a94a <USBD_StdItfReq+0x26>
 800a946:	2b20      	cmp	r3, #32
 800a948:	d14e      	bne.n	800a9e8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a950:	b2db      	uxtb	r3, r3
 800a952:	3b01      	subs	r3, #1
 800a954:	2b02      	cmp	r3, #2
 800a956:	d840      	bhi.n	800a9da <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	889b      	ldrh	r3, [r3, #4]
 800a95c:	b2db      	uxtb	r3, r3
 800a95e:	2b01      	cmp	r3, #1
 800a960:	d836      	bhi.n	800a9d0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	889b      	ldrh	r3, [r3, #4]
 800a966:	b2db      	uxtb	r3, r3
 800a968:	4619      	mov	r1, r3
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f7ff fedb 	bl	800a726 <USBD_CoreFindIF>
 800a970:	4603      	mov	r3, r0
 800a972:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a974:	7bbb      	ldrb	r3, [r7, #14]
 800a976:	2bff      	cmp	r3, #255	@ 0xff
 800a978:	d01d      	beq.n	800a9b6 <USBD_StdItfReq+0x92>
 800a97a:	7bbb      	ldrb	r3, [r7, #14]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d11a      	bne.n	800a9b6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a980:	7bba      	ldrb	r2, [r7, #14]
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	32ae      	adds	r2, #174	@ 0xae
 800a986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d00f      	beq.n	800a9b0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a990:	7bba      	ldrb	r2, [r7, #14]
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a998:	7bba      	ldrb	r2, [r7, #14]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	32ae      	adds	r2, #174	@ 0xae
 800a99e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	6839      	ldr	r1, [r7, #0]
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	4798      	blx	r3
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a9ae:	e004      	b.n	800a9ba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a9b0:	2303      	movs	r3, #3
 800a9b2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a9b4:	e001      	b.n	800a9ba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a9b6:	2303      	movs	r3, #3
 800a9b8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	88db      	ldrh	r3, [r3, #6]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d110      	bne.n	800a9e4 <USBD_StdItfReq+0xc0>
 800a9c2:	7bfb      	ldrb	r3, [r7, #15]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d10d      	bne.n	800a9e4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 fde0 	bl	800b58e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a9ce:	e009      	b.n	800a9e4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a9d0:	6839      	ldr	r1, [r7, #0]
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f000 fd21 	bl	800b41a <USBD_CtlError>
          break;
 800a9d8:	e004      	b.n	800a9e4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fd1c 	bl	800b41a <USBD_CtlError>
          break;
 800a9e2:	e000      	b.n	800a9e6 <USBD_StdItfReq+0xc2>
          break;
 800a9e4:	bf00      	nop
      }
      break;
 800a9e6:	e004      	b.n	800a9f2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a9e8:	6839      	ldr	r1, [r7, #0]
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 fd15 	bl	800b41a <USBD_CtlError>
      break;
 800a9f0:	bf00      	nop
  }

  return ret;
 800a9f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3710      	adds	r7, #16
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b084      	sub	sp, #16
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa06:	2300      	movs	r3, #0
 800aa08:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	889b      	ldrh	r3, [r3, #4]
 800aa0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	781b      	ldrb	r3, [r3, #0]
 800aa14:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa18:	2b40      	cmp	r3, #64	@ 0x40
 800aa1a:	d007      	beq.n	800aa2c <USBD_StdEPReq+0x30>
 800aa1c:	2b40      	cmp	r3, #64	@ 0x40
 800aa1e:	f200 817f 	bhi.w	800ad20 <USBD_StdEPReq+0x324>
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d02a      	beq.n	800aa7c <USBD_StdEPReq+0x80>
 800aa26:	2b20      	cmp	r3, #32
 800aa28:	f040 817a 	bne.w	800ad20 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800aa2c:	7bbb      	ldrb	r3, [r7, #14]
 800aa2e:	4619      	mov	r1, r3
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f7ff fe85 	bl	800a740 <USBD_CoreFindEP>
 800aa36:	4603      	mov	r3, r0
 800aa38:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa3a:	7b7b      	ldrb	r3, [r7, #13]
 800aa3c:	2bff      	cmp	r3, #255	@ 0xff
 800aa3e:	f000 8174 	beq.w	800ad2a <USBD_StdEPReq+0x32e>
 800aa42:	7b7b      	ldrb	r3, [r7, #13]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	f040 8170 	bne.w	800ad2a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800aa4a:	7b7a      	ldrb	r2, [r7, #13]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800aa52:	7b7a      	ldrb	r2, [r7, #13]
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	32ae      	adds	r2, #174	@ 0xae
 800aa58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa5c:	689b      	ldr	r3, [r3, #8]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	f000 8163 	beq.w	800ad2a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800aa64:	7b7a      	ldrb	r2, [r7, #13]
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	32ae      	adds	r2, #174	@ 0xae
 800aa6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	6839      	ldr	r1, [r7, #0]
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	4798      	blx	r3
 800aa76:	4603      	mov	r3, r0
 800aa78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aa7a:	e156      	b.n	800ad2a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	785b      	ldrb	r3, [r3, #1]
 800aa80:	2b03      	cmp	r3, #3
 800aa82:	d008      	beq.n	800aa96 <USBD_StdEPReq+0x9a>
 800aa84:	2b03      	cmp	r3, #3
 800aa86:	f300 8145 	bgt.w	800ad14 <USBD_StdEPReq+0x318>
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	f000 809b 	beq.w	800abc6 <USBD_StdEPReq+0x1ca>
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d03c      	beq.n	800ab0e <USBD_StdEPReq+0x112>
 800aa94:	e13e      	b.n	800ad14 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	2b02      	cmp	r3, #2
 800aaa0:	d002      	beq.n	800aaa8 <USBD_StdEPReq+0xac>
 800aaa2:	2b03      	cmp	r3, #3
 800aaa4:	d016      	beq.n	800aad4 <USBD_StdEPReq+0xd8>
 800aaa6:	e02c      	b.n	800ab02 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aaa8:	7bbb      	ldrb	r3, [r7, #14]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d00d      	beq.n	800aaca <USBD_StdEPReq+0xce>
 800aaae:	7bbb      	ldrb	r3, [r7, #14]
 800aab0:	2b80      	cmp	r3, #128	@ 0x80
 800aab2:	d00a      	beq.n	800aaca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aab4:	7bbb      	ldrb	r3, [r7, #14]
 800aab6:	4619      	mov	r1, r3
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f001 f8dd 	bl	800bc78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aabe:	2180      	movs	r1, #128	@ 0x80
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f001 f8d9 	bl	800bc78 <USBD_LL_StallEP>
 800aac6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aac8:	e020      	b.n	800ab0c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800aaca:	6839      	ldr	r1, [r7, #0]
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f000 fca4 	bl	800b41a <USBD_CtlError>
              break;
 800aad2:	e01b      	b.n	800ab0c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	885b      	ldrh	r3, [r3, #2]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d10e      	bne.n	800aafa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aadc:	7bbb      	ldrb	r3, [r7, #14]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00b      	beq.n	800aafa <USBD_StdEPReq+0xfe>
 800aae2:	7bbb      	ldrb	r3, [r7, #14]
 800aae4:	2b80      	cmp	r3, #128	@ 0x80
 800aae6:	d008      	beq.n	800aafa <USBD_StdEPReq+0xfe>
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	88db      	ldrh	r3, [r3, #6]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d104      	bne.n	800aafa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aaf0:	7bbb      	ldrb	r3, [r7, #14]
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	6878      	ldr	r0, [r7, #4]
 800aaf6:	f001 f8bf 	bl	800bc78 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 fd47 	bl	800b58e <USBD_CtlSendStatus>

              break;
 800ab00:	e004      	b.n	800ab0c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ab02:	6839      	ldr	r1, [r7, #0]
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fc88 	bl	800b41a <USBD_CtlError>
              break;
 800ab0a:	bf00      	nop
          }
          break;
 800ab0c:	e107      	b.n	800ad1e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	2b02      	cmp	r3, #2
 800ab18:	d002      	beq.n	800ab20 <USBD_StdEPReq+0x124>
 800ab1a:	2b03      	cmp	r3, #3
 800ab1c:	d016      	beq.n	800ab4c <USBD_StdEPReq+0x150>
 800ab1e:	e04b      	b.n	800abb8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab20:	7bbb      	ldrb	r3, [r7, #14]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d00d      	beq.n	800ab42 <USBD_StdEPReq+0x146>
 800ab26:	7bbb      	ldrb	r3, [r7, #14]
 800ab28:	2b80      	cmp	r3, #128	@ 0x80
 800ab2a:	d00a      	beq.n	800ab42 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab2c:	7bbb      	ldrb	r3, [r7, #14]
 800ab2e:	4619      	mov	r1, r3
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f001 f8a1 	bl	800bc78 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab36:	2180      	movs	r1, #128	@ 0x80
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f001 f89d 	bl	800bc78 <USBD_LL_StallEP>
 800ab3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab40:	e040      	b.n	800abc4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ab42:	6839      	ldr	r1, [r7, #0]
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f000 fc68 	bl	800b41a <USBD_CtlError>
              break;
 800ab4a:	e03b      	b.n	800abc4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	885b      	ldrh	r3, [r3, #2]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d136      	bne.n	800abc2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ab54:	7bbb      	ldrb	r3, [r7, #14]
 800ab56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d004      	beq.n	800ab68 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ab5e:	7bbb      	ldrb	r3, [r7, #14]
 800ab60:	4619      	mov	r1, r3
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f001 f8a7 	bl	800bcb6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f000 fd10 	bl	800b58e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ab6e:	7bbb      	ldrb	r3, [r7, #14]
 800ab70:	4619      	mov	r1, r3
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f7ff fde4 	bl	800a740 <USBD_CoreFindEP>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab7c:	7b7b      	ldrb	r3, [r7, #13]
 800ab7e:	2bff      	cmp	r3, #255	@ 0xff
 800ab80:	d01f      	beq.n	800abc2 <USBD_StdEPReq+0x1c6>
 800ab82:	7b7b      	ldrb	r3, [r7, #13]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d11c      	bne.n	800abc2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ab88:	7b7a      	ldrb	r2, [r7, #13]
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ab90:	7b7a      	ldrb	r2, [r7, #13]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	32ae      	adds	r2, #174	@ 0xae
 800ab96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d010      	beq.n	800abc2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aba0:	7b7a      	ldrb	r2, [r7, #13]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	32ae      	adds	r2, #174	@ 0xae
 800aba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	6839      	ldr	r1, [r7, #0]
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	4798      	blx	r3
 800abb2:	4603      	mov	r3, r0
 800abb4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800abb6:	e004      	b.n	800abc2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800abb8:	6839      	ldr	r1, [r7, #0]
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 fc2d 	bl	800b41a <USBD_CtlError>
              break;
 800abc0:	e000      	b.n	800abc4 <USBD_StdEPReq+0x1c8>
              break;
 800abc2:	bf00      	nop
          }
          break;
 800abc4:	e0ab      	b.n	800ad1e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	2b02      	cmp	r3, #2
 800abd0:	d002      	beq.n	800abd8 <USBD_StdEPReq+0x1dc>
 800abd2:	2b03      	cmp	r3, #3
 800abd4:	d032      	beq.n	800ac3c <USBD_StdEPReq+0x240>
 800abd6:	e097      	b.n	800ad08 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abd8:	7bbb      	ldrb	r3, [r7, #14]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d007      	beq.n	800abee <USBD_StdEPReq+0x1f2>
 800abde:	7bbb      	ldrb	r3, [r7, #14]
 800abe0:	2b80      	cmp	r3, #128	@ 0x80
 800abe2:	d004      	beq.n	800abee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800abe4:	6839      	ldr	r1, [r7, #0]
 800abe6:	6878      	ldr	r0, [r7, #4]
 800abe8:	f000 fc17 	bl	800b41a <USBD_CtlError>
                break;
 800abec:	e091      	b.n	800ad12 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	da0b      	bge.n	800ac0e <USBD_StdEPReq+0x212>
 800abf6:	7bbb      	ldrb	r3, [r7, #14]
 800abf8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abfc:	4613      	mov	r3, r2
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	4413      	add	r3, r2
 800ac02:	009b      	lsls	r3, r3, #2
 800ac04:	3310      	adds	r3, #16
 800ac06:	687a      	ldr	r2, [r7, #4]
 800ac08:	4413      	add	r3, r2
 800ac0a:	3304      	adds	r3, #4
 800ac0c:	e00b      	b.n	800ac26 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac0e:	7bbb      	ldrb	r3, [r7, #14]
 800ac10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac14:	4613      	mov	r3, r2
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	4413      	add	r3, r2
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ac20:	687a      	ldr	r2, [r7, #4]
 800ac22:	4413      	add	r3, r2
 800ac24:	3304      	adds	r3, #4
 800ac26:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	2202      	movs	r2, #2
 800ac32:	4619      	mov	r1, r3
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 fc6d 	bl	800b514 <USBD_CtlSendData>
              break;
 800ac3a:	e06a      	b.n	800ad12 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	da11      	bge.n	800ac68 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac44:	7bbb      	ldrb	r3, [r7, #14]
 800ac46:	f003 020f 	and.w	r2, r3, #15
 800ac4a:	6879      	ldr	r1, [r7, #4]
 800ac4c:	4613      	mov	r3, r2
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	4413      	add	r3, r2
 800ac52:	009b      	lsls	r3, r3, #2
 800ac54:	440b      	add	r3, r1
 800ac56:	3324      	adds	r3, #36	@ 0x24
 800ac58:	881b      	ldrh	r3, [r3, #0]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d117      	bne.n	800ac8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ac5e:	6839      	ldr	r1, [r7, #0]
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 fbda 	bl	800b41a <USBD_CtlError>
                  break;
 800ac66:	e054      	b.n	800ad12 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ac68:	7bbb      	ldrb	r3, [r7, #14]
 800ac6a:	f003 020f 	and.w	r2, r3, #15
 800ac6e:	6879      	ldr	r1, [r7, #4]
 800ac70:	4613      	mov	r3, r2
 800ac72:	009b      	lsls	r3, r3, #2
 800ac74:	4413      	add	r3, r2
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	440b      	add	r3, r1
 800ac7a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ac7e:	881b      	ldrh	r3, [r3, #0]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d104      	bne.n	800ac8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ac84:	6839      	ldr	r1, [r7, #0]
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 fbc7 	bl	800b41a <USBD_CtlError>
                  break;
 800ac8c:	e041      	b.n	800ad12 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	da0b      	bge.n	800acae <USBD_StdEPReq+0x2b2>
 800ac96:	7bbb      	ldrb	r3, [r7, #14]
 800ac98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac9c:	4613      	mov	r3, r2
 800ac9e:	009b      	lsls	r3, r3, #2
 800aca0:	4413      	add	r3, r2
 800aca2:	009b      	lsls	r3, r3, #2
 800aca4:	3310      	adds	r3, #16
 800aca6:	687a      	ldr	r2, [r7, #4]
 800aca8:	4413      	add	r3, r2
 800acaa:	3304      	adds	r3, #4
 800acac:	e00b      	b.n	800acc6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800acae:	7bbb      	ldrb	r3, [r7, #14]
 800acb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acb4:	4613      	mov	r3, r2
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	4413      	add	r3, r2
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	4413      	add	r3, r2
 800acc4:	3304      	adds	r3, #4
 800acc6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800acc8:	7bbb      	ldrb	r3, [r7, #14]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d002      	beq.n	800acd4 <USBD_StdEPReq+0x2d8>
 800acce:	7bbb      	ldrb	r3, [r7, #14]
 800acd0:	2b80      	cmp	r3, #128	@ 0x80
 800acd2:	d103      	bne.n	800acdc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	2200      	movs	r2, #0
 800acd8:	601a      	str	r2, [r3, #0]
 800acda:	e00e      	b.n	800acfa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800acdc:	7bbb      	ldrb	r3, [r7, #14]
 800acde:	4619      	mov	r1, r3
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f001 f807 	bl	800bcf4 <USBD_LL_IsStallEP>
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d003      	beq.n	800acf4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	2201      	movs	r2, #1
 800acf0:	601a      	str	r2, [r3, #0]
 800acf2:	e002      	b.n	800acfa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	2200      	movs	r2, #0
 800acf8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	2202      	movs	r2, #2
 800acfe:	4619      	mov	r1, r3
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f000 fc07 	bl	800b514 <USBD_CtlSendData>
              break;
 800ad06:	e004      	b.n	800ad12 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ad08:	6839      	ldr	r1, [r7, #0]
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 fb85 	bl	800b41a <USBD_CtlError>
              break;
 800ad10:	bf00      	nop
          }
          break;
 800ad12:	e004      	b.n	800ad1e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ad14:	6839      	ldr	r1, [r7, #0]
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f000 fb7f 	bl	800b41a <USBD_CtlError>
          break;
 800ad1c:	bf00      	nop
      }
      break;
 800ad1e:	e005      	b.n	800ad2c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ad20:	6839      	ldr	r1, [r7, #0]
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f000 fb79 	bl	800b41a <USBD_CtlError>
      break;
 800ad28:	e000      	b.n	800ad2c <USBD_StdEPReq+0x330>
      break;
 800ad2a:	bf00      	nop
  }

  return ret;
 800ad2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	3710      	adds	r7, #16
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
	...

0800ad38 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b084      	sub	sp, #16
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad42:	2300      	movs	r3, #0
 800ad44:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad46:	2300      	movs	r3, #0
 800ad48:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	885b      	ldrh	r3, [r3, #2]
 800ad52:	0a1b      	lsrs	r3, r3, #8
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	3b01      	subs	r3, #1
 800ad58:	2b0e      	cmp	r3, #14
 800ad5a:	f200 8152 	bhi.w	800b002 <USBD_GetDescriptor+0x2ca>
 800ad5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad64 <USBD_GetDescriptor+0x2c>)
 800ad60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad64:	0800add5 	.word	0x0800add5
 800ad68:	0800aded 	.word	0x0800aded
 800ad6c:	0800ae2d 	.word	0x0800ae2d
 800ad70:	0800b003 	.word	0x0800b003
 800ad74:	0800b003 	.word	0x0800b003
 800ad78:	0800afa3 	.word	0x0800afa3
 800ad7c:	0800afcf 	.word	0x0800afcf
 800ad80:	0800b003 	.word	0x0800b003
 800ad84:	0800b003 	.word	0x0800b003
 800ad88:	0800b003 	.word	0x0800b003
 800ad8c:	0800b003 	.word	0x0800b003
 800ad90:	0800b003 	.word	0x0800b003
 800ad94:	0800b003 	.word	0x0800b003
 800ad98:	0800b003 	.word	0x0800b003
 800ad9c:	0800ada1 	.word	0x0800ada1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ada6:	69db      	ldr	r3, [r3, #28]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d00b      	beq.n	800adc4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adb2:	69db      	ldr	r3, [r3, #28]
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	7c12      	ldrb	r2, [r2, #16]
 800adb8:	f107 0108 	add.w	r1, r7, #8
 800adbc:	4610      	mov	r0, r2
 800adbe:	4798      	blx	r3
 800adc0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800adc2:	e126      	b.n	800b012 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800adc4:	6839      	ldr	r1, [r7, #0]
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 fb27 	bl	800b41a <USBD_CtlError>
        err++;
 800adcc:	7afb      	ldrb	r3, [r7, #11]
 800adce:	3301      	adds	r3, #1
 800add0:	72fb      	strb	r3, [r7, #11]
      break;
 800add2:	e11e      	b.n	800b012 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	7c12      	ldrb	r2, [r2, #16]
 800ade0:	f107 0108 	add.w	r1, r7, #8
 800ade4:	4610      	mov	r0, r2
 800ade6:	4798      	blx	r3
 800ade8:	60f8      	str	r0, [r7, #12]
      break;
 800adea:	e112      	b.n	800b012 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	7c1b      	ldrb	r3, [r3, #16]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d10d      	bne.n	800ae10 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800adfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adfc:	f107 0208 	add.w	r2, r7, #8
 800ae00:	4610      	mov	r0, r2
 800ae02:	4798      	blx	r3
 800ae04:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	3301      	adds	r3, #1
 800ae0a:	2202      	movs	r2, #2
 800ae0c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ae0e:	e100      	b.n	800b012 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae18:	f107 0208 	add.w	r2, r7, #8
 800ae1c:	4610      	mov	r0, r2
 800ae1e:	4798      	blx	r3
 800ae20:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	3301      	adds	r3, #1
 800ae26:	2202      	movs	r2, #2
 800ae28:	701a      	strb	r2, [r3, #0]
      break;
 800ae2a:	e0f2      	b.n	800b012 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	885b      	ldrh	r3, [r3, #2]
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	2b05      	cmp	r3, #5
 800ae34:	f200 80ac 	bhi.w	800af90 <USBD_GetDescriptor+0x258>
 800ae38:	a201      	add	r2, pc, #4	@ (adr r2, 800ae40 <USBD_GetDescriptor+0x108>)
 800ae3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae3e:	bf00      	nop
 800ae40:	0800ae59 	.word	0x0800ae59
 800ae44:	0800ae8d 	.word	0x0800ae8d
 800ae48:	0800aec1 	.word	0x0800aec1
 800ae4c:	0800aef5 	.word	0x0800aef5
 800ae50:	0800af29 	.word	0x0800af29
 800ae54:	0800af5d 	.word	0x0800af5d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae5e:	685b      	ldr	r3, [r3, #4]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d00b      	beq.n	800ae7c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae6a:	685b      	ldr	r3, [r3, #4]
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	7c12      	ldrb	r2, [r2, #16]
 800ae70:	f107 0108 	add.w	r1, r7, #8
 800ae74:	4610      	mov	r0, r2
 800ae76:	4798      	blx	r3
 800ae78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae7a:	e091      	b.n	800afa0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae7c:	6839      	ldr	r1, [r7, #0]
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f000 facb 	bl	800b41a <USBD_CtlError>
            err++;
 800ae84:	7afb      	ldrb	r3, [r7, #11]
 800ae86:	3301      	adds	r3, #1
 800ae88:	72fb      	strb	r3, [r7, #11]
          break;
 800ae8a:	e089      	b.n	800afa0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae92:	689b      	ldr	r3, [r3, #8]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d00b      	beq.n	800aeb0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	687a      	ldr	r2, [r7, #4]
 800aea2:	7c12      	ldrb	r2, [r2, #16]
 800aea4:	f107 0108 	add.w	r1, r7, #8
 800aea8:	4610      	mov	r0, r2
 800aeaa:	4798      	blx	r3
 800aeac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeae:	e077      	b.n	800afa0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aeb0:	6839      	ldr	r1, [r7, #0]
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f000 fab1 	bl	800b41a <USBD_CtlError>
            err++;
 800aeb8:	7afb      	ldrb	r3, [r7, #11]
 800aeba:	3301      	adds	r3, #1
 800aebc:	72fb      	strb	r3, [r7, #11]
          break;
 800aebe:	e06f      	b.n	800afa0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aec6:	68db      	ldr	r3, [r3, #12]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d00b      	beq.n	800aee4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aed2:	68db      	ldr	r3, [r3, #12]
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	7c12      	ldrb	r2, [r2, #16]
 800aed8:	f107 0108 	add.w	r1, r7, #8
 800aedc:	4610      	mov	r0, r2
 800aede:	4798      	blx	r3
 800aee0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aee2:	e05d      	b.n	800afa0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aee4:	6839      	ldr	r1, [r7, #0]
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 fa97 	bl	800b41a <USBD_CtlError>
            err++;
 800aeec:	7afb      	ldrb	r3, [r7, #11]
 800aeee:	3301      	adds	r3, #1
 800aef0:	72fb      	strb	r3, [r7, #11]
          break;
 800aef2:	e055      	b.n	800afa0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aefa:	691b      	ldr	r3, [r3, #16]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d00b      	beq.n	800af18 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af06:	691b      	ldr	r3, [r3, #16]
 800af08:	687a      	ldr	r2, [r7, #4]
 800af0a:	7c12      	ldrb	r2, [r2, #16]
 800af0c:	f107 0108 	add.w	r1, r7, #8
 800af10:	4610      	mov	r0, r2
 800af12:	4798      	blx	r3
 800af14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af16:	e043      	b.n	800afa0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af18:	6839      	ldr	r1, [r7, #0]
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 fa7d 	bl	800b41a <USBD_CtlError>
            err++;
 800af20:	7afb      	ldrb	r3, [r7, #11]
 800af22:	3301      	adds	r3, #1
 800af24:	72fb      	strb	r3, [r7, #11]
          break;
 800af26:	e03b      	b.n	800afa0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af2e:	695b      	ldr	r3, [r3, #20]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d00b      	beq.n	800af4c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af3a:	695b      	ldr	r3, [r3, #20]
 800af3c:	687a      	ldr	r2, [r7, #4]
 800af3e:	7c12      	ldrb	r2, [r2, #16]
 800af40:	f107 0108 	add.w	r1, r7, #8
 800af44:	4610      	mov	r0, r2
 800af46:	4798      	blx	r3
 800af48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af4a:	e029      	b.n	800afa0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af4c:	6839      	ldr	r1, [r7, #0]
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f000 fa63 	bl	800b41a <USBD_CtlError>
            err++;
 800af54:	7afb      	ldrb	r3, [r7, #11]
 800af56:	3301      	adds	r3, #1
 800af58:	72fb      	strb	r3, [r7, #11]
          break;
 800af5a:	e021      	b.n	800afa0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af62:	699b      	ldr	r3, [r3, #24]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d00b      	beq.n	800af80 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	7c12      	ldrb	r2, [r2, #16]
 800af74:	f107 0108 	add.w	r1, r7, #8
 800af78:	4610      	mov	r0, r2
 800af7a:	4798      	blx	r3
 800af7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af7e:	e00f      	b.n	800afa0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800af80:	6839      	ldr	r1, [r7, #0]
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f000 fa49 	bl	800b41a <USBD_CtlError>
            err++;
 800af88:	7afb      	ldrb	r3, [r7, #11]
 800af8a:	3301      	adds	r3, #1
 800af8c:	72fb      	strb	r3, [r7, #11]
          break;
 800af8e:	e007      	b.n	800afa0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800af90:	6839      	ldr	r1, [r7, #0]
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 fa41 	bl	800b41a <USBD_CtlError>
          err++;
 800af98:	7afb      	ldrb	r3, [r7, #11]
 800af9a:	3301      	adds	r3, #1
 800af9c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800af9e:	bf00      	nop
      }
      break;
 800afa0:	e037      	b.n	800b012 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	7c1b      	ldrb	r3, [r3, #16]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d109      	bne.n	800afbe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afb2:	f107 0208 	add.w	r2, r7, #8
 800afb6:	4610      	mov	r0, r2
 800afb8:	4798      	blx	r3
 800afba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afbc:	e029      	b.n	800b012 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800afbe:	6839      	ldr	r1, [r7, #0]
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 fa2a 	bl	800b41a <USBD_CtlError>
        err++;
 800afc6:	7afb      	ldrb	r3, [r7, #11]
 800afc8:	3301      	adds	r3, #1
 800afca:	72fb      	strb	r3, [r7, #11]
      break;
 800afcc:	e021      	b.n	800b012 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	7c1b      	ldrb	r3, [r3, #16]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d10d      	bne.n	800aff2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afde:	f107 0208 	add.w	r2, r7, #8
 800afe2:	4610      	mov	r0, r2
 800afe4:	4798      	blx	r3
 800afe6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	3301      	adds	r3, #1
 800afec:	2207      	movs	r2, #7
 800afee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aff0:	e00f      	b.n	800b012 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aff2:	6839      	ldr	r1, [r7, #0]
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 fa10 	bl	800b41a <USBD_CtlError>
        err++;
 800affa:	7afb      	ldrb	r3, [r7, #11]
 800affc:	3301      	adds	r3, #1
 800affe:	72fb      	strb	r3, [r7, #11]
      break;
 800b000:	e007      	b.n	800b012 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b002:	6839      	ldr	r1, [r7, #0]
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f000 fa08 	bl	800b41a <USBD_CtlError>
      err++;
 800b00a:	7afb      	ldrb	r3, [r7, #11]
 800b00c:	3301      	adds	r3, #1
 800b00e:	72fb      	strb	r3, [r7, #11]
      break;
 800b010:	bf00      	nop
  }

  if (err != 0U)
 800b012:	7afb      	ldrb	r3, [r7, #11]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d11e      	bne.n	800b056 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	88db      	ldrh	r3, [r3, #6]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d016      	beq.n	800b04e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b020:	893b      	ldrh	r3, [r7, #8]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00e      	beq.n	800b044 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	88da      	ldrh	r2, [r3, #6]
 800b02a:	893b      	ldrh	r3, [r7, #8]
 800b02c:	4293      	cmp	r3, r2
 800b02e:	bf28      	it	cs
 800b030:	4613      	movcs	r3, r2
 800b032:	b29b      	uxth	r3, r3
 800b034:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b036:	893b      	ldrh	r3, [r7, #8]
 800b038:	461a      	mov	r2, r3
 800b03a:	68f9      	ldr	r1, [r7, #12]
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f000 fa69 	bl	800b514 <USBD_CtlSendData>
 800b042:	e009      	b.n	800b058 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b044:	6839      	ldr	r1, [r7, #0]
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f000 f9e7 	bl	800b41a <USBD_CtlError>
 800b04c:	e004      	b.n	800b058 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 fa9d 	bl	800b58e <USBD_CtlSendStatus>
 800b054:	e000      	b.n	800b058 <USBD_GetDescriptor+0x320>
    return;
 800b056:	bf00      	nop
  }
}
 800b058:	3710      	adds	r7, #16
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop

0800b060 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b084      	sub	sp, #16
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	889b      	ldrh	r3, [r3, #4]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d131      	bne.n	800b0d6 <USBD_SetAddress+0x76>
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	88db      	ldrh	r3, [r3, #6]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d12d      	bne.n	800b0d6 <USBD_SetAddress+0x76>
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	885b      	ldrh	r3, [r3, #2]
 800b07e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b080:	d829      	bhi.n	800b0d6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	885b      	ldrh	r3, [r3, #2]
 800b086:	b2db      	uxtb	r3, r3
 800b088:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b08c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b094:	b2db      	uxtb	r3, r3
 800b096:	2b03      	cmp	r3, #3
 800b098:	d104      	bne.n	800b0a4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b09a:	6839      	ldr	r1, [r7, #0]
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f000 f9bc 	bl	800b41a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0a2:	e01d      	b.n	800b0e0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	7bfa      	ldrb	r2, [r7, #15]
 800b0a8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b0ac:	7bfb      	ldrb	r3, [r7, #15]
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 fe4b 	bl	800bd4c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f000 fa69 	bl	800b58e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b0bc:	7bfb      	ldrb	r3, [r7, #15]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d004      	beq.n	800b0cc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2202      	movs	r2, #2
 800b0c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0ca:	e009      	b.n	800b0e0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0d4:	e004      	b.n	800b0e0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b0d6:	6839      	ldr	r1, [r7, #0]
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 f99e 	bl	800b41a <USBD_CtlError>
  }
}
 800b0de:	bf00      	nop
 800b0e0:	bf00      	nop
 800b0e2:	3710      	adds	r7, #16
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	885b      	ldrh	r3, [r3, #2]
 800b0fa:	b2da      	uxtb	r2, r3
 800b0fc:	4b4e      	ldr	r3, [pc, #312]	@ (800b238 <USBD_SetConfig+0x150>)
 800b0fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b100:	4b4d      	ldr	r3, [pc, #308]	@ (800b238 <USBD_SetConfig+0x150>)
 800b102:	781b      	ldrb	r3, [r3, #0]
 800b104:	2b01      	cmp	r3, #1
 800b106:	d905      	bls.n	800b114 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b108:	6839      	ldr	r1, [r7, #0]
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f000 f985 	bl	800b41a <USBD_CtlError>
    return USBD_FAIL;
 800b110:	2303      	movs	r3, #3
 800b112:	e08c      	b.n	800b22e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	d002      	beq.n	800b126 <USBD_SetConfig+0x3e>
 800b120:	2b03      	cmp	r3, #3
 800b122:	d029      	beq.n	800b178 <USBD_SetConfig+0x90>
 800b124:	e075      	b.n	800b212 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b126:	4b44      	ldr	r3, [pc, #272]	@ (800b238 <USBD_SetConfig+0x150>)
 800b128:	781b      	ldrb	r3, [r3, #0]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d020      	beq.n	800b170 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b12e:	4b42      	ldr	r3, [pc, #264]	@ (800b238 <USBD_SetConfig+0x150>)
 800b130:	781b      	ldrb	r3, [r3, #0]
 800b132:	461a      	mov	r2, r3
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b138:	4b3f      	ldr	r3, [pc, #252]	@ (800b238 <USBD_SetConfig+0x150>)
 800b13a:	781b      	ldrb	r3, [r3, #0]
 800b13c:	4619      	mov	r1, r3
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f7fe ffb9 	bl	800a0b6 <USBD_SetClassConfig>
 800b144:	4603      	mov	r3, r0
 800b146:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b148:	7bfb      	ldrb	r3, [r7, #15]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d008      	beq.n	800b160 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b14e:	6839      	ldr	r1, [r7, #0]
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f000 f962 	bl	800b41a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2202      	movs	r2, #2
 800b15a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b15e:	e065      	b.n	800b22c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f000 fa14 	bl	800b58e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2203      	movs	r2, #3
 800b16a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b16e:	e05d      	b.n	800b22c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f000 fa0c 	bl	800b58e <USBD_CtlSendStatus>
      break;
 800b176:	e059      	b.n	800b22c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b178:	4b2f      	ldr	r3, [pc, #188]	@ (800b238 <USBD_SetConfig+0x150>)
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d112      	bne.n	800b1a6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2202      	movs	r2, #2
 800b184:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b188:	4b2b      	ldr	r3, [pc, #172]	@ (800b238 <USBD_SetConfig+0x150>)
 800b18a:	781b      	ldrb	r3, [r3, #0]
 800b18c:	461a      	mov	r2, r3
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b192:	4b29      	ldr	r3, [pc, #164]	@ (800b238 <USBD_SetConfig+0x150>)
 800b194:	781b      	ldrb	r3, [r3, #0]
 800b196:	4619      	mov	r1, r3
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f7fe ffa8 	bl	800a0ee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 f9f5 	bl	800b58e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b1a4:	e042      	b.n	800b22c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b1a6:	4b24      	ldr	r3, [pc, #144]	@ (800b238 <USBD_SetConfig+0x150>)
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	685b      	ldr	r3, [r3, #4]
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d02a      	beq.n	800b20a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	b2db      	uxtb	r3, r3
 800b1ba:	4619      	mov	r1, r3
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7fe ff96 	bl	800a0ee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b1c2:	4b1d      	ldr	r3, [pc, #116]	@ (800b238 <USBD_SetConfig+0x150>)
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	461a      	mov	r2, r3
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b1cc:	4b1a      	ldr	r3, [pc, #104]	@ (800b238 <USBD_SetConfig+0x150>)
 800b1ce:	781b      	ldrb	r3, [r3, #0]
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f7fe ff6f 	bl	800a0b6 <USBD_SetClassConfig>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b1dc:	7bfb      	ldrb	r3, [r7, #15]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00f      	beq.n	800b202 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b1e2:	6839      	ldr	r1, [r7, #0]
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f000 f918 	bl	800b41a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	685b      	ldr	r3, [r3, #4]
 800b1ee:	b2db      	uxtb	r3, r3
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f7fe ff7b 	bl	800a0ee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2202      	movs	r2, #2
 800b1fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b200:	e014      	b.n	800b22c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 f9c3 	bl	800b58e <USBD_CtlSendStatus>
      break;
 800b208:	e010      	b.n	800b22c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f000 f9bf 	bl	800b58e <USBD_CtlSendStatus>
      break;
 800b210:	e00c      	b.n	800b22c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b212:	6839      	ldr	r1, [r7, #0]
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f000 f900 	bl	800b41a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b21a:	4b07      	ldr	r3, [pc, #28]	@ (800b238 <USBD_SetConfig+0x150>)
 800b21c:	781b      	ldrb	r3, [r3, #0]
 800b21e:	4619      	mov	r1, r3
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f7fe ff64 	bl	800a0ee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b226:	2303      	movs	r3, #3
 800b228:	73fb      	strb	r3, [r7, #15]
      break;
 800b22a:	bf00      	nop
  }

  return ret;
 800b22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b22e:	4618      	mov	r0, r3
 800b230:	3710      	adds	r7, #16
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}
 800b236:	bf00      	nop
 800b238:	24000238 	.word	0x24000238

0800b23c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	88db      	ldrh	r3, [r3, #6]
 800b24a:	2b01      	cmp	r3, #1
 800b24c:	d004      	beq.n	800b258 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b24e:	6839      	ldr	r1, [r7, #0]
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f000 f8e2 	bl	800b41a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b256:	e023      	b.n	800b2a0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b25e:	b2db      	uxtb	r3, r3
 800b260:	2b02      	cmp	r3, #2
 800b262:	dc02      	bgt.n	800b26a <USBD_GetConfig+0x2e>
 800b264:	2b00      	cmp	r3, #0
 800b266:	dc03      	bgt.n	800b270 <USBD_GetConfig+0x34>
 800b268:	e015      	b.n	800b296 <USBD_GetConfig+0x5a>
 800b26a:	2b03      	cmp	r3, #3
 800b26c:	d00b      	beq.n	800b286 <USBD_GetConfig+0x4a>
 800b26e:	e012      	b.n	800b296 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2200      	movs	r2, #0
 800b274:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	3308      	adds	r3, #8
 800b27a:	2201      	movs	r2, #1
 800b27c:	4619      	mov	r1, r3
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f000 f948 	bl	800b514 <USBD_CtlSendData>
        break;
 800b284:	e00c      	b.n	800b2a0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	3304      	adds	r3, #4
 800b28a:	2201      	movs	r2, #1
 800b28c:	4619      	mov	r1, r3
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f000 f940 	bl	800b514 <USBD_CtlSendData>
        break;
 800b294:	e004      	b.n	800b2a0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b296:	6839      	ldr	r1, [r7, #0]
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f000 f8be 	bl	800b41a <USBD_CtlError>
        break;
 800b29e:	bf00      	nop
}
 800b2a0:	bf00      	nop
 800b2a2:	3708      	adds	r7, #8
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}

0800b2a8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	3b01      	subs	r3, #1
 800b2bc:	2b02      	cmp	r3, #2
 800b2be:	d81e      	bhi.n	800b2fe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	88db      	ldrh	r3, [r3, #6]
 800b2c4:	2b02      	cmp	r3, #2
 800b2c6:	d004      	beq.n	800b2d2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b2c8:	6839      	ldr	r1, [r7, #0]
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 f8a5 	bl	800b41a <USBD_CtlError>
        break;
 800b2d0:	e01a      	b.n	800b308 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2201      	movs	r2, #1
 800b2d6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d005      	beq.n	800b2ee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	f043 0202 	orr.w	r2, r3, #2
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	330c      	adds	r3, #12
 800b2f2:	2202      	movs	r2, #2
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f000 f90c 	bl	800b514 <USBD_CtlSendData>
      break;
 800b2fc:	e004      	b.n	800b308 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b2fe:	6839      	ldr	r1, [r7, #0]
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f000 f88a 	bl	800b41a <USBD_CtlError>
      break;
 800b306:	bf00      	nop
  }
}
 800b308:	bf00      	nop
 800b30a:	3708      	adds	r7, #8
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	885b      	ldrh	r3, [r3, #2]
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d107      	bne.n	800b332 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2201      	movs	r2, #1
 800b326:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f000 f92f 	bl	800b58e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b330:	e013      	b.n	800b35a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	885b      	ldrh	r3, [r3, #2]
 800b336:	2b02      	cmp	r3, #2
 800b338:	d10b      	bne.n	800b352 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	889b      	ldrh	r3, [r3, #4]
 800b33e:	0a1b      	lsrs	r3, r3, #8
 800b340:	b29b      	uxth	r3, r3
 800b342:	b2da      	uxtb	r2, r3
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 f91f 	bl	800b58e <USBD_CtlSendStatus>
}
 800b350:	e003      	b.n	800b35a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b352:	6839      	ldr	r1, [r7, #0]
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 f860 	bl	800b41a <USBD_CtlError>
}
 800b35a:	bf00      	nop
 800b35c:	3708      	adds	r7, #8
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}

0800b362 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b362:	b580      	push	{r7, lr}
 800b364:	b082      	sub	sp, #8
 800b366:	af00      	add	r7, sp, #0
 800b368:	6078      	str	r0, [r7, #4]
 800b36a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b372:	b2db      	uxtb	r3, r3
 800b374:	3b01      	subs	r3, #1
 800b376:	2b02      	cmp	r3, #2
 800b378:	d80b      	bhi.n	800b392 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	885b      	ldrh	r3, [r3, #2]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d10c      	bne.n	800b39c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2200      	movs	r2, #0
 800b386:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f000 f8ff 	bl	800b58e <USBD_CtlSendStatus>
      }
      break;
 800b390:	e004      	b.n	800b39c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b392:	6839      	ldr	r1, [r7, #0]
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f000 f840 	bl	800b41a <USBD_CtlError>
      break;
 800b39a:	e000      	b.n	800b39e <USBD_ClrFeature+0x3c>
      break;
 800b39c:	bf00      	nop
  }
}
 800b39e:	bf00      	nop
 800b3a0:	3708      	adds	r7, #8
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b084      	sub	sp, #16
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	6078      	str	r0, [r7, #4]
 800b3ae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	781a      	ldrb	r2, [r3, #0]
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	3301      	adds	r3, #1
 800b3c0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	781a      	ldrb	r2, [r3, #0]
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b3d0:	68f8      	ldr	r0, [r7, #12]
 800b3d2:	f7ff fa16 	bl	800a802 <SWAPBYTE>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	461a      	mov	r2, r3
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b3ea:	68f8      	ldr	r0, [r7, #12]
 800b3ec:	f7ff fa09 	bl	800a802 <SWAPBYTE>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	3301      	adds	r3, #1
 800b3fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	3301      	adds	r3, #1
 800b402:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b404:	68f8      	ldr	r0, [r7, #12]
 800b406:	f7ff f9fc 	bl	800a802 <SWAPBYTE>
 800b40a:	4603      	mov	r3, r0
 800b40c:	461a      	mov	r2, r3
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	80da      	strh	r2, [r3, #6]
}
 800b412:	bf00      	nop
 800b414:	3710      	adds	r7, #16
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}

0800b41a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b41a:	b580      	push	{r7, lr}
 800b41c:	b082      	sub	sp, #8
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
 800b422:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b424:	2180      	movs	r1, #128	@ 0x80
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f000 fc26 	bl	800bc78 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b42c:	2100      	movs	r1, #0
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f000 fc22 	bl	800bc78 <USBD_LL_StallEP>
}
 800b434:	bf00      	nop
 800b436:	3708      	adds	r7, #8
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b086      	sub	sp, #24
 800b440:	af00      	add	r7, sp, #0
 800b442:	60f8      	str	r0, [r7, #12]
 800b444:	60b9      	str	r1, [r7, #8]
 800b446:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b448:	2300      	movs	r3, #0
 800b44a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d042      	beq.n	800b4d8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b456:	6938      	ldr	r0, [r7, #16]
 800b458:	f000 f842 	bl	800b4e0 <USBD_GetLen>
 800b45c:	4603      	mov	r3, r0
 800b45e:	3301      	adds	r3, #1
 800b460:	005b      	lsls	r3, r3, #1
 800b462:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b466:	d808      	bhi.n	800b47a <USBD_GetString+0x3e>
 800b468:	6938      	ldr	r0, [r7, #16]
 800b46a:	f000 f839 	bl	800b4e0 <USBD_GetLen>
 800b46e:	4603      	mov	r3, r0
 800b470:	3301      	adds	r3, #1
 800b472:	b29b      	uxth	r3, r3
 800b474:	005b      	lsls	r3, r3, #1
 800b476:	b29a      	uxth	r2, r3
 800b478:	e001      	b.n	800b47e <USBD_GetString+0x42>
 800b47a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b482:	7dfb      	ldrb	r3, [r7, #23]
 800b484:	68ba      	ldr	r2, [r7, #8]
 800b486:	4413      	add	r3, r2
 800b488:	687a      	ldr	r2, [r7, #4]
 800b48a:	7812      	ldrb	r2, [r2, #0]
 800b48c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b48e:	7dfb      	ldrb	r3, [r7, #23]
 800b490:	3301      	adds	r3, #1
 800b492:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b494:	7dfb      	ldrb	r3, [r7, #23]
 800b496:	68ba      	ldr	r2, [r7, #8]
 800b498:	4413      	add	r3, r2
 800b49a:	2203      	movs	r2, #3
 800b49c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b49e:	7dfb      	ldrb	r3, [r7, #23]
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b4a4:	e013      	b.n	800b4ce <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b4a6:	7dfb      	ldrb	r3, [r7, #23]
 800b4a8:	68ba      	ldr	r2, [r7, #8]
 800b4aa:	4413      	add	r3, r2
 800b4ac:	693a      	ldr	r2, [r7, #16]
 800b4ae:	7812      	ldrb	r2, [r2, #0]
 800b4b0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	3301      	adds	r3, #1
 800b4b6:	613b      	str	r3, [r7, #16]
    idx++;
 800b4b8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b4be:	7dfb      	ldrb	r3, [r7, #23]
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	4413      	add	r3, r2
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	701a      	strb	r2, [r3, #0]
    idx++;
 800b4c8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ca:	3301      	adds	r3, #1
 800b4cc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1e7      	bne.n	800b4a6 <USBD_GetString+0x6a>
 800b4d6:	e000      	b.n	800b4da <USBD_GetString+0x9e>
    return;
 800b4d8:	bf00      	nop
  }
}
 800b4da:	3718      	adds	r7, #24
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b085      	sub	sp, #20
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b4f0:	e005      	b.n	800b4fe <USBD_GetLen+0x1e>
  {
    len++;
 800b4f2:	7bfb      	ldrb	r3, [r7, #15]
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d1f5      	bne.n	800b4f2 <USBD_GetLen+0x12>
  }

  return len;
 800b506:	7bfb      	ldrb	r3, [r7, #15]
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3714      	adds	r7, #20
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b084      	sub	sp, #16
 800b518:	af00      	add	r7, sp, #0
 800b51a:	60f8      	str	r0, [r7, #12]
 800b51c:	60b9      	str	r1, [r7, #8]
 800b51e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	2202      	movs	r2, #2
 800b524:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	68ba      	ldr	r2, [r7, #8]
 800b538:	2100      	movs	r1, #0
 800b53a:	68f8      	ldr	r0, [r7, #12]
 800b53c:	f000 fc25 	bl	800bd8a <USBD_LL_Transmit>

  return USBD_OK;
 800b540:	2300      	movs	r3, #0
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b084      	sub	sp, #16
 800b54e:	af00      	add	r7, sp, #0
 800b550:	60f8      	str	r0, [r7, #12]
 800b552:	60b9      	str	r1, [r7, #8]
 800b554:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	68ba      	ldr	r2, [r7, #8]
 800b55a:	2100      	movs	r1, #0
 800b55c:	68f8      	ldr	r0, [r7, #12]
 800b55e:	f000 fc14 	bl	800bd8a <USBD_LL_Transmit>

  return USBD_OK;
 800b562:	2300      	movs	r3, #0
}
 800b564:	4618      	mov	r0, r3
 800b566:	3710      	adds	r7, #16
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}

0800b56c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b084      	sub	sp, #16
 800b570:	af00      	add	r7, sp, #0
 800b572:	60f8      	str	r0, [r7, #12]
 800b574:	60b9      	str	r1, [r7, #8]
 800b576:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	2100      	movs	r1, #0
 800b57e:	68f8      	ldr	r0, [r7, #12]
 800b580:	f000 fc24 	bl	800bdcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b584:	2300      	movs	r3, #0
}
 800b586:	4618      	mov	r0, r3
 800b588:	3710      	adds	r7, #16
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}

0800b58e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b58e:	b580      	push	{r7, lr}
 800b590:	b082      	sub	sp, #8
 800b592:	af00      	add	r7, sp, #0
 800b594:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2204      	movs	r2, #4
 800b59a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b59e:	2300      	movs	r3, #0
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	2100      	movs	r1, #0
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f000 fbf0 	bl	800bd8a <USBD_LL_Transmit>

  return USBD_OK;
 800b5aa:	2300      	movs	r3, #0
}
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	3708      	adds	r7, #8
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd80      	pop	{r7, pc}

0800b5b4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b082      	sub	sp, #8
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2205      	movs	r2, #5
 800b5c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	2100      	movs	r1, #0
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f000 fbfe 	bl	800bdcc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b5d0:	2300      	movs	r3, #0
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3708      	adds	r7, #8
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}
	...

0800b5dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	490f      	ldr	r1, [pc, #60]	@ (800b620 <MX_USB_DEVICE_Init+0x44>)
 800b5e4:	480f      	ldr	r0, [pc, #60]	@ (800b624 <MX_USB_DEVICE_Init+0x48>)
 800b5e6:	f7fe fce9 	bl	8009fbc <USBD_Init>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d001      	beq.n	800b5f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b5f0:	f7f5 f930 	bl	8000854 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800b5f4:	490c      	ldr	r1, [pc, #48]	@ (800b628 <MX_USB_DEVICE_Init+0x4c>)
 800b5f6:	480b      	ldr	r0, [pc, #44]	@ (800b624 <MX_USB_DEVICE_Init+0x48>)
 800b5f8:	f7fe fd10 	bl	800a01c <USBD_RegisterClass>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d001      	beq.n	800b606 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b602:	f7f5 f927 	bl	8000854 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b606:	4807      	ldr	r0, [pc, #28]	@ (800b624 <MX_USB_DEVICE_Init+0x48>)
 800b608:	f7fe fd3e 	bl	800a088 <USBD_Start>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d001      	beq.n	800b616 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800b612:	f7f5 f91f 	bl	8000854 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800b616:	f7f7 fcc1 	bl	8002f9c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b61a:	bf00      	nop
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	240000d0 	.word	0x240000d0
 800b624:	2400023c 	.word	0x2400023c
 800b628:	24000010 	.word	0x24000010

0800b62c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b083      	sub	sp, #12
 800b630:	af00      	add	r7, sp, #0
 800b632:	4603      	mov	r3, r0
 800b634:	6039      	str	r1, [r7, #0]
 800b636:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	2212      	movs	r2, #18
 800b63c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b63e:	4b03      	ldr	r3, [pc, #12]	@ (800b64c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b640:	4618      	mov	r0, r3
 800b642:	370c      	adds	r7, #12
 800b644:	46bd      	mov	sp, r7
 800b646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64a:	4770      	bx	lr
 800b64c:	240000f0 	.word	0x240000f0

0800b650 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b650:	b480      	push	{r7}
 800b652:	b083      	sub	sp, #12
 800b654:	af00      	add	r7, sp, #0
 800b656:	4603      	mov	r3, r0
 800b658:	6039      	str	r1, [r7, #0]
 800b65a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	2204      	movs	r2, #4
 800b660:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b662:	4b03      	ldr	r3, [pc, #12]	@ (800b670 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b664:	4618      	mov	r0, r3
 800b666:	370c      	adds	r7, #12
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr
 800b670:	24000104 	.word	0x24000104

0800b674 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	4603      	mov	r3, r0
 800b67c:	6039      	str	r1, [r7, #0]
 800b67e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b680:	79fb      	ldrb	r3, [r7, #7]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d105      	bne.n	800b692 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b686:	683a      	ldr	r2, [r7, #0]
 800b688:	4907      	ldr	r1, [pc, #28]	@ (800b6a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b68a:	4808      	ldr	r0, [pc, #32]	@ (800b6ac <USBD_FS_ProductStrDescriptor+0x38>)
 800b68c:	f7ff fed6 	bl	800b43c <USBD_GetString>
 800b690:	e004      	b.n	800b69c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b692:	683a      	ldr	r2, [r7, #0]
 800b694:	4904      	ldr	r1, [pc, #16]	@ (800b6a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b696:	4805      	ldr	r0, [pc, #20]	@ (800b6ac <USBD_FS_ProductStrDescriptor+0x38>)
 800b698:	f7ff fed0 	bl	800b43c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b69c:	4b02      	ldr	r3, [pc, #8]	@ (800b6a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	3708      	adds	r7, #8
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
 800b6a6:	bf00      	nop
 800b6a8:	24000518 	.word	0x24000518
 800b6ac:	0800c9f0 	.word	0x0800c9f0

0800b6b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b082      	sub	sp, #8
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	6039      	str	r1, [r7, #0]
 800b6ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b6bc:	683a      	ldr	r2, [r7, #0]
 800b6be:	4904      	ldr	r1, [pc, #16]	@ (800b6d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b6c0:	4804      	ldr	r0, [pc, #16]	@ (800b6d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b6c2:	f7ff febb 	bl	800b43c <USBD_GetString>
  return USBD_StrDesc;
 800b6c6:	4b02      	ldr	r3, [pc, #8]	@ (800b6d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3708      	adds	r7, #8
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	24000518 	.word	0x24000518
 800b6d4:	0800ca08 	.word	0x0800ca08

0800b6d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b082      	sub	sp, #8
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	4603      	mov	r3, r0
 800b6e0:	6039      	str	r1, [r7, #0]
 800b6e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	221a      	movs	r2, #26
 800b6e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b6ea:	f000 f843 	bl	800b774 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b6ee:	4b02      	ldr	r3, [pc, #8]	@ (800b6f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3708      	adds	r7, #8
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	24000108 	.word	0x24000108

0800b6fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b082      	sub	sp, #8
 800b700:	af00      	add	r7, sp, #0
 800b702:	4603      	mov	r3, r0
 800b704:	6039      	str	r1, [r7, #0]
 800b706:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b708:	79fb      	ldrb	r3, [r7, #7]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d105      	bne.n	800b71a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b70e:	683a      	ldr	r2, [r7, #0]
 800b710:	4907      	ldr	r1, [pc, #28]	@ (800b730 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b712:	4808      	ldr	r0, [pc, #32]	@ (800b734 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b714:	f7ff fe92 	bl	800b43c <USBD_GetString>
 800b718:	e004      	b.n	800b724 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b71a:	683a      	ldr	r2, [r7, #0]
 800b71c:	4904      	ldr	r1, [pc, #16]	@ (800b730 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b71e:	4805      	ldr	r0, [pc, #20]	@ (800b734 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b720:	f7ff fe8c 	bl	800b43c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b724:	4b02      	ldr	r3, [pc, #8]	@ (800b730 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b726:	4618      	mov	r0, r3
 800b728:	3708      	adds	r7, #8
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
 800b72e:	bf00      	nop
 800b730:	24000518 	.word	0x24000518
 800b734:	0800ca1c 	.word	0x0800ca1c

0800b738 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	4603      	mov	r3, r0
 800b740:	6039      	str	r1, [r7, #0]
 800b742:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b744:	79fb      	ldrb	r3, [r7, #7]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d105      	bne.n	800b756 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b74a:	683a      	ldr	r2, [r7, #0]
 800b74c:	4907      	ldr	r1, [pc, #28]	@ (800b76c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b74e:	4808      	ldr	r0, [pc, #32]	@ (800b770 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b750:	f7ff fe74 	bl	800b43c <USBD_GetString>
 800b754:	e004      	b.n	800b760 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b756:	683a      	ldr	r2, [r7, #0]
 800b758:	4904      	ldr	r1, [pc, #16]	@ (800b76c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b75a:	4805      	ldr	r0, [pc, #20]	@ (800b770 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b75c:	f7ff fe6e 	bl	800b43c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b760:	4b02      	ldr	r3, [pc, #8]	@ (800b76c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b762:	4618      	mov	r0, r3
 800b764:	3708      	adds	r7, #8
 800b766:	46bd      	mov	sp, r7
 800b768:	bd80      	pop	{r7, pc}
 800b76a:	bf00      	nop
 800b76c:	24000518 	.word	0x24000518
 800b770:	0800ca28 	.word	0x0800ca28

0800b774 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b084      	sub	sp, #16
 800b778:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b77a:	4b0f      	ldr	r3, [pc, #60]	@ (800b7b8 <Get_SerialNum+0x44>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b780:	4b0e      	ldr	r3, [pc, #56]	@ (800b7bc <Get_SerialNum+0x48>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b786:	4b0e      	ldr	r3, [pc, #56]	@ (800b7c0 <Get_SerialNum+0x4c>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b78c:	68fa      	ldr	r2, [r7, #12]
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	4413      	add	r3, r2
 800b792:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d009      	beq.n	800b7ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b79a:	2208      	movs	r2, #8
 800b79c:	4909      	ldr	r1, [pc, #36]	@ (800b7c4 <Get_SerialNum+0x50>)
 800b79e:	68f8      	ldr	r0, [r7, #12]
 800b7a0:	f000 f814 	bl	800b7cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b7a4:	2204      	movs	r2, #4
 800b7a6:	4908      	ldr	r1, [pc, #32]	@ (800b7c8 <Get_SerialNum+0x54>)
 800b7a8:	68b8      	ldr	r0, [r7, #8]
 800b7aa:	f000 f80f 	bl	800b7cc <IntToUnicode>
  }
}
 800b7ae:	bf00      	nop
 800b7b0:	3710      	adds	r7, #16
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	1ff1e800 	.word	0x1ff1e800
 800b7bc:	1ff1e804 	.word	0x1ff1e804
 800b7c0:	1ff1e808 	.word	0x1ff1e808
 800b7c4:	2400010a 	.word	0x2400010a
 800b7c8:	2400011a 	.word	0x2400011a

0800b7cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b087      	sub	sp, #28
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	60f8      	str	r0, [r7, #12]
 800b7d4:	60b9      	str	r1, [r7, #8]
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b7de:	2300      	movs	r3, #0
 800b7e0:	75fb      	strb	r3, [r7, #23]
 800b7e2:	e027      	b.n	800b834 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	0f1b      	lsrs	r3, r3, #28
 800b7e8:	2b09      	cmp	r3, #9
 800b7ea:	d80b      	bhi.n	800b804 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	0f1b      	lsrs	r3, r3, #28
 800b7f0:	b2da      	uxtb	r2, r3
 800b7f2:	7dfb      	ldrb	r3, [r7, #23]
 800b7f4:	005b      	lsls	r3, r3, #1
 800b7f6:	4619      	mov	r1, r3
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	440b      	add	r3, r1
 800b7fc:	3230      	adds	r2, #48	@ 0x30
 800b7fe:	b2d2      	uxtb	r2, r2
 800b800:	701a      	strb	r2, [r3, #0]
 800b802:	e00a      	b.n	800b81a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	0f1b      	lsrs	r3, r3, #28
 800b808:	b2da      	uxtb	r2, r3
 800b80a:	7dfb      	ldrb	r3, [r7, #23]
 800b80c:	005b      	lsls	r3, r3, #1
 800b80e:	4619      	mov	r1, r3
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	440b      	add	r3, r1
 800b814:	3237      	adds	r2, #55	@ 0x37
 800b816:	b2d2      	uxtb	r2, r2
 800b818:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	011b      	lsls	r3, r3, #4
 800b81e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b820:	7dfb      	ldrb	r3, [r7, #23]
 800b822:	005b      	lsls	r3, r3, #1
 800b824:	3301      	adds	r3, #1
 800b826:	68ba      	ldr	r2, [r7, #8]
 800b828:	4413      	add	r3, r2
 800b82a:	2200      	movs	r2, #0
 800b82c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b82e:	7dfb      	ldrb	r3, [r7, #23]
 800b830:	3301      	adds	r3, #1
 800b832:	75fb      	strb	r3, [r7, #23]
 800b834:	7dfa      	ldrb	r2, [r7, #23]
 800b836:	79fb      	ldrb	r3, [r7, #7]
 800b838:	429a      	cmp	r2, r3
 800b83a:	d3d3      	bcc.n	800b7e4 <IntToUnicode+0x18>
  }
}
 800b83c:	bf00      	nop
 800b83e:	bf00      	nop
 800b840:	371c      	adds	r7, #28
 800b842:	46bd      	mov	sp, r7
 800b844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b848:	4770      	bx	lr
	...

0800b84c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b0ba      	sub	sp, #232	@ 0xe8
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b854:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b858:	2200      	movs	r2, #0
 800b85a:	601a      	str	r2, [r3, #0]
 800b85c:	605a      	str	r2, [r3, #4]
 800b85e:	609a      	str	r2, [r3, #8]
 800b860:	60da      	str	r2, [r3, #12]
 800b862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b864:	f107 0310 	add.w	r3, r7, #16
 800b868:	22c0      	movs	r2, #192	@ 0xc0
 800b86a:	2100      	movs	r1, #0
 800b86c:	4618      	mov	r0, r3
 800b86e:	f000 fd0b 	bl	800c288 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a2c      	ldr	r2, [pc, #176]	@ (800b928 <HAL_PCD_MspInit+0xdc>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d151      	bne.n	800b920 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b87c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b880:	f04f 0300 	mov.w	r3, #0
 800b884:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800b888:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800b88c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b890:	f107 0310 	add.w	r3, r7, #16
 800b894:	4618      	mov	r0, r3
 800b896:	f7f8 fe87 	bl	80045a8 <HAL_RCCEx_PeriphCLKConfig>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d001      	beq.n	800b8a4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800b8a0:	f7f4 ffd8 	bl	8000854 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800b8a4:	f7f7 fb7a 	bl	8002f9c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b8a8:	4b20      	ldr	r3, [pc, #128]	@ (800b92c <HAL_PCD_MspInit+0xe0>)
 800b8aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b8ae:	4a1f      	ldr	r2, [pc, #124]	@ (800b92c <HAL_PCD_MspInit+0xe0>)
 800b8b0:	f043 0301 	orr.w	r3, r3, #1
 800b8b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b8b8:	4b1c      	ldr	r3, [pc, #112]	@ (800b92c <HAL_PCD_MspInit+0xe0>)
 800b8ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b8be:	f003 0301 	and.w	r3, r3, #1
 800b8c2:	60fb      	str	r3, [r7, #12]
 800b8c4:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b8c6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b8ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b8ce:	2302      	movs	r3, #2
 800b8d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800b8e0:	230a      	movs	r3, #10
 800b8e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b8e6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	4810      	ldr	r0, [pc, #64]	@ (800b930 <HAL_PCD_MspInit+0xe4>)
 800b8ee:	f7f5 fdc9 	bl	8001484 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b8f2:	4b0e      	ldr	r3, [pc, #56]	@ (800b92c <HAL_PCD_MspInit+0xe0>)
 800b8f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b8f8:	4a0c      	ldr	r2, [pc, #48]	@ (800b92c <HAL_PCD_MspInit+0xe0>)
 800b8fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b8fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b902:	4b0a      	ldr	r3, [pc, #40]	@ (800b92c <HAL_PCD_MspInit+0xe0>)
 800b904:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b908:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b90c:	60bb      	str	r3, [r7, #8]
 800b90e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b910:	2200      	movs	r2, #0
 800b912:	2100      	movs	r1, #0
 800b914:	2065      	movs	r0, #101	@ 0x65
 800b916:	f7f5 fbb9 	bl	800108c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b91a:	2065      	movs	r0, #101	@ 0x65
 800b91c:	f7f5 fbe0 	bl	80010e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b920:	bf00      	nop
 800b922:	37e8      	adds	r7, #232	@ 0xe8
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	40080000 	.word	0x40080000
 800b92c:	58024400 	.word	0x58024400
 800b930:	58020000 	.word	0x58020000

0800b934 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b082      	sub	sp, #8
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b948:	4619      	mov	r1, r3
 800b94a:	4610      	mov	r0, r2
 800b94c:	f7fe fbe9 	bl	800a122 <USBD_LL_SetupStage>
}
 800b950:	bf00      	nop
 800b952:	3708      	adds	r7, #8
 800b954:	46bd      	mov	sp, r7
 800b956:	bd80      	pop	{r7, pc}

0800b958 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b082      	sub	sp, #8
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
 800b960:	460b      	mov	r3, r1
 800b962:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b96a:	78fa      	ldrb	r2, [r7, #3]
 800b96c:	6879      	ldr	r1, [r7, #4]
 800b96e:	4613      	mov	r3, r2
 800b970:	00db      	lsls	r3, r3, #3
 800b972:	4413      	add	r3, r2
 800b974:	009b      	lsls	r3, r3, #2
 800b976:	440b      	add	r3, r1
 800b978:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b97c:	681a      	ldr	r2, [r3, #0]
 800b97e:	78fb      	ldrb	r3, [r7, #3]
 800b980:	4619      	mov	r1, r3
 800b982:	f7fe fc23 	bl	800a1cc <USBD_LL_DataOutStage>
}
 800b986:	bf00      	nop
 800b988:	3708      	adds	r7, #8
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}

0800b98e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b082      	sub	sp, #8
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
 800b996:	460b      	mov	r3, r1
 800b998:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b9a0:	78fa      	ldrb	r2, [r7, #3]
 800b9a2:	6879      	ldr	r1, [r7, #4]
 800b9a4:	4613      	mov	r3, r2
 800b9a6:	00db      	lsls	r3, r3, #3
 800b9a8:	4413      	add	r3, r2
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	440b      	add	r3, r1
 800b9ae:	3320      	adds	r3, #32
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	78fb      	ldrb	r3, [r7, #3]
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	f7fe fcbc 	bl	800a332 <USBD_LL_DataInStage>
}
 800b9ba:	bf00      	nop
 800b9bc:	3708      	adds	r7, #8
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}

0800b9c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9c2:	b580      	push	{r7, lr}
 800b9c4:	b082      	sub	sp, #8
 800b9c6:	af00      	add	r7, sp, #0
 800b9c8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7fe fdf6 	bl	800a5c2 <USBD_LL_SOF>
}
 800b9d6:	bf00      	nop
 800b9d8:	3708      	adds	r7, #8
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}

0800b9de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9de:	b580      	push	{r7, lr}
 800b9e0:	b084      	sub	sp, #16
 800b9e2:	af00      	add	r7, sp, #0
 800b9e4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	79db      	ldrb	r3, [r3, #7]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d102      	bne.n	800b9f8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	73fb      	strb	r3, [r7, #15]
 800b9f6:	e008      	b.n	800ba0a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	79db      	ldrb	r3, [r3, #7]
 800b9fc:	2b02      	cmp	r3, #2
 800b9fe:	d102      	bne.n	800ba06 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ba00:	2301      	movs	r3, #1
 800ba02:	73fb      	strb	r3, [r7, #15]
 800ba04:	e001      	b.n	800ba0a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ba06:	f7f4 ff25 	bl	8000854 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ba10:	7bfa      	ldrb	r2, [r7, #15]
 800ba12:	4611      	mov	r1, r2
 800ba14:	4618      	mov	r0, r3
 800ba16:	f7fe fd90 	bl	800a53a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ba20:	4618      	mov	r0, r3
 800ba22:	f7fe fd38 	bl	800a496 <USBD_LL_Reset>
}
 800ba26:	bf00      	nop
 800ba28:	3710      	adds	r7, #16
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}
	...

0800ba30 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b082      	sub	sp, #8
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7fe fd8b 	bl	800a55a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	6812      	ldr	r2, [r2, #0]
 800ba52:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ba56:	f043 0301 	orr.w	r3, r3, #1
 800ba5a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	7adb      	ldrb	r3, [r3, #11]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d005      	beq.n	800ba70 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ba64:	4b04      	ldr	r3, [pc, #16]	@ (800ba78 <HAL_PCD_SuspendCallback+0x48>)
 800ba66:	691b      	ldr	r3, [r3, #16]
 800ba68:	4a03      	ldr	r2, [pc, #12]	@ (800ba78 <HAL_PCD_SuspendCallback+0x48>)
 800ba6a:	f043 0306 	orr.w	r3, r3, #6
 800ba6e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ba70:	bf00      	nop
 800ba72:	3708      	adds	r7, #8
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}
 800ba78:	e000ed00 	.word	0xe000ed00

0800ba7c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b082      	sub	sp, #8
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f7fe fd81 	bl	800a592 <USBD_LL_Resume>
}
 800ba90:	bf00      	nop
 800ba92:	3708      	adds	r7, #8
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}

0800ba98 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b082      	sub	sp, #8
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
 800baa0:	460b      	mov	r3, r1
 800baa2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800baaa:	78fa      	ldrb	r2, [r7, #3]
 800baac:	4611      	mov	r1, r2
 800baae:	4618      	mov	r0, r3
 800bab0:	f7fe fdd9 	bl	800a666 <USBD_LL_IsoOUTIncomplete>
}
 800bab4:	bf00      	nop
 800bab6:	3708      	adds	r7, #8
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b082      	sub	sp, #8
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	460b      	mov	r3, r1
 800bac6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bace:	78fa      	ldrb	r2, [r7, #3]
 800bad0:	4611      	mov	r1, r2
 800bad2:	4618      	mov	r0, r3
 800bad4:	f7fe fd95 	bl	800a602 <USBD_LL_IsoINIncomplete>
}
 800bad8:	bf00      	nop
 800bada:	3708      	adds	r7, #8
 800badc:	46bd      	mov	sp, r7
 800bade:	bd80      	pop	{r7, pc}

0800bae0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b082      	sub	sp, #8
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800baee:	4618      	mov	r0, r3
 800baf0:	f7fe fdeb 	bl	800a6ca <USBD_LL_DevConnected>
}
 800baf4:	bf00      	nop
 800baf6:	3708      	adds	r7, #8
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b082      	sub	sp, #8
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f7fe fde8 	bl	800a6e0 <USBD_LL_DevDisconnected>
}
 800bb10:	bf00      	nop
 800bb12:	3708      	adds	r7, #8
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}

0800bb18 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	781b      	ldrb	r3, [r3, #0]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d13e      	bne.n	800bba6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bb28:	4a21      	ldr	r2, [pc, #132]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	4a1f      	ldr	r2, [pc, #124]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb34:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bb38:	4b1d      	ldr	r3, [pc, #116]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb3a:	4a1e      	ldr	r2, [pc, #120]	@ (800bbb4 <USBD_LL_Init+0x9c>)
 800bb3c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800bb3e:	4b1c      	ldr	r3, [pc, #112]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb40:	2209      	movs	r2, #9
 800bb42:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bb44:	4b1a      	ldr	r3, [pc, #104]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb46:	2202      	movs	r2, #2
 800bb48:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bb4a:	4b19      	ldr	r3, [pc, #100]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bb50:	4b17      	ldr	r3, [pc, #92]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb52:	2202      	movs	r2, #2
 800bb54:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bb56:	4b16      	ldr	r3, [pc, #88]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb58:	2200      	movs	r2, #0
 800bb5a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bb5c:	4b14      	ldr	r3, [pc, #80]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb5e:	2200      	movs	r2, #0
 800bb60:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bb62:	4b13      	ldr	r3, [pc, #76]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb64:	2200      	movs	r2, #0
 800bb66:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800bb68:	4b11      	ldr	r3, [pc, #68]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bb6e:	4b10      	ldr	r3, [pc, #64]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb70:	2200      	movs	r2, #0
 800bb72:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bb74:	4b0e      	ldr	r3, [pc, #56]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb76:	2200      	movs	r2, #0
 800bb78:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bb7a:	480d      	ldr	r0, [pc, #52]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb7c:	f7f5 ff2c 	bl	80019d8 <HAL_PCD_Init>
 800bb80:	4603      	mov	r3, r0
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d001      	beq.n	800bb8a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800bb86:	f7f4 fe65 	bl	8000854 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bb8a:	2180      	movs	r1, #128	@ 0x80
 800bb8c:	4808      	ldr	r0, [pc, #32]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb8e:	f7f7 f97e 	bl	8002e8e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bb92:	2240      	movs	r2, #64	@ 0x40
 800bb94:	2100      	movs	r1, #0
 800bb96:	4806      	ldr	r0, [pc, #24]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bb98:	f7f7 f932 	bl	8002e00 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bb9c:	2280      	movs	r2, #128	@ 0x80
 800bb9e:	2101      	movs	r1, #1
 800bba0:	4803      	ldr	r0, [pc, #12]	@ (800bbb0 <USBD_LL_Init+0x98>)
 800bba2:	f7f7 f92d 	bl	8002e00 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800bba6:	2300      	movs	r3, #0
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3708      	adds	r7, #8
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}
 800bbb0:	24000718 	.word	0x24000718
 800bbb4:	40080000 	.word	0x40080000

0800bbb8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f7f6 f822 	bl	8001c18 <HAL_PCD_Start>
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbd8:	7bfb      	ldrb	r3, [r7, #15]
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f000 f930 	bl	800be40 <USBD_Get_USB_Status>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbe4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	3710      	adds	r7, #16
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bd80      	pop	{r7, pc}

0800bbee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bbee:	b580      	push	{r7, lr}
 800bbf0:	b084      	sub	sp, #16
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	6078      	str	r0, [r7, #4]
 800bbf6:	4608      	mov	r0, r1
 800bbf8:	4611      	mov	r1, r2
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	70fb      	strb	r3, [r7, #3]
 800bc00:	460b      	mov	r3, r1
 800bc02:	70bb      	strb	r3, [r7, #2]
 800bc04:	4613      	mov	r3, r2
 800bc06:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bc16:	78bb      	ldrb	r3, [r7, #2]
 800bc18:	883a      	ldrh	r2, [r7, #0]
 800bc1a:	78f9      	ldrb	r1, [r7, #3]
 800bc1c:	f7f6 fd23 	bl	8002666 <HAL_PCD_EP_Open>
 800bc20:	4603      	mov	r3, r0
 800bc22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc24:	7bfb      	ldrb	r3, [r7, #15]
 800bc26:	4618      	mov	r0, r3
 800bc28:	f000 f90a 	bl	800be40 <USBD_Get_USB_Status>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc30:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b084      	sub	sp, #16
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	6078      	str	r0, [r7, #4]
 800bc42:	460b      	mov	r3, r1
 800bc44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc46:	2300      	movs	r3, #0
 800bc48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc54:	78fa      	ldrb	r2, [r7, #3]
 800bc56:	4611      	mov	r1, r2
 800bc58:	4618      	mov	r0, r3
 800bc5a:	f7f6 fd6e 	bl	800273a <HAL_PCD_EP_Close>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc62:	7bfb      	ldrb	r3, [r7, #15]
 800bc64:	4618      	mov	r0, r3
 800bc66:	f000 f8eb 	bl	800be40 <USBD_Get_USB_Status>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc6e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc70:	4618      	mov	r0, r3
 800bc72:	3710      	adds	r7, #16
 800bc74:	46bd      	mov	sp, r7
 800bc76:	bd80      	pop	{r7, pc}

0800bc78 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
 800bc80:	460b      	mov	r3, r1
 800bc82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc84:	2300      	movs	r3, #0
 800bc86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc88:	2300      	movs	r3, #0
 800bc8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bc92:	78fa      	ldrb	r2, [r7, #3]
 800bc94:	4611      	mov	r1, r2
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7f6 fe0e 	bl	80028b8 <HAL_PCD_EP_SetStall>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bca0:	7bfb      	ldrb	r3, [r7, #15]
 800bca2:	4618      	mov	r0, r3
 800bca4:	f000 f8cc 	bl	800be40 <USBD_Get_USB_Status>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcac:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcae:	4618      	mov	r0, r3
 800bcb0:	3710      	adds	r7, #16
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}

0800bcb6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcb6:	b580      	push	{r7, lr}
 800bcb8:	b084      	sub	sp, #16
 800bcba:	af00      	add	r7, sp, #0
 800bcbc:	6078      	str	r0, [r7, #4]
 800bcbe:	460b      	mov	r3, r1
 800bcc0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bcd0:	78fa      	ldrb	r2, [r7, #3]
 800bcd2:	4611      	mov	r1, r2
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f7f6 fe52 	bl	800297e <HAL_PCD_EP_ClrStall>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcde:	7bfb      	ldrb	r3, [r7, #15]
 800bce0:	4618      	mov	r0, r3
 800bce2:	f000 f8ad 	bl	800be40 <USBD_Get_USB_Status>
 800bce6:	4603      	mov	r3, r0
 800bce8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcea:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	3710      	adds	r7, #16
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}

0800bcf4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b085      	sub	sp, #20
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd06:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bd08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	da0b      	bge.n	800bd28 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bd10:	78fb      	ldrb	r3, [r7, #3]
 800bd12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd16:	68f9      	ldr	r1, [r7, #12]
 800bd18:	4613      	mov	r3, r2
 800bd1a:	00db      	lsls	r3, r3, #3
 800bd1c:	4413      	add	r3, r2
 800bd1e:	009b      	lsls	r3, r3, #2
 800bd20:	440b      	add	r3, r1
 800bd22:	3316      	adds	r3, #22
 800bd24:	781b      	ldrb	r3, [r3, #0]
 800bd26:	e00b      	b.n	800bd40 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bd28:	78fb      	ldrb	r3, [r7, #3]
 800bd2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd2e:	68f9      	ldr	r1, [r7, #12]
 800bd30:	4613      	mov	r3, r2
 800bd32:	00db      	lsls	r3, r3, #3
 800bd34:	4413      	add	r3, r2
 800bd36:	009b      	lsls	r3, r3, #2
 800bd38:	440b      	add	r3, r1
 800bd3a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bd3e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	3714      	adds	r7, #20
 800bd44:	46bd      	mov	sp, r7
 800bd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4a:	4770      	bx	lr

0800bd4c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b084      	sub	sp, #16
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
 800bd54:	460b      	mov	r3, r1
 800bd56:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd66:	78fa      	ldrb	r2, [r7, #3]
 800bd68:	4611      	mov	r1, r2
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f7f6 fc57 	bl	800261e <HAL_PCD_SetAddress>
 800bd70:	4603      	mov	r3, r0
 800bd72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd74:	7bfb      	ldrb	r3, [r7, #15]
 800bd76:	4618      	mov	r0, r3
 800bd78:	f000 f862 	bl	800be40 <USBD_Get_USB_Status>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd80:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}

0800bd8a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bd8a:	b580      	push	{r7, lr}
 800bd8c:	b086      	sub	sp, #24
 800bd8e:	af00      	add	r7, sp, #0
 800bd90:	60f8      	str	r0, [r7, #12]
 800bd92:	607a      	str	r2, [r7, #4]
 800bd94:	603b      	str	r3, [r7, #0]
 800bd96:	460b      	mov	r3, r1
 800bd98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bda8:	7af9      	ldrb	r1, [r7, #11]
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	687a      	ldr	r2, [r7, #4]
 800bdae:	f7f6 fd49 	bl	8002844 <HAL_PCD_EP_Transmit>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdb6:	7dfb      	ldrb	r3, [r7, #23]
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f000 f841 	bl	800be40 <USBD_Get_USB_Status>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bdc2:	7dbb      	ldrb	r3, [r7, #22]
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3718      	adds	r7, #24
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b086      	sub	sp, #24
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	60f8      	str	r0, [r7, #12]
 800bdd4:	607a      	str	r2, [r7, #4]
 800bdd6:	603b      	str	r3, [r7, #0]
 800bdd8:	460b      	mov	r3, r1
 800bdda:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bddc:	2300      	movs	r3, #0
 800bdde:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bde0:	2300      	movs	r3, #0
 800bde2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bdea:	7af9      	ldrb	r1, [r7, #11]
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	687a      	ldr	r2, [r7, #4]
 800bdf0:	f7f6 fced 	bl	80027ce <HAL_PCD_EP_Receive>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf8:	7dfb      	ldrb	r3, [r7, #23]
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f000 f820 	bl	800be40 <USBD_Get_USB_Status>
 800be00:	4603      	mov	r3, r0
 800be02:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be04:	7dbb      	ldrb	r3, [r7, #22]
}
 800be06:	4618      	mov	r0, r3
 800be08:	3718      	adds	r7, #24
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}
	...

0800be10 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800be10:	b480      	push	{r7}
 800be12:	b083      	sub	sp, #12
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800be18:	4b03      	ldr	r3, [pc, #12]	@ (800be28 <USBD_static_malloc+0x18>)
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	370c      	adds	r7, #12
 800be1e:	46bd      	mov	sp, r7
 800be20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be24:	4770      	bx	lr
 800be26:	bf00      	nop
 800be28:	24000bfc 	.word	0x24000bfc

0800be2c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800be34:	bf00      	nop
 800be36:	370c      	adds	r7, #12
 800be38:	46bd      	mov	sp, r7
 800be3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3e:	4770      	bx	lr

0800be40 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800be40:	b480      	push	{r7}
 800be42:	b085      	sub	sp, #20
 800be44:	af00      	add	r7, sp, #0
 800be46:	4603      	mov	r3, r0
 800be48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be4a:	2300      	movs	r3, #0
 800be4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800be4e:	79fb      	ldrb	r3, [r7, #7]
 800be50:	2b03      	cmp	r3, #3
 800be52:	d817      	bhi.n	800be84 <USBD_Get_USB_Status+0x44>
 800be54:	a201      	add	r2, pc, #4	@ (adr r2, 800be5c <USBD_Get_USB_Status+0x1c>)
 800be56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be5a:	bf00      	nop
 800be5c:	0800be6d 	.word	0x0800be6d
 800be60:	0800be73 	.word	0x0800be73
 800be64:	0800be79 	.word	0x0800be79
 800be68:	0800be7f 	.word	0x0800be7f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800be6c:	2300      	movs	r3, #0
 800be6e:	73fb      	strb	r3, [r7, #15]
    break;
 800be70:	e00b      	b.n	800be8a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800be72:	2303      	movs	r3, #3
 800be74:	73fb      	strb	r3, [r7, #15]
    break;
 800be76:	e008      	b.n	800be8a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800be78:	2301      	movs	r3, #1
 800be7a:	73fb      	strb	r3, [r7, #15]
    break;
 800be7c:	e005      	b.n	800be8a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800be7e:	2303      	movs	r3, #3
 800be80:	73fb      	strb	r3, [r7, #15]
    break;
 800be82:	e002      	b.n	800be8a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800be84:	2303      	movs	r3, #3
 800be86:	73fb      	strb	r3, [r7, #15]
    break;
 800be88:	bf00      	nop
  }
  return usb_status;
 800be8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3714      	adds	r7, #20
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr

0800be98 <std>:
 800be98:	2300      	movs	r3, #0
 800be9a:	b510      	push	{r4, lr}
 800be9c:	4604      	mov	r4, r0
 800be9e:	e9c0 3300 	strd	r3, r3, [r0]
 800bea2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bea6:	6083      	str	r3, [r0, #8]
 800bea8:	8181      	strh	r1, [r0, #12]
 800beaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800beac:	81c2      	strh	r2, [r0, #14]
 800beae:	6183      	str	r3, [r0, #24]
 800beb0:	4619      	mov	r1, r3
 800beb2:	2208      	movs	r2, #8
 800beb4:	305c      	adds	r0, #92	@ 0x5c
 800beb6:	f000 f9e7 	bl	800c288 <memset>
 800beba:	4b0d      	ldr	r3, [pc, #52]	@ (800bef0 <std+0x58>)
 800bebc:	6263      	str	r3, [r4, #36]	@ 0x24
 800bebe:	4b0d      	ldr	r3, [pc, #52]	@ (800bef4 <std+0x5c>)
 800bec0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bec2:	4b0d      	ldr	r3, [pc, #52]	@ (800bef8 <std+0x60>)
 800bec4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bec6:	4b0d      	ldr	r3, [pc, #52]	@ (800befc <std+0x64>)
 800bec8:	6323      	str	r3, [r4, #48]	@ 0x30
 800beca:	4b0d      	ldr	r3, [pc, #52]	@ (800bf00 <std+0x68>)
 800becc:	6224      	str	r4, [r4, #32]
 800bece:	429c      	cmp	r4, r3
 800bed0:	d006      	beq.n	800bee0 <std+0x48>
 800bed2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bed6:	4294      	cmp	r4, r2
 800bed8:	d002      	beq.n	800bee0 <std+0x48>
 800beda:	33d0      	adds	r3, #208	@ 0xd0
 800bedc:	429c      	cmp	r4, r3
 800bede:	d105      	bne.n	800beec <std+0x54>
 800bee0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bee8:	f000 ba46 	b.w	800c378 <__retarget_lock_init_recursive>
 800beec:	bd10      	pop	{r4, pc}
 800beee:	bf00      	nop
 800bef0:	0800c0d9 	.word	0x0800c0d9
 800bef4:	0800c0fb 	.word	0x0800c0fb
 800bef8:	0800c133 	.word	0x0800c133
 800befc:	0800c157 	.word	0x0800c157
 800bf00:	24000c10 	.word	0x24000c10

0800bf04 <stdio_exit_handler>:
 800bf04:	4a02      	ldr	r2, [pc, #8]	@ (800bf10 <stdio_exit_handler+0xc>)
 800bf06:	4903      	ldr	r1, [pc, #12]	@ (800bf14 <stdio_exit_handler+0x10>)
 800bf08:	4803      	ldr	r0, [pc, #12]	@ (800bf18 <stdio_exit_handler+0x14>)
 800bf0a:	f000 b869 	b.w	800bfe0 <_fwalk_sglue>
 800bf0e:	bf00      	nop
 800bf10:	24000124 	.word	0x24000124
 800bf14:	0800c679 	.word	0x0800c679
 800bf18:	24000134 	.word	0x24000134

0800bf1c <cleanup_stdio>:
 800bf1c:	6841      	ldr	r1, [r0, #4]
 800bf1e:	4b0c      	ldr	r3, [pc, #48]	@ (800bf50 <cleanup_stdio+0x34>)
 800bf20:	4299      	cmp	r1, r3
 800bf22:	b510      	push	{r4, lr}
 800bf24:	4604      	mov	r4, r0
 800bf26:	d001      	beq.n	800bf2c <cleanup_stdio+0x10>
 800bf28:	f000 fba6 	bl	800c678 <_fflush_r>
 800bf2c:	68a1      	ldr	r1, [r4, #8]
 800bf2e:	4b09      	ldr	r3, [pc, #36]	@ (800bf54 <cleanup_stdio+0x38>)
 800bf30:	4299      	cmp	r1, r3
 800bf32:	d002      	beq.n	800bf3a <cleanup_stdio+0x1e>
 800bf34:	4620      	mov	r0, r4
 800bf36:	f000 fb9f 	bl	800c678 <_fflush_r>
 800bf3a:	68e1      	ldr	r1, [r4, #12]
 800bf3c:	4b06      	ldr	r3, [pc, #24]	@ (800bf58 <cleanup_stdio+0x3c>)
 800bf3e:	4299      	cmp	r1, r3
 800bf40:	d004      	beq.n	800bf4c <cleanup_stdio+0x30>
 800bf42:	4620      	mov	r0, r4
 800bf44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf48:	f000 bb96 	b.w	800c678 <_fflush_r>
 800bf4c:	bd10      	pop	{r4, pc}
 800bf4e:	bf00      	nop
 800bf50:	24000c10 	.word	0x24000c10
 800bf54:	24000c78 	.word	0x24000c78
 800bf58:	24000ce0 	.word	0x24000ce0

0800bf5c <global_stdio_init.part.0>:
 800bf5c:	b510      	push	{r4, lr}
 800bf5e:	4b0b      	ldr	r3, [pc, #44]	@ (800bf8c <global_stdio_init.part.0+0x30>)
 800bf60:	4c0b      	ldr	r4, [pc, #44]	@ (800bf90 <global_stdio_init.part.0+0x34>)
 800bf62:	4a0c      	ldr	r2, [pc, #48]	@ (800bf94 <global_stdio_init.part.0+0x38>)
 800bf64:	601a      	str	r2, [r3, #0]
 800bf66:	4620      	mov	r0, r4
 800bf68:	2200      	movs	r2, #0
 800bf6a:	2104      	movs	r1, #4
 800bf6c:	f7ff ff94 	bl	800be98 <std>
 800bf70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bf74:	2201      	movs	r2, #1
 800bf76:	2109      	movs	r1, #9
 800bf78:	f7ff ff8e 	bl	800be98 <std>
 800bf7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bf80:	2202      	movs	r2, #2
 800bf82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf86:	2112      	movs	r1, #18
 800bf88:	f7ff bf86 	b.w	800be98 <std>
 800bf8c:	24000d48 	.word	0x24000d48
 800bf90:	24000c10 	.word	0x24000c10
 800bf94:	0800bf05 	.word	0x0800bf05

0800bf98 <__sfp_lock_acquire>:
 800bf98:	4801      	ldr	r0, [pc, #4]	@ (800bfa0 <__sfp_lock_acquire+0x8>)
 800bf9a:	f000 b9ee 	b.w	800c37a <__retarget_lock_acquire_recursive>
 800bf9e:	bf00      	nop
 800bfa0:	24000d51 	.word	0x24000d51

0800bfa4 <__sfp_lock_release>:
 800bfa4:	4801      	ldr	r0, [pc, #4]	@ (800bfac <__sfp_lock_release+0x8>)
 800bfa6:	f000 b9e9 	b.w	800c37c <__retarget_lock_release_recursive>
 800bfaa:	bf00      	nop
 800bfac:	24000d51 	.word	0x24000d51

0800bfb0 <__sinit>:
 800bfb0:	b510      	push	{r4, lr}
 800bfb2:	4604      	mov	r4, r0
 800bfb4:	f7ff fff0 	bl	800bf98 <__sfp_lock_acquire>
 800bfb8:	6a23      	ldr	r3, [r4, #32]
 800bfba:	b11b      	cbz	r3, 800bfc4 <__sinit+0x14>
 800bfbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfc0:	f7ff bff0 	b.w	800bfa4 <__sfp_lock_release>
 800bfc4:	4b04      	ldr	r3, [pc, #16]	@ (800bfd8 <__sinit+0x28>)
 800bfc6:	6223      	str	r3, [r4, #32]
 800bfc8:	4b04      	ldr	r3, [pc, #16]	@ (800bfdc <__sinit+0x2c>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d1f5      	bne.n	800bfbc <__sinit+0xc>
 800bfd0:	f7ff ffc4 	bl	800bf5c <global_stdio_init.part.0>
 800bfd4:	e7f2      	b.n	800bfbc <__sinit+0xc>
 800bfd6:	bf00      	nop
 800bfd8:	0800bf1d 	.word	0x0800bf1d
 800bfdc:	24000d48 	.word	0x24000d48

0800bfe0 <_fwalk_sglue>:
 800bfe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfe4:	4607      	mov	r7, r0
 800bfe6:	4688      	mov	r8, r1
 800bfe8:	4614      	mov	r4, r2
 800bfea:	2600      	movs	r6, #0
 800bfec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bff0:	f1b9 0901 	subs.w	r9, r9, #1
 800bff4:	d505      	bpl.n	800c002 <_fwalk_sglue+0x22>
 800bff6:	6824      	ldr	r4, [r4, #0]
 800bff8:	2c00      	cmp	r4, #0
 800bffa:	d1f7      	bne.n	800bfec <_fwalk_sglue+0xc>
 800bffc:	4630      	mov	r0, r6
 800bffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c002:	89ab      	ldrh	r3, [r5, #12]
 800c004:	2b01      	cmp	r3, #1
 800c006:	d907      	bls.n	800c018 <_fwalk_sglue+0x38>
 800c008:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c00c:	3301      	adds	r3, #1
 800c00e:	d003      	beq.n	800c018 <_fwalk_sglue+0x38>
 800c010:	4629      	mov	r1, r5
 800c012:	4638      	mov	r0, r7
 800c014:	47c0      	blx	r8
 800c016:	4306      	orrs	r6, r0
 800c018:	3568      	adds	r5, #104	@ 0x68
 800c01a:	e7e9      	b.n	800bff0 <_fwalk_sglue+0x10>

0800c01c <_puts_r>:
 800c01c:	6a03      	ldr	r3, [r0, #32]
 800c01e:	b570      	push	{r4, r5, r6, lr}
 800c020:	6884      	ldr	r4, [r0, #8]
 800c022:	4605      	mov	r5, r0
 800c024:	460e      	mov	r6, r1
 800c026:	b90b      	cbnz	r3, 800c02c <_puts_r+0x10>
 800c028:	f7ff ffc2 	bl	800bfb0 <__sinit>
 800c02c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c02e:	07db      	lsls	r3, r3, #31
 800c030:	d405      	bmi.n	800c03e <_puts_r+0x22>
 800c032:	89a3      	ldrh	r3, [r4, #12]
 800c034:	0598      	lsls	r0, r3, #22
 800c036:	d402      	bmi.n	800c03e <_puts_r+0x22>
 800c038:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c03a:	f000 f99e 	bl	800c37a <__retarget_lock_acquire_recursive>
 800c03e:	89a3      	ldrh	r3, [r4, #12]
 800c040:	0719      	lsls	r1, r3, #28
 800c042:	d502      	bpl.n	800c04a <_puts_r+0x2e>
 800c044:	6923      	ldr	r3, [r4, #16]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d135      	bne.n	800c0b6 <_puts_r+0x9a>
 800c04a:	4621      	mov	r1, r4
 800c04c:	4628      	mov	r0, r5
 800c04e:	f000 f8c5 	bl	800c1dc <__swsetup_r>
 800c052:	b380      	cbz	r0, 800c0b6 <_puts_r+0x9a>
 800c054:	f04f 35ff 	mov.w	r5, #4294967295
 800c058:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c05a:	07da      	lsls	r2, r3, #31
 800c05c:	d405      	bmi.n	800c06a <_puts_r+0x4e>
 800c05e:	89a3      	ldrh	r3, [r4, #12]
 800c060:	059b      	lsls	r3, r3, #22
 800c062:	d402      	bmi.n	800c06a <_puts_r+0x4e>
 800c064:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c066:	f000 f989 	bl	800c37c <__retarget_lock_release_recursive>
 800c06a:	4628      	mov	r0, r5
 800c06c:	bd70      	pop	{r4, r5, r6, pc}
 800c06e:	2b00      	cmp	r3, #0
 800c070:	da04      	bge.n	800c07c <_puts_r+0x60>
 800c072:	69a2      	ldr	r2, [r4, #24]
 800c074:	429a      	cmp	r2, r3
 800c076:	dc17      	bgt.n	800c0a8 <_puts_r+0x8c>
 800c078:	290a      	cmp	r1, #10
 800c07a:	d015      	beq.n	800c0a8 <_puts_r+0x8c>
 800c07c:	6823      	ldr	r3, [r4, #0]
 800c07e:	1c5a      	adds	r2, r3, #1
 800c080:	6022      	str	r2, [r4, #0]
 800c082:	7019      	strb	r1, [r3, #0]
 800c084:	68a3      	ldr	r3, [r4, #8]
 800c086:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c08a:	3b01      	subs	r3, #1
 800c08c:	60a3      	str	r3, [r4, #8]
 800c08e:	2900      	cmp	r1, #0
 800c090:	d1ed      	bne.n	800c06e <_puts_r+0x52>
 800c092:	2b00      	cmp	r3, #0
 800c094:	da11      	bge.n	800c0ba <_puts_r+0x9e>
 800c096:	4622      	mov	r2, r4
 800c098:	210a      	movs	r1, #10
 800c09a:	4628      	mov	r0, r5
 800c09c:	f000 f85f 	bl	800c15e <__swbuf_r>
 800c0a0:	3001      	adds	r0, #1
 800c0a2:	d0d7      	beq.n	800c054 <_puts_r+0x38>
 800c0a4:	250a      	movs	r5, #10
 800c0a6:	e7d7      	b.n	800c058 <_puts_r+0x3c>
 800c0a8:	4622      	mov	r2, r4
 800c0aa:	4628      	mov	r0, r5
 800c0ac:	f000 f857 	bl	800c15e <__swbuf_r>
 800c0b0:	3001      	adds	r0, #1
 800c0b2:	d1e7      	bne.n	800c084 <_puts_r+0x68>
 800c0b4:	e7ce      	b.n	800c054 <_puts_r+0x38>
 800c0b6:	3e01      	subs	r6, #1
 800c0b8:	e7e4      	b.n	800c084 <_puts_r+0x68>
 800c0ba:	6823      	ldr	r3, [r4, #0]
 800c0bc:	1c5a      	adds	r2, r3, #1
 800c0be:	6022      	str	r2, [r4, #0]
 800c0c0:	220a      	movs	r2, #10
 800c0c2:	701a      	strb	r2, [r3, #0]
 800c0c4:	e7ee      	b.n	800c0a4 <_puts_r+0x88>
	...

0800c0c8 <puts>:
 800c0c8:	4b02      	ldr	r3, [pc, #8]	@ (800c0d4 <puts+0xc>)
 800c0ca:	4601      	mov	r1, r0
 800c0cc:	6818      	ldr	r0, [r3, #0]
 800c0ce:	f7ff bfa5 	b.w	800c01c <_puts_r>
 800c0d2:	bf00      	nop
 800c0d4:	24000130 	.word	0x24000130

0800c0d8 <__sread>:
 800c0d8:	b510      	push	{r4, lr}
 800c0da:	460c      	mov	r4, r1
 800c0dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0e0:	f000 f8fc 	bl	800c2dc <_read_r>
 800c0e4:	2800      	cmp	r0, #0
 800c0e6:	bfab      	itete	ge
 800c0e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c0ea:	89a3      	ldrhlt	r3, [r4, #12]
 800c0ec:	181b      	addge	r3, r3, r0
 800c0ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c0f2:	bfac      	ite	ge
 800c0f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c0f6:	81a3      	strhlt	r3, [r4, #12]
 800c0f8:	bd10      	pop	{r4, pc}

0800c0fa <__swrite>:
 800c0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fe:	461f      	mov	r7, r3
 800c100:	898b      	ldrh	r3, [r1, #12]
 800c102:	05db      	lsls	r3, r3, #23
 800c104:	4605      	mov	r5, r0
 800c106:	460c      	mov	r4, r1
 800c108:	4616      	mov	r6, r2
 800c10a:	d505      	bpl.n	800c118 <__swrite+0x1e>
 800c10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c110:	2302      	movs	r3, #2
 800c112:	2200      	movs	r2, #0
 800c114:	f000 f8d0 	bl	800c2b8 <_lseek_r>
 800c118:	89a3      	ldrh	r3, [r4, #12]
 800c11a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c11e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c122:	81a3      	strh	r3, [r4, #12]
 800c124:	4632      	mov	r2, r6
 800c126:	463b      	mov	r3, r7
 800c128:	4628      	mov	r0, r5
 800c12a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c12e:	f000 b8e7 	b.w	800c300 <_write_r>

0800c132 <__sseek>:
 800c132:	b510      	push	{r4, lr}
 800c134:	460c      	mov	r4, r1
 800c136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c13a:	f000 f8bd 	bl	800c2b8 <_lseek_r>
 800c13e:	1c43      	adds	r3, r0, #1
 800c140:	89a3      	ldrh	r3, [r4, #12]
 800c142:	bf15      	itete	ne
 800c144:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c146:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c14a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c14e:	81a3      	strheq	r3, [r4, #12]
 800c150:	bf18      	it	ne
 800c152:	81a3      	strhne	r3, [r4, #12]
 800c154:	bd10      	pop	{r4, pc}

0800c156 <__sclose>:
 800c156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c15a:	f000 b89d 	b.w	800c298 <_close_r>

0800c15e <__swbuf_r>:
 800c15e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c160:	460e      	mov	r6, r1
 800c162:	4614      	mov	r4, r2
 800c164:	4605      	mov	r5, r0
 800c166:	b118      	cbz	r0, 800c170 <__swbuf_r+0x12>
 800c168:	6a03      	ldr	r3, [r0, #32]
 800c16a:	b90b      	cbnz	r3, 800c170 <__swbuf_r+0x12>
 800c16c:	f7ff ff20 	bl	800bfb0 <__sinit>
 800c170:	69a3      	ldr	r3, [r4, #24]
 800c172:	60a3      	str	r3, [r4, #8]
 800c174:	89a3      	ldrh	r3, [r4, #12]
 800c176:	071a      	lsls	r2, r3, #28
 800c178:	d501      	bpl.n	800c17e <__swbuf_r+0x20>
 800c17a:	6923      	ldr	r3, [r4, #16]
 800c17c:	b943      	cbnz	r3, 800c190 <__swbuf_r+0x32>
 800c17e:	4621      	mov	r1, r4
 800c180:	4628      	mov	r0, r5
 800c182:	f000 f82b 	bl	800c1dc <__swsetup_r>
 800c186:	b118      	cbz	r0, 800c190 <__swbuf_r+0x32>
 800c188:	f04f 37ff 	mov.w	r7, #4294967295
 800c18c:	4638      	mov	r0, r7
 800c18e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c190:	6823      	ldr	r3, [r4, #0]
 800c192:	6922      	ldr	r2, [r4, #16]
 800c194:	1a98      	subs	r0, r3, r2
 800c196:	6963      	ldr	r3, [r4, #20]
 800c198:	b2f6      	uxtb	r6, r6
 800c19a:	4283      	cmp	r3, r0
 800c19c:	4637      	mov	r7, r6
 800c19e:	dc05      	bgt.n	800c1ac <__swbuf_r+0x4e>
 800c1a0:	4621      	mov	r1, r4
 800c1a2:	4628      	mov	r0, r5
 800c1a4:	f000 fa68 	bl	800c678 <_fflush_r>
 800c1a8:	2800      	cmp	r0, #0
 800c1aa:	d1ed      	bne.n	800c188 <__swbuf_r+0x2a>
 800c1ac:	68a3      	ldr	r3, [r4, #8]
 800c1ae:	3b01      	subs	r3, #1
 800c1b0:	60a3      	str	r3, [r4, #8]
 800c1b2:	6823      	ldr	r3, [r4, #0]
 800c1b4:	1c5a      	adds	r2, r3, #1
 800c1b6:	6022      	str	r2, [r4, #0]
 800c1b8:	701e      	strb	r6, [r3, #0]
 800c1ba:	6962      	ldr	r2, [r4, #20]
 800c1bc:	1c43      	adds	r3, r0, #1
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d004      	beq.n	800c1cc <__swbuf_r+0x6e>
 800c1c2:	89a3      	ldrh	r3, [r4, #12]
 800c1c4:	07db      	lsls	r3, r3, #31
 800c1c6:	d5e1      	bpl.n	800c18c <__swbuf_r+0x2e>
 800c1c8:	2e0a      	cmp	r6, #10
 800c1ca:	d1df      	bne.n	800c18c <__swbuf_r+0x2e>
 800c1cc:	4621      	mov	r1, r4
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	f000 fa52 	bl	800c678 <_fflush_r>
 800c1d4:	2800      	cmp	r0, #0
 800c1d6:	d0d9      	beq.n	800c18c <__swbuf_r+0x2e>
 800c1d8:	e7d6      	b.n	800c188 <__swbuf_r+0x2a>
	...

0800c1dc <__swsetup_r>:
 800c1dc:	b538      	push	{r3, r4, r5, lr}
 800c1de:	4b29      	ldr	r3, [pc, #164]	@ (800c284 <__swsetup_r+0xa8>)
 800c1e0:	4605      	mov	r5, r0
 800c1e2:	6818      	ldr	r0, [r3, #0]
 800c1e4:	460c      	mov	r4, r1
 800c1e6:	b118      	cbz	r0, 800c1f0 <__swsetup_r+0x14>
 800c1e8:	6a03      	ldr	r3, [r0, #32]
 800c1ea:	b90b      	cbnz	r3, 800c1f0 <__swsetup_r+0x14>
 800c1ec:	f7ff fee0 	bl	800bfb0 <__sinit>
 800c1f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1f4:	0719      	lsls	r1, r3, #28
 800c1f6:	d422      	bmi.n	800c23e <__swsetup_r+0x62>
 800c1f8:	06da      	lsls	r2, r3, #27
 800c1fa:	d407      	bmi.n	800c20c <__swsetup_r+0x30>
 800c1fc:	2209      	movs	r2, #9
 800c1fe:	602a      	str	r2, [r5, #0]
 800c200:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c204:	81a3      	strh	r3, [r4, #12]
 800c206:	f04f 30ff 	mov.w	r0, #4294967295
 800c20a:	e033      	b.n	800c274 <__swsetup_r+0x98>
 800c20c:	0758      	lsls	r0, r3, #29
 800c20e:	d512      	bpl.n	800c236 <__swsetup_r+0x5a>
 800c210:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c212:	b141      	cbz	r1, 800c226 <__swsetup_r+0x4a>
 800c214:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c218:	4299      	cmp	r1, r3
 800c21a:	d002      	beq.n	800c222 <__swsetup_r+0x46>
 800c21c:	4628      	mov	r0, r5
 800c21e:	f000 f8af 	bl	800c380 <_free_r>
 800c222:	2300      	movs	r3, #0
 800c224:	6363      	str	r3, [r4, #52]	@ 0x34
 800c226:	89a3      	ldrh	r3, [r4, #12]
 800c228:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c22c:	81a3      	strh	r3, [r4, #12]
 800c22e:	2300      	movs	r3, #0
 800c230:	6063      	str	r3, [r4, #4]
 800c232:	6923      	ldr	r3, [r4, #16]
 800c234:	6023      	str	r3, [r4, #0]
 800c236:	89a3      	ldrh	r3, [r4, #12]
 800c238:	f043 0308 	orr.w	r3, r3, #8
 800c23c:	81a3      	strh	r3, [r4, #12]
 800c23e:	6923      	ldr	r3, [r4, #16]
 800c240:	b94b      	cbnz	r3, 800c256 <__swsetup_r+0x7a>
 800c242:	89a3      	ldrh	r3, [r4, #12]
 800c244:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c24c:	d003      	beq.n	800c256 <__swsetup_r+0x7a>
 800c24e:	4621      	mov	r1, r4
 800c250:	4628      	mov	r0, r5
 800c252:	f000 fa5f 	bl	800c714 <__smakebuf_r>
 800c256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25a:	f013 0201 	ands.w	r2, r3, #1
 800c25e:	d00a      	beq.n	800c276 <__swsetup_r+0x9a>
 800c260:	2200      	movs	r2, #0
 800c262:	60a2      	str	r2, [r4, #8]
 800c264:	6962      	ldr	r2, [r4, #20]
 800c266:	4252      	negs	r2, r2
 800c268:	61a2      	str	r2, [r4, #24]
 800c26a:	6922      	ldr	r2, [r4, #16]
 800c26c:	b942      	cbnz	r2, 800c280 <__swsetup_r+0xa4>
 800c26e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c272:	d1c5      	bne.n	800c200 <__swsetup_r+0x24>
 800c274:	bd38      	pop	{r3, r4, r5, pc}
 800c276:	0799      	lsls	r1, r3, #30
 800c278:	bf58      	it	pl
 800c27a:	6962      	ldrpl	r2, [r4, #20]
 800c27c:	60a2      	str	r2, [r4, #8]
 800c27e:	e7f4      	b.n	800c26a <__swsetup_r+0x8e>
 800c280:	2000      	movs	r0, #0
 800c282:	e7f7      	b.n	800c274 <__swsetup_r+0x98>
 800c284:	24000130 	.word	0x24000130

0800c288 <memset>:
 800c288:	4402      	add	r2, r0
 800c28a:	4603      	mov	r3, r0
 800c28c:	4293      	cmp	r3, r2
 800c28e:	d100      	bne.n	800c292 <memset+0xa>
 800c290:	4770      	bx	lr
 800c292:	f803 1b01 	strb.w	r1, [r3], #1
 800c296:	e7f9      	b.n	800c28c <memset+0x4>

0800c298 <_close_r>:
 800c298:	b538      	push	{r3, r4, r5, lr}
 800c29a:	4d06      	ldr	r5, [pc, #24]	@ (800c2b4 <_close_r+0x1c>)
 800c29c:	2300      	movs	r3, #0
 800c29e:	4604      	mov	r4, r0
 800c2a0:	4608      	mov	r0, r1
 800c2a2:	602b      	str	r3, [r5, #0]
 800c2a4:	f7f4 fb3c 	bl	8000920 <_close>
 800c2a8:	1c43      	adds	r3, r0, #1
 800c2aa:	d102      	bne.n	800c2b2 <_close_r+0x1a>
 800c2ac:	682b      	ldr	r3, [r5, #0]
 800c2ae:	b103      	cbz	r3, 800c2b2 <_close_r+0x1a>
 800c2b0:	6023      	str	r3, [r4, #0]
 800c2b2:	bd38      	pop	{r3, r4, r5, pc}
 800c2b4:	24000d4c 	.word	0x24000d4c

0800c2b8 <_lseek_r>:
 800c2b8:	b538      	push	{r3, r4, r5, lr}
 800c2ba:	4d07      	ldr	r5, [pc, #28]	@ (800c2d8 <_lseek_r+0x20>)
 800c2bc:	4604      	mov	r4, r0
 800c2be:	4608      	mov	r0, r1
 800c2c0:	4611      	mov	r1, r2
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	602a      	str	r2, [r5, #0]
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	f7f4 fb51 	bl	800096e <_lseek>
 800c2cc:	1c43      	adds	r3, r0, #1
 800c2ce:	d102      	bne.n	800c2d6 <_lseek_r+0x1e>
 800c2d0:	682b      	ldr	r3, [r5, #0]
 800c2d2:	b103      	cbz	r3, 800c2d6 <_lseek_r+0x1e>
 800c2d4:	6023      	str	r3, [r4, #0]
 800c2d6:	bd38      	pop	{r3, r4, r5, pc}
 800c2d8:	24000d4c 	.word	0x24000d4c

0800c2dc <_read_r>:
 800c2dc:	b538      	push	{r3, r4, r5, lr}
 800c2de:	4d07      	ldr	r5, [pc, #28]	@ (800c2fc <_read_r+0x20>)
 800c2e0:	4604      	mov	r4, r0
 800c2e2:	4608      	mov	r0, r1
 800c2e4:	4611      	mov	r1, r2
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	602a      	str	r2, [r5, #0]
 800c2ea:	461a      	mov	r2, r3
 800c2ec:	f7f4 fa60 	bl	80007b0 <_read>
 800c2f0:	1c43      	adds	r3, r0, #1
 800c2f2:	d102      	bne.n	800c2fa <_read_r+0x1e>
 800c2f4:	682b      	ldr	r3, [r5, #0]
 800c2f6:	b103      	cbz	r3, 800c2fa <_read_r+0x1e>
 800c2f8:	6023      	str	r3, [r4, #0]
 800c2fa:	bd38      	pop	{r3, r4, r5, pc}
 800c2fc:	24000d4c 	.word	0x24000d4c

0800c300 <_write_r>:
 800c300:	b538      	push	{r3, r4, r5, lr}
 800c302:	4d07      	ldr	r5, [pc, #28]	@ (800c320 <_write_r+0x20>)
 800c304:	4604      	mov	r4, r0
 800c306:	4608      	mov	r0, r1
 800c308:	4611      	mov	r1, r2
 800c30a:	2200      	movs	r2, #0
 800c30c:	602a      	str	r2, [r5, #0]
 800c30e:	461a      	mov	r2, r3
 800c310:	f7f4 fa24 	bl	800075c <_write>
 800c314:	1c43      	adds	r3, r0, #1
 800c316:	d102      	bne.n	800c31e <_write_r+0x1e>
 800c318:	682b      	ldr	r3, [r5, #0]
 800c31a:	b103      	cbz	r3, 800c31e <_write_r+0x1e>
 800c31c:	6023      	str	r3, [r4, #0]
 800c31e:	bd38      	pop	{r3, r4, r5, pc}
 800c320:	24000d4c 	.word	0x24000d4c

0800c324 <__errno>:
 800c324:	4b01      	ldr	r3, [pc, #4]	@ (800c32c <__errno+0x8>)
 800c326:	6818      	ldr	r0, [r3, #0]
 800c328:	4770      	bx	lr
 800c32a:	bf00      	nop
 800c32c:	24000130 	.word	0x24000130

0800c330 <__libc_init_array>:
 800c330:	b570      	push	{r4, r5, r6, lr}
 800c332:	4d0d      	ldr	r5, [pc, #52]	@ (800c368 <__libc_init_array+0x38>)
 800c334:	4c0d      	ldr	r4, [pc, #52]	@ (800c36c <__libc_init_array+0x3c>)
 800c336:	1b64      	subs	r4, r4, r5
 800c338:	10a4      	asrs	r4, r4, #2
 800c33a:	2600      	movs	r6, #0
 800c33c:	42a6      	cmp	r6, r4
 800c33e:	d109      	bne.n	800c354 <__libc_init_array+0x24>
 800c340:	4d0b      	ldr	r5, [pc, #44]	@ (800c370 <__libc_init_array+0x40>)
 800c342:	4c0c      	ldr	r4, [pc, #48]	@ (800c374 <__libc_init_array+0x44>)
 800c344:	f000 fa54 	bl	800c7f0 <_init>
 800c348:	1b64      	subs	r4, r4, r5
 800c34a:	10a4      	asrs	r4, r4, #2
 800c34c:	2600      	movs	r6, #0
 800c34e:	42a6      	cmp	r6, r4
 800c350:	d105      	bne.n	800c35e <__libc_init_array+0x2e>
 800c352:	bd70      	pop	{r4, r5, r6, pc}
 800c354:	f855 3b04 	ldr.w	r3, [r5], #4
 800c358:	4798      	blx	r3
 800c35a:	3601      	adds	r6, #1
 800c35c:	e7ee      	b.n	800c33c <__libc_init_array+0xc>
 800c35e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c362:	4798      	blx	r3
 800c364:	3601      	adds	r6, #1
 800c366:	e7f2      	b.n	800c34e <__libc_init_array+0x1e>
 800c368:	0800ca78 	.word	0x0800ca78
 800c36c:	0800ca78 	.word	0x0800ca78
 800c370:	0800ca78 	.word	0x0800ca78
 800c374:	0800ca7c 	.word	0x0800ca7c

0800c378 <__retarget_lock_init_recursive>:
 800c378:	4770      	bx	lr

0800c37a <__retarget_lock_acquire_recursive>:
 800c37a:	4770      	bx	lr

0800c37c <__retarget_lock_release_recursive>:
 800c37c:	4770      	bx	lr
	...

0800c380 <_free_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	4605      	mov	r5, r0
 800c384:	2900      	cmp	r1, #0
 800c386:	d041      	beq.n	800c40c <_free_r+0x8c>
 800c388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c38c:	1f0c      	subs	r4, r1, #4
 800c38e:	2b00      	cmp	r3, #0
 800c390:	bfb8      	it	lt
 800c392:	18e4      	addlt	r4, r4, r3
 800c394:	f000 f8e0 	bl	800c558 <__malloc_lock>
 800c398:	4a1d      	ldr	r2, [pc, #116]	@ (800c410 <_free_r+0x90>)
 800c39a:	6813      	ldr	r3, [r2, #0]
 800c39c:	b933      	cbnz	r3, 800c3ac <_free_r+0x2c>
 800c39e:	6063      	str	r3, [r4, #4]
 800c3a0:	6014      	str	r4, [r2, #0]
 800c3a2:	4628      	mov	r0, r5
 800c3a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3a8:	f000 b8dc 	b.w	800c564 <__malloc_unlock>
 800c3ac:	42a3      	cmp	r3, r4
 800c3ae:	d908      	bls.n	800c3c2 <_free_r+0x42>
 800c3b0:	6820      	ldr	r0, [r4, #0]
 800c3b2:	1821      	adds	r1, r4, r0
 800c3b4:	428b      	cmp	r3, r1
 800c3b6:	bf01      	itttt	eq
 800c3b8:	6819      	ldreq	r1, [r3, #0]
 800c3ba:	685b      	ldreq	r3, [r3, #4]
 800c3bc:	1809      	addeq	r1, r1, r0
 800c3be:	6021      	streq	r1, [r4, #0]
 800c3c0:	e7ed      	b.n	800c39e <_free_r+0x1e>
 800c3c2:	461a      	mov	r2, r3
 800c3c4:	685b      	ldr	r3, [r3, #4]
 800c3c6:	b10b      	cbz	r3, 800c3cc <_free_r+0x4c>
 800c3c8:	42a3      	cmp	r3, r4
 800c3ca:	d9fa      	bls.n	800c3c2 <_free_r+0x42>
 800c3cc:	6811      	ldr	r1, [r2, #0]
 800c3ce:	1850      	adds	r0, r2, r1
 800c3d0:	42a0      	cmp	r0, r4
 800c3d2:	d10b      	bne.n	800c3ec <_free_r+0x6c>
 800c3d4:	6820      	ldr	r0, [r4, #0]
 800c3d6:	4401      	add	r1, r0
 800c3d8:	1850      	adds	r0, r2, r1
 800c3da:	4283      	cmp	r3, r0
 800c3dc:	6011      	str	r1, [r2, #0]
 800c3de:	d1e0      	bne.n	800c3a2 <_free_r+0x22>
 800c3e0:	6818      	ldr	r0, [r3, #0]
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	6053      	str	r3, [r2, #4]
 800c3e6:	4408      	add	r0, r1
 800c3e8:	6010      	str	r0, [r2, #0]
 800c3ea:	e7da      	b.n	800c3a2 <_free_r+0x22>
 800c3ec:	d902      	bls.n	800c3f4 <_free_r+0x74>
 800c3ee:	230c      	movs	r3, #12
 800c3f0:	602b      	str	r3, [r5, #0]
 800c3f2:	e7d6      	b.n	800c3a2 <_free_r+0x22>
 800c3f4:	6820      	ldr	r0, [r4, #0]
 800c3f6:	1821      	adds	r1, r4, r0
 800c3f8:	428b      	cmp	r3, r1
 800c3fa:	bf04      	itt	eq
 800c3fc:	6819      	ldreq	r1, [r3, #0]
 800c3fe:	685b      	ldreq	r3, [r3, #4]
 800c400:	6063      	str	r3, [r4, #4]
 800c402:	bf04      	itt	eq
 800c404:	1809      	addeq	r1, r1, r0
 800c406:	6021      	streq	r1, [r4, #0]
 800c408:	6054      	str	r4, [r2, #4]
 800c40a:	e7ca      	b.n	800c3a2 <_free_r+0x22>
 800c40c:	bd38      	pop	{r3, r4, r5, pc}
 800c40e:	bf00      	nop
 800c410:	24000d58 	.word	0x24000d58

0800c414 <sbrk_aligned>:
 800c414:	b570      	push	{r4, r5, r6, lr}
 800c416:	4e0f      	ldr	r6, [pc, #60]	@ (800c454 <sbrk_aligned+0x40>)
 800c418:	460c      	mov	r4, r1
 800c41a:	6831      	ldr	r1, [r6, #0]
 800c41c:	4605      	mov	r5, r0
 800c41e:	b911      	cbnz	r1, 800c426 <sbrk_aligned+0x12>
 800c420:	f000 f9d6 	bl	800c7d0 <_sbrk_r>
 800c424:	6030      	str	r0, [r6, #0]
 800c426:	4621      	mov	r1, r4
 800c428:	4628      	mov	r0, r5
 800c42a:	f000 f9d1 	bl	800c7d0 <_sbrk_r>
 800c42e:	1c43      	adds	r3, r0, #1
 800c430:	d103      	bne.n	800c43a <sbrk_aligned+0x26>
 800c432:	f04f 34ff 	mov.w	r4, #4294967295
 800c436:	4620      	mov	r0, r4
 800c438:	bd70      	pop	{r4, r5, r6, pc}
 800c43a:	1cc4      	adds	r4, r0, #3
 800c43c:	f024 0403 	bic.w	r4, r4, #3
 800c440:	42a0      	cmp	r0, r4
 800c442:	d0f8      	beq.n	800c436 <sbrk_aligned+0x22>
 800c444:	1a21      	subs	r1, r4, r0
 800c446:	4628      	mov	r0, r5
 800c448:	f000 f9c2 	bl	800c7d0 <_sbrk_r>
 800c44c:	3001      	adds	r0, #1
 800c44e:	d1f2      	bne.n	800c436 <sbrk_aligned+0x22>
 800c450:	e7ef      	b.n	800c432 <sbrk_aligned+0x1e>
 800c452:	bf00      	nop
 800c454:	24000d54 	.word	0x24000d54

0800c458 <_malloc_r>:
 800c458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c45c:	1ccd      	adds	r5, r1, #3
 800c45e:	f025 0503 	bic.w	r5, r5, #3
 800c462:	3508      	adds	r5, #8
 800c464:	2d0c      	cmp	r5, #12
 800c466:	bf38      	it	cc
 800c468:	250c      	movcc	r5, #12
 800c46a:	2d00      	cmp	r5, #0
 800c46c:	4606      	mov	r6, r0
 800c46e:	db01      	blt.n	800c474 <_malloc_r+0x1c>
 800c470:	42a9      	cmp	r1, r5
 800c472:	d904      	bls.n	800c47e <_malloc_r+0x26>
 800c474:	230c      	movs	r3, #12
 800c476:	6033      	str	r3, [r6, #0]
 800c478:	2000      	movs	r0, #0
 800c47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c47e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c554 <_malloc_r+0xfc>
 800c482:	f000 f869 	bl	800c558 <__malloc_lock>
 800c486:	f8d8 3000 	ldr.w	r3, [r8]
 800c48a:	461c      	mov	r4, r3
 800c48c:	bb44      	cbnz	r4, 800c4e0 <_malloc_r+0x88>
 800c48e:	4629      	mov	r1, r5
 800c490:	4630      	mov	r0, r6
 800c492:	f7ff ffbf 	bl	800c414 <sbrk_aligned>
 800c496:	1c43      	adds	r3, r0, #1
 800c498:	4604      	mov	r4, r0
 800c49a:	d158      	bne.n	800c54e <_malloc_r+0xf6>
 800c49c:	f8d8 4000 	ldr.w	r4, [r8]
 800c4a0:	4627      	mov	r7, r4
 800c4a2:	2f00      	cmp	r7, #0
 800c4a4:	d143      	bne.n	800c52e <_malloc_r+0xd6>
 800c4a6:	2c00      	cmp	r4, #0
 800c4a8:	d04b      	beq.n	800c542 <_malloc_r+0xea>
 800c4aa:	6823      	ldr	r3, [r4, #0]
 800c4ac:	4639      	mov	r1, r7
 800c4ae:	4630      	mov	r0, r6
 800c4b0:	eb04 0903 	add.w	r9, r4, r3
 800c4b4:	f000 f98c 	bl	800c7d0 <_sbrk_r>
 800c4b8:	4581      	cmp	r9, r0
 800c4ba:	d142      	bne.n	800c542 <_malloc_r+0xea>
 800c4bc:	6821      	ldr	r1, [r4, #0]
 800c4be:	1a6d      	subs	r5, r5, r1
 800c4c0:	4629      	mov	r1, r5
 800c4c2:	4630      	mov	r0, r6
 800c4c4:	f7ff ffa6 	bl	800c414 <sbrk_aligned>
 800c4c8:	3001      	adds	r0, #1
 800c4ca:	d03a      	beq.n	800c542 <_malloc_r+0xea>
 800c4cc:	6823      	ldr	r3, [r4, #0]
 800c4ce:	442b      	add	r3, r5
 800c4d0:	6023      	str	r3, [r4, #0]
 800c4d2:	f8d8 3000 	ldr.w	r3, [r8]
 800c4d6:	685a      	ldr	r2, [r3, #4]
 800c4d8:	bb62      	cbnz	r2, 800c534 <_malloc_r+0xdc>
 800c4da:	f8c8 7000 	str.w	r7, [r8]
 800c4de:	e00f      	b.n	800c500 <_malloc_r+0xa8>
 800c4e0:	6822      	ldr	r2, [r4, #0]
 800c4e2:	1b52      	subs	r2, r2, r5
 800c4e4:	d420      	bmi.n	800c528 <_malloc_r+0xd0>
 800c4e6:	2a0b      	cmp	r2, #11
 800c4e8:	d917      	bls.n	800c51a <_malloc_r+0xc2>
 800c4ea:	1961      	adds	r1, r4, r5
 800c4ec:	42a3      	cmp	r3, r4
 800c4ee:	6025      	str	r5, [r4, #0]
 800c4f0:	bf18      	it	ne
 800c4f2:	6059      	strne	r1, [r3, #4]
 800c4f4:	6863      	ldr	r3, [r4, #4]
 800c4f6:	bf08      	it	eq
 800c4f8:	f8c8 1000 	streq.w	r1, [r8]
 800c4fc:	5162      	str	r2, [r4, r5]
 800c4fe:	604b      	str	r3, [r1, #4]
 800c500:	4630      	mov	r0, r6
 800c502:	f000 f82f 	bl	800c564 <__malloc_unlock>
 800c506:	f104 000b 	add.w	r0, r4, #11
 800c50a:	1d23      	adds	r3, r4, #4
 800c50c:	f020 0007 	bic.w	r0, r0, #7
 800c510:	1ac2      	subs	r2, r0, r3
 800c512:	bf1c      	itt	ne
 800c514:	1a1b      	subne	r3, r3, r0
 800c516:	50a3      	strne	r3, [r4, r2]
 800c518:	e7af      	b.n	800c47a <_malloc_r+0x22>
 800c51a:	6862      	ldr	r2, [r4, #4]
 800c51c:	42a3      	cmp	r3, r4
 800c51e:	bf0c      	ite	eq
 800c520:	f8c8 2000 	streq.w	r2, [r8]
 800c524:	605a      	strne	r2, [r3, #4]
 800c526:	e7eb      	b.n	800c500 <_malloc_r+0xa8>
 800c528:	4623      	mov	r3, r4
 800c52a:	6864      	ldr	r4, [r4, #4]
 800c52c:	e7ae      	b.n	800c48c <_malloc_r+0x34>
 800c52e:	463c      	mov	r4, r7
 800c530:	687f      	ldr	r7, [r7, #4]
 800c532:	e7b6      	b.n	800c4a2 <_malloc_r+0x4a>
 800c534:	461a      	mov	r2, r3
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	42a3      	cmp	r3, r4
 800c53a:	d1fb      	bne.n	800c534 <_malloc_r+0xdc>
 800c53c:	2300      	movs	r3, #0
 800c53e:	6053      	str	r3, [r2, #4]
 800c540:	e7de      	b.n	800c500 <_malloc_r+0xa8>
 800c542:	230c      	movs	r3, #12
 800c544:	6033      	str	r3, [r6, #0]
 800c546:	4630      	mov	r0, r6
 800c548:	f000 f80c 	bl	800c564 <__malloc_unlock>
 800c54c:	e794      	b.n	800c478 <_malloc_r+0x20>
 800c54e:	6005      	str	r5, [r0, #0]
 800c550:	e7d6      	b.n	800c500 <_malloc_r+0xa8>
 800c552:	bf00      	nop
 800c554:	24000d58 	.word	0x24000d58

0800c558 <__malloc_lock>:
 800c558:	4801      	ldr	r0, [pc, #4]	@ (800c560 <__malloc_lock+0x8>)
 800c55a:	f7ff bf0e 	b.w	800c37a <__retarget_lock_acquire_recursive>
 800c55e:	bf00      	nop
 800c560:	24000d50 	.word	0x24000d50

0800c564 <__malloc_unlock>:
 800c564:	4801      	ldr	r0, [pc, #4]	@ (800c56c <__malloc_unlock+0x8>)
 800c566:	f7ff bf09 	b.w	800c37c <__retarget_lock_release_recursive>
 800c56a:	bf00      	nop
 800c56c:	24000d50 	.word	0x24000d50

0800c570 <__sflush_r>:
 800c570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c578:	0716      	lsls	r6, r2, #28
 800c57a:	4605      	mov	r5, r0
 800c57c:	460c      	mov	r4, r1
 800c57e:	d454      	bmi.n	800c62a <__sflush_r+0xba>
 800c580:	684b      	ldr	r3, [r1, #4]
 800c582:	2b00      	cmp	r3, #0
 800c584:	dc02      	bgt.n	800c58c <__sflush_r+0x1c>
 800c586:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c588:	2b00      	cmp	r3, #0
 800c58a:	dd48      	ble.n	800c61e <__sflush_r+0xae>
 800c58c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c58e:	2e00      	cmp	r6, #0
 800c590:	d045      	beq.n	800c61e <__sflush_r+0xae>
 800c592:	2300      	movs	r3, #0
 800c594:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c598:	682f      	ldr	r7, [r5, #0]
 800c59a:	6a21      	ldr	r1, [r4, #32]
 800c59c:	602b      	str	r3, [r5, #0]
 800c59e:	d030      	beq.n	800c602 <__sflush_r+0x92>
 800c5a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c5a2:	89a3      	ldrh	r3, [r4, #12]
 800c5a4:	0759      	lsls	r1, r3, #29
 800c5a6:	d505      	bpl.n	800c5b4 <__sflush_r+0x44>
 800c5a8:	6863      	ldr	r3, [r4, #4]
 800c5aa:	1ad2      	subs	r2, r2, r3
 800c5ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c5ae:	b10b      	cbz	r3, 800c5b4 <__sflush_r+0x44>
 800c5b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c5b2:	1ad2      	subs	r2, r2, r3
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5b8:	6a21      	ldr	r1, [r4, #32]
 800c5ba:	4628      	mov	r0, r5
 800c5bc:	47b0      	blx	r6
 800c5be:	1c43      	adds	r3, r0, #1
 800c5c0:	89a3      	ldrh	r3, [r4, #12]
 800c5c2:	d106      	bne.n	800c5d2 <__sflush_r+0x62>
 800c5c4:	6829      	ldr	r1, [r5, #0]
 800c5c6:	291d      	cmp	r1, #29
 800c5c8:	d82b      	bhi.n	800c622 <__sflush_r+0xb2>
 800c5ca:	4a2a      	ldr	r2, [pc, #168]	@ (800c674 <__sflush_r+0x104>)
 800c5cc:	40ca      	lsrs	r2, r1
 800c5ce:	07d6      	lsls	r6, r2, #31
 800c5d0:	d527      	bpl.n	800c622 <__sflush_r+0xb2>
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	6062      	str	r2, [r4, #4]
 800c5d6:	04d9      	lsls	r1, r3, #19
 800c5d8:	6922      	ldr	r2, [r4, #16]
 800c5da:	6022      	str	r2, [r4, #0]
 800c5dc:	d504      	bpl.n	800c5e8 <__sflush_r+0x78>
 800c5de:	1c42      	adds	r2, r0, #1
 800c5e0:	d101      	bne.n	800c5e6 <__sflush_r+0x76>
 800c5e2:	682b      	ldr	r3, [r5, #0]
 800c5e4:	b903      	cbnz	r3, 800c5e8 <__sflush_r+0x78>
 800c5e6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c5e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5ea:	602f      	str	r7, [r5, #0]
 800c5ec:	b1b9      	cbz	r1, 800c61e <__sflush_r+0xae>
 800c5ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c5f2:	4299      	cmp	r1, r3
 800c5f4:	d002      	beq.n	800c5fc <__sflush_r+0x8c>
 800c5f6:	4628      	mov	r0, r5
 800c5f8:	f7ff fec2 	bl	800c380 <_free_r>
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	6363      	str	r3, [r4, #52]	@ 0x34
 800c600:	e00d      	b.n	800c61e <__sflush_r+0xae>
 800c602:	2301      	movs	r3, #1
 800c604:	4628      	mov	r0, r5
 800c606:	47b0      	blx	r6
 800c608:	4602      	mov	r2, r0
 800c60a:	1c50      	adds	r0, r2, #1
 800c60c:	d1c9      	bne.n	800c5a2 <__sflush_r+0x32>
 800c60e:	682b      	ldr	r3, [r5, #0]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d0c6      	beq.n	800c5a2 <__sflush_r+0x32>
 800c614:	2b1d      	cmp	r3, #29
 800c616:	d001      	beq.n	800c61c <__sflush_r+0xac>
 800c618:	2b16      	cmp	r3, #22
 800c61a:	d11e      	bne.n	800c65a <__sflush_r+0xea>
 800c61c:	602f      	str	r7, [r5, #0]
 800c61e:	2000      	movs	r0, #0
 800c620:	e022      	b.n	800c668 <__sflush_r+0xf8>
 800c622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c626:	b21b      	sxth	r3, r3
 800c628:	e01b      	b.n	800c662 <__sflush_r+0xf2>
 800c62a:	690f      	ldr	r7, [r1, #16]
 800c62c:	2f00      	cmp	r7, #0
 800c62e:	d0f6      	beq.n	800c61e <__sflush_r+0xae>
 800c630:	0793      	lsls	r3, r2, #30
 800c632:	680e      	ldr	r6, [r1, #0]
 800c634:	bf08      	it	eq
 800c636:	694b      	ldreq	r3, [r1, #20]
 800c638:	600f      	str	r7, [r1, #0]
 800c63a:	bf18      	it	ne
 800c63c:	2300      	movne	r3, #0
 800c63e:	eba6 0807 	sub.w	r8, r6, r7
 800c642:	608b      	str	r3, [r1, #8]
 800c644:	f1b8 0f00 	cmp.w	r8, #0
 800c648:	dde9      	ble.n	800c61e <__sflush_r+0xae>
 800c64a:	6a21      	ldr	r1, [r4, #32]
 800c64c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c64e:	4643      	mov	r3, r8
 800c650:	463a      	mov	r2, r7
 800c652:	4628      	mov	r0, r5
 800c654:	47b0      	blx	r6
 800c656:	2800      	cmp	r0, #0
 800c658:	dc08      	bgt.n	800c66c <__sflush_r+0xfc>
 800c65a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c65e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c662:	81a3      	strh	r3, [r4, #12]
 800c664:	f04f 30ff 	mov.w	r0, #4294967295
 800c668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c66c:	4407      	add	r7, r0
 800c66e:	eba8 0800 	sub.w	r8, r8, r0
 800c672:	e7e7      	b.n	800c644 <__sflush_r+0xd4>
 800c674:	20400001 	.word	0x20400001

0800c678 <_fflush_r>:
 800c678:	b538      	push	{r3, r4, r5, lr}
 800c67a:	690b      	ldr	r3, [r1, #16]
 800c67c:	4605      	mov	r5, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	b913      	cbnz	r3, 800c688 <_fflush_r+0x10>
 800c682:	2500      	movs	r5, #0
 800c684:	4628      	mov	r0, r5
 800c686:	bd38      	pop	{r3, r4, r5, pc}
 800c688:	b118      	cbz	r0, 800c692 <_fflush_r+0x1a>
 800c68a:	6a03      	ldr	r3, [r0, #32]
 800c68c:	b90b      	cbnz	r3, 800c692 <_fflush_r+0x1a>
 800c68e:	f7ff fc8f 	bl	800bfb0 <__sinit>
 800c692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d0f3      	beq.n	800c682 <_fflush_r+0xa>
 800c69a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c69c:	07d0      	lsls	r0, r2, #31
 800c69e:	d404      	bmi.n	800c6aa <_fflush_r+0x32>
 800c6a0:	0599      	lsls	r1, r3, #22
 800c6a2:	d402      	bmi.n	800c6aa <_fflush_r+0x32>
 800c6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6a6:	f7ff fe68 	bl	800c37a <__retarget_lock_acquire_recursive>
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	4621      	mov	r1, r4
 800c6ae:	f7ff ff5f 	bl	800c570 <__sflush_r>
 800c6b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c6b4:	07da      	lsls	r2, r3, #31
 800c6b6:	4605      	mov	r5, r0
 800c6b8:	d4e4      	bmi.n	800c684 <_fflush_r+0xc>
 800c6ba:	89a3      	ldrh	r3, [r4, #12]
 800c6bc:	059b      	lsls	r3, r3, #22
 800c6be:	d4e1      	bmi.n	800c684 <_fflush_r+0xc>
 800c6c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6c2:	f7ff fe5b 	bl	800c37c <__retarget_lock_release_recursive>
 800c6c6:	e7dd      	b.n	800c684 <_fflush_r+0xc>

0800c6c8 <__swhatbuf_r>:
 800c6c8:	b570      	push	{r4, r5, r6, lr}
 800c6ca:	460c      	mov	r4, r1
 800c6cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6d0:	2900      	cmp	r1, #0
 800c6d2:	b096      	sub	sp, #88	@ 0x58
 800c6d4:	4615      	mov	r5, r2
 800c6d6:	461e      	mov	r6, r3
 800c6d8:	da0d      	bge.n	800c6f6 <__swhatbuf_r+0x2e>
 800c6da:	89a3      	ldrh	r3, [r4, #12]
 800c6dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c6e0:	f04f 0100 	mov.w	r1, #0
 800c6e4:	bf14      	ite	ne
 800c6e6:	2340      	movne	r3, #64	@ 0x40
 800c6e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	6031      	str	r1, [r6, #0]
 800c6f0:	602b      	str	r3, [r5, #0]
 800c6f2:	b016      	add	sp, #88	@ 0x58
 800c6f4:	bd70      	pop	{r4, r5, r6, pc}
 800c6f6:	466a      	mov	r2, sp
 800c6f8:	f000 f848 	bl	800c78c <_fstat_r>
 800c6fc:	2800      	cmp	r0, #0
 800c6fe:	dbec      	blt.n	800c6da <__swhatbuf_r+0x12>
 800c700:	9901      	ldr	r1, [sp, #4]
 800c702:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c706:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c70a:	4259      	negs	r1, r3
 800c70c:	4159      	adcs	r1, r3
 800c70e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c712:	e7eb      	b.n	800c6ec <__swhatbuf_r+0x24>

0800c714 <__smakebuf_r>:
 800c714:	898b      	ldrh	r3, [r1, #12]
 800c716:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c718:	079d      	lsls	r5, r3, #30
 800c71a:	4606      	mov	r6, r0
 800c71c:	460c      	mov	r4, r1
 800c71e:	d507      	bpl.n	800c730 <__smakebuf_r+0x1c>
 800c720:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c724:	6023      	str	r3, [r4, #0]
 800c726:	6123      	str	r3, [r4, #16]
 800c728:	2301      	movs	r3, #1
 800c72a:	6163      	str	r3, [r4, #20]
 800c72c:	b003      	add	sp, #12
 800c72e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c730:	ab01      	add	r3, sp, #4
 800c732:	466a      	mov	r2, sp
 800c734:	f7ff ffc8 	bl	800c6c8 <__swhatbuf_r>
 800c738:	9f00      	ldr	r7, [sp, #0]
 800c73a:	4605      	mov	r5, r0
 800c73c:	4639      	mov	r1, r7
 800c73e:	4630      	mov	r0, r6
 800c740:	f7ff fe8a 	bl	800c458 <_malloc_r>
 800c744:	b948      	cbnz	r0, 800c75a <__smakebuf_r+0x46>
 800c746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c74a:	059a      	lsls	r2, r3, #22
 800c74c:	d4ee      	bmi.n	800c72c <__smakebuf_r+0x18>
 800c74e:	f023 0303 	bic.w	r3, r3, #3
 800c752:	f043 0302 	orr.w	r3, r3, #2
 800c756:	81a3      	strh	r3, [r4, #12]
 800c758:	e7e2      	b.n	800c720 <__smakebuf_r+0xc>
 800c75a:	89a3      	ldrh	r3, [r4, #12]
 800c75c:	6020      	str	r0, [r4, #0]
 800c75e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c762:	81a3      	strh	r3, [r4, #12]
 800c764:	9b01      	ldr	r3, [sp, #4]
 800c766:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c76a:	b15b      	cbz	r3, 800c784 <__smakebuf_r+0x70>
 800c76c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c770:	4630      	mov	r0, r6
 800c772:	f000 f81d 	bl	800c7b0 <_isatty_r>
 800c776:	b128      	cbz	r0, 800c784 <__smakebuf_r+0x70>
 800c778:	89a3      	ldrh	r3, [r4, #12]
 800c77a:	f023 0303 	bic.w	r3, r3, #3
 800c77e:	f043 0301 	orr.w	r3, r3, #1
 800c782:	81a3      	strh	r3, [r4, #12]
 800c784:	89a3      	ldrh	r3, [r4, #12]
 800c786:	431d      	orrs	r5, r3
 800c788:	81a5      	strh	r5, [r4, #12]
 800c78a:	e7cf      	b.n	800c72c <__smakebuf_r+0x18>

0800c78c <_fstat_r>:
 800c78c:	b538      	push	{r3, r4, r5, lr}
 800c78e:	4d07      	ldr	r5, [pc, #28]	@ (800c7ac <_fstat_r+0x20>)
 800c790:	2300      	movs	r3, #0
 800c792:	4604      	mov	r4, r0
 800c794:	4608      	mov	r0, r1
 800c796:	4611      	mov	r1, r2
 800c798:	602b      	str	r3, [r5, #0]
 800c79a:	f7f4 f8cd 	bl	8000938 <_fstat>
 800c79e:	1c43      	adds	r3, r0, #1
 800c7a0:	d102      	bne.n	800c7a8 <_fstat_r+0x1c>
 800c7a2:	682b      	ldr	r3, [r5, #0]
 800c7a4:	b103      	cbz	r3, 800c7a8 <_fstat_r+0x1c>
 800c7a6:	6023      	str	r3, [r4, #0]
 800c7a8:	bd38      	pop	{r3, r4, r5, pc}
 800c7aa:	bf00      	nop
 800c7ac:	24000d4c 	.word	0x24000d4c

0800c7b0 <_isatty_r>:
 800c7b0:	b538      	push	{r3, r4, r5, lr}
 800c7b2:	4d06      	ldr	r5, [pc, #24]	@ (800c7cc <_isatty_r+0x1c>)
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	4604      	mov	r4, r0
 800c7b8:	4608      	mov	r0, r1
 800c7ba:	602b      	str	r3, [r5, #0]
 800c7bc:	f7f4 f8cc 	bl	8000958 <_isatty>
 800c7c0:	1c43      	adds	r3, r0, #1
 800c7c2:	d102      	bne.n	800c7ca <_isatty_r+0x1a>
 800c7c4:	682b      	ldr	r3, [r5, #0]
 800c7c6:	b103      	cbz	r3, 800c7ca <_isatty_r+0x1a>
 800c7c8:	6023      	str	r3, [r4, #0]
 800c7ca:	bd38      	pop	{r3, r4, r5, pc}
 800c7cc:	24000d4c 	.word	0x24000d4c

0800c7d0 <_sbrk_r>:
 800c7d0:	b538      	push	{r3, r4, r5, lr}
 800c7d2:	4d06      	ldr	r5, [pc, #24]	@ (800c7ec <_sbrk_r+0x1c>)
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	4604      	mov	r4, r0
 800c7d8:	4608      	mov	r0, r1
 800c7da:	602b      	str	r3, [r5, #0]
 800c7dc:	f7f4 f8d4 	bl	8000988 <_sbrk>
 800c7e0:	1c43      	adds	r3, r0, #1
 800c7e2:	d102      	bne.n	800c7ea <_sbrk_r+0x1a>
 800c7e4:	682b      	ldr	r3, [r5, #0]
 800c7e6:	b103      	cbz	r3, 800c7ea <_sbrk_r+0x1a>
 800c7e8:	6023      	str	r3, [r4, #0]
 800c7ea:	bd38      	pop	{r3, r4, r5, pc}
 800c7ec:	24000d4c 	.word	0x24000d4c

0800c7f0 <_init>:
 800c7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7f2:	bf00      	nop
 800c7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7f6:	bc08      	pop	{r3}
 800c7f8:	469e      	mov	lr, r3
 800c7fa:	4770      	bx	lr

0800c7fc <_fini>:
 800c7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7fe:	bf00      	nop
 800c800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c802:	bc08      	pop	{r3}
 800c804:	469e      	mov	lr, r3
 800c806:	4770      	bx	lr
