A synthesizable Verilog implementation of pipelined MIPS
==
Supported instructions: 
![alt text](https://github.com/Andy19961017/DSD/tree/master/Final/supported_instructions.png)

Handled hazards: 
1.Structure hazard 
2.Data hazard 
3.Branch hazard
