<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Overall Report Structure" />
<meta name="abstract" content="The LVS Report contains information about the LVS run. The contents are similar for hierarchical and flat runs, but in flat runs all results are from the top-level cell perspective only." />
<meta name="description" content="The LVS Report contains information about the LVS run. The contents are similar for hierarchical and flat runs, but in flat runs all results are from the top-level cell perspective only." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idce372e04-d031-4050-986c-93e0c2f58e92" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Overall Report Structure</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Overall Report Structure" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idce372e04-d031-4050-986c-93e0c2f58e92">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Overall
Report Structure</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">The LVS
Report contains information about the LVS run. The contents are
similar for hierarchical and flat runs, but in flat runs all results
are from the top-level cell perspective only.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="idce372e04-d031-4050-986c-93e0c2f58e92__idffa545b8-62a1-45db-93a6-1ff5dfe2fb3e"><p class="p">The
LVS Report contains the following items:</p>
<ul class="ul"><li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__id1653ca32-a19a-410f-ab86-e9c8516c1e18"><p class="p">LVS
netlist compiler errors and warnings, if any were found.</p>
</li>
<li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__ide5b00001-1ff8-480c-a70d-918d926c7db2"><p class="p">LVS
header section, specifying the report filename, the layout and source
design names (top level cell names are indicated in parentheses
when applicable), the rule file name, the rule file title (if a <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Title', 'svrf_ur'); return false;">Title</a> statement was specified),
the external hcell file name (if specified on the command line),
the time and date when the report was created, the current working
directory, user name, Calibre version and other information.</p>
</li>
<li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__id4a251c5f-a231-492e-b18a-62cf69cb929f"><p class="p">“Overall
Comparison Results” section, consisting of these items: </p>
<ul class="ul"><li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__id7ee61161-2dfb-48bb-8646-d13f16709fd9"><p class="p">Primary comparison status message. </p>
<p class="p">For hierarchical runs,
this status is CORRECT if all individual cells are correct and INCORRECT
if at least one cell is incorrect or not compared. The overall status
is NOT COMPARED if all cells have a status of NOT COMPARED. The
usual graphics are provided as well (check mark and smiling face,
or X, respectively). Refer to section “<a class="xref fm:HeadingAndPage" href="Contain_OverallComparisonResults_idde515215.html#idde515215-402c-4289-a02b-b5330e0bea0e__Contain_OverallComparisonResults_idde515215.xml#idde515215-402c-4289-a02b-b5330e0bea0e" title="The overall results of the LVS run are listed in the opening portion of the OVERALL COMPARISON RESULTS section of the LVS Report.">Overall Comparison Results</a>” for the meaning of individual
status messages.</p>
</li>
<li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__id51f5d69b-6b3d-40b6-bde7-424c078f95bf"><p class="p">Secondary comparison status messages.
This is a collection of all secondary comparison status messages
reported for individual cells. Refer to “<a class="xref" href="General_ErrorsWarnings_id485d8306.html#id485d8306-f760-4e83-9321-4aa68463e315__id388ce9f5-5ab8-4667-8869-6550cbfe3e30">LVS Netlist Compiler</a>”
for the meanings of individual status messages.</p>
</li>
<li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__idc47b4e56-e01e-4253-9e8b-d79a7bf15167"><p class="p">A Cell Summary, listing the primary
comparison status for each individual cell (CORRECT, INCORRECT,
or NOT COMPARED). The respective layout and source cell names are
indicated. Cells that exist only in the layout or only in the source
but contain input errors (for example, missing property errors)
appear in the CELL SUMMARY section as well. In that case, the layout
or source cell name is indicated with no corresponding cell name
in the other design. This section may be omitted if global problems
are found in the design.</p>
</li>
<li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__id4b561fef-24ab-4ff4-8233-4c72af279897"><p class="p">Optional sections describing global
problems found in the design, such as hierarchy cycles.</p>
</li>
<li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__id5ce89f98-780d-4bbd-ad9d-b06dc04b6ae9"><p class="p">LVS Parameters section. This section
shows the LVS program configuration.</p>
</li>
</ul>
</li>
<li class="li" id="idce372e04-d031-4050-986c-93e0c2f58e92__idfde48ae9-1846-457c-97e2-22fc72472947"><p class="p">Cell-by-cell
Comparison Results section (-hier runs). This section represents
each hierarchical correspondence cell (hcell) with a section of
its own. The section for each individual cell resembles a complete
flat LVS report; including a header, overall comparison results,
optional input errors, optional discrepancies, optional information and
warnings, optional detailed instance connections, optional list
of unmatched objects for the cell, and so on. </p>
<p class="p">You can specify <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Report Option', 'svrf_ur'); return false;">LVS Report Option</a> NOK to limit this section of the report to only cells that
have discrepancies in them. By default, all cells have a detailed
report. The status of all cells is always reported in the “Overall
Comparison Results” section.</p>
</li>
</ul>
<p class="p">A hierarchical LVS report example is shown
here:</p>
<pre class="pre codeblock"><code>                  ##################################################
                  ##                                              ##
                  ##         C A L I B R E    S Y S T E M         ##
                  ##                                              ##
                  ##             L V S   R E P O R T              ##
                  ##                                              ##
                  ##################################################



REPORT FILE NAME:         lvs.report.compare
LAYOUT NAME:              TOP.ext.sp ('TOPCELL')
SOURCE NAME:              ./src.spi ('TOPCELL')
RULE FILE:                rules
CREATION TIME:            Thu Jan 17 14:52:45 2013
CURRENT DIRECTORY:        /user/me/lvs
USER NAME:                me
CALIBRE VERSION:          v2013.1_4    Fri Jan 11 10:16:10 PST 2013



                               OVERALL COMPARISON RESULTS



                  #   #         #####################  
                   # #          #                   #  
                    #           #     INCORRECT     #  
                   # #          #                   #  
                  #   #         #####################  


  Error:    Cells with non-floating extra pins.
  Warning:  Extra ports in source.
  Warning:  Ambiguity points were found and resolved arbitrarily.
</code></pre><pre class="pre codeblock"><code>
*************************************************************************
                                      CELL  SUMMARY
*************************************************************************

  Result         Layout                        Source
  -----------    -----------                   --------------
  CORRECT        inv                           inv
  CORRECT        nand                          nand
  INCORRECT      TOPCELL                       TOPCELL
</code></pre><pre class="pre codeblock"><code>
*************************************************************************
                                      LVS PARAMETERS
*************************************************************************


o LVS Setup:

   // LVS COMPONENT TYPE PROPERTY
   // LVS COMPONENT SUBTYPE PROPERTY
   // LVS PIN NAME PROPERTY
   LVS POWER NAME                         "PWR" "VDD"
   LVS GROUND NAME                        "GND" "VSS"
   LVS CELL SUPPLY                        NO
   LVS RECOGNIZE GATES                    ALL
   LVS IGNORE PORTS                       NO
   LVS CHECK PORT NAMES                   NO
   LVS IGNORE TRIVIAL NAMED PORTS         NO
   LVS BUILTIN DEVICE PIN SWAP            YES
   LVS ALL CAPACITOR PINS SWAPPABLE       NO
   LVS DISCARD PINS BY DEVICE             NO
   LVS SOFT SUBSTRATE PINS                NO
   LVS INJECT LOGIC                       NO
   LVS EXPAND UNBALANCED CELLS            YES
   LVS FLATTEN INSIDE CELL                NO
   LVS EXPAND SEED PROMOTIONS             NO
   LVS PRESERVE PARAMETERIZED CELLS       NO
   LVS GLOBALS ARE PORTS                  YES
   LVS REVERSE WL                         NO
   LVS SPICE PREFER PINS                  NO
   LVS SPICE SLASH IS SPACE               YES
   LVS SPICE ALLOW FLOATING PINS          YES
   // LVS SPICE ALLOW INLINE PARAMETERS     
   LVS SPICE ALLOW UNQUOTED STRINGS       NO
   LVS SPICE CONDITIONAL LDD              NO
   LVS SPICE CULL PRIMITIVE SUBCIRCUITS   NO
   LVS SPICE IMPLIED MOS AREA             NO
   // LVS SPICE MULTIPLIER NAME
   LVS SPICE OVERRIDE GLOBALS             NO
   LVS SPICE REDEFINE PARAM               NO
   LVS SPICE REPLICATE DEVICES            NO
   LVS SPICE SCALE X PARAMETERS           NO
   LVS SPICE STRICT WL                    NO
   // LVS SPICE OPTION
   LVS STRICT SUBTYPES                    NO
   LVS EXACT SUBTYPES                     NO
   LAYOUT CASE                            NO
   SOURCE CASE                            NO
   LVS COMPARE CASE                       NO
   LVS DOWNCASE DEVICE                    NO
   LVS REPORT MAXIMUM                     50
   LVS PROPERTY RESOLUTION MAXIMUM        32
   // LVS SIGNATURE MAXIMUM
   // LVS FILTER UNUSED OPTION
   LVS REPORT OPTION                      S
   LVS REPORT UNITS                       YES
   // LVS NON USER NAME PORT
   // LVS NON USER NAME NET
   // LVS NON USER NAME INSTANCE

   // Reduction

   LVS REDUCE SERIES MOS                  NO
   LVS REDUCE PARALLEL MOS                YES
   LVS REDUCE SEMI SERIES MOS             NO
   LVS REDUCE SPLIT GATES                 YES
   LVS REDUCE PARALLEL BIPOLAR            YES
   LVS REDUCE SERIES CAPACITORS           YES
   LVS REDUCE PARALLEL CAPACITORS         YES
   LVS REDUCE SERIES RESISTORS            YES
   LVS REDUCE PARALLEL RESISTORS          YES
   LVS REDUCE PARALLEL DIODES             YES
   LVS REDUCTION PRIORITY                 PARALLEL
   
   LVS SHORT EQUIVALENT NODES             NO



                               CELL COMPARISON RESULTS



                         #       ###################       _   _   
                        #        #                 #       *   *   
                   #   #         #     CORRECT     #         |     
                    # #          #                 #       \___/  
                     #           ###################               


  Warning:  Extra ports in source.

LAYOUT CELL NAME:         inv
SOURCE CELL NAME:         inv

-------------------------------------------------------------------------

INITIAL NUMBERS OF OBJECTS
--------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              4         4

 Nets:               4         4

 Instances:          1         1         MN (4 pins)
                     1         1         MP (4 pins)
                ------    ------
 Total Inst:         2         2


NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              2         3    *

 Nets:               4         4

 Instances:          1         1         INV (2 pins): output input
                ------    ------
 Total Inst:         1         1


       * = Number of objects in layout different from number in source.



*************************************************************************
                               INFORMATION AND WARNINGS
*************************************************************************


                  Matched    Matched    Unmatched    Unmatched    Component
                  Layout     Source       Layout       Source    Type
                  -------    -------    ---------    ---------    ---------
  Ports:               2          2            0            1

  Nets:                4          4            0            0

  Instances:           1          1            0            0    INV   
                 -------    -------    ---------    ---------
  Total Inst:          1          1            0            0


o Statistics:

   2 layout trivial ports were deleted.
   1 source trivial port was deleted.


o Extra Ports in Source:

 3



                               CELL COMPARISON RESULTS



                         #       ###################       _   _   
                        #        #                 #       *   *   
                   #   #         #     CORRECT     #         |     
                    # #          #                 #       \___/  
                     #           ###################               


  Warning:  Extra ports in source.
  Warning:  Ambiguity points were found and resolved arbitrarily.

LAYOUT CELL NAME:         nand
SOURCE CELL NAME:         nand

-------------------------------------------------------------------------

INITIAL NUMBERS OF OBJECTS
--------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              5         5

 Nets:               6         6

 Instances:          2         2         MN (4 pins)
                     2         2         MP (4 pins)
                ------    ------
 Total Inst:         4         4


NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              2         3    *

 Nets:               5         5

 Instances:          1         1         NAND2 (3 pins)
                ------    ------
 Total Inst:         1         1


       * = Number of objects in layout different from number in source.



*************************************************************************
                               INFORMATION AND WARNINGS
*************************************************************************


                  Matched    Matched    Unmatched    Unmatched    Component
                  Layout     Source       Layout       Source    Type
                  -------    -------    ---------    ---------    ---------
  Ports:               2          2            0            1

  Nets:                5          5    0            0

  Instances:           1          1            0            0    NAND2
 -------    -------   ---------    ---------
  Total Inst:          1          1            0            0


o Statistics:

   3 layout trivial ports were deleted.
   2 source trivial ports were deleted.

   1 net was matched arbitrarily.


o Extra Ports in Source:

 4


o Ambiguity Resolution Points:

      (Each one of the following objects belongs to a group of indistinguishable objects.
       The listed objects were matched arbitrarily by the Ambiguity Resolution feature of LVS.
       Arbitrary matching may be prevented by assigning names to these objects or to adjacent nets).

       Layout                                                    Source
       ------                                                    ------

                                     Nets
                                     ----

       5                                                         5




                   CELL COMPARISON RESULTS ( TOP LEVEL )



                  #   #         #####################  
                   # #          #                   #  
                    #           #     INCORRECT     #  
                   # #          #                   #  
                  #   #         #####################  


  Error:    Cells with non-floating extra pins.

LAYOUT CELL NAME:         TOPCELL
SOURCE CELL NAME:         TOPCELL

-------------------------------------------------------------------------

INITIAL NUMBERS OF OBJECTS
--------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              2         2

 Nets:               7         6    *

 Instances:          1         1         inv (2 pins): 1 2
                     1         1         nand (2 pins)
                ------    ------
 Total Inst:         2         2


NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              2         2

 Nets:               2         2

 Instances:          1         1         inv (2 pins): 1 2
                     1         1         nand (2 pins)
                ------    ------
 Total Inst:         2         2


       * = Number of objects in layout different from number in source.



*************************************************************************
                                 INCORRECT OBJECTS
*************************************************************************


LEGEND:
-------

  ne  = Naming Error (same layout name found in source
        circuit, but object was matched otherwise).


*************************************************************************
                  INSTANCES OF CELLS WITH NON-FLOATING EXTRA PINS

DISC#  LAYOUT NAME                                               SOURCE NAME
*************************************************************************

  1    X1(24.500,0.000)  inv                                     X1/X0  inv
         ** missing pin ** X1/3                                    X1/X0/3:1

-------------------------------------------------------------------------

  2    X0(-4.250,0.000)  nand                                    X0/X0  nand
         ** missing pin ** X0/4                                    X0/X0/4:1


*************************************************************************
                               INFORMATION AND WARNINGS
*************************************************************************


                 Matched    Matched    Unmatched    Unmatched    Component
                  Layout     Source       Layout       Source    Type
                  -------    -------    ---------    ---------    ---------
  Ports:               2          2            0            0

  Nets:                2          2            0            0

  Instances:           1          1            0            0    inv
                       1          1            0            0    nand
                 -------    -------    ---------    ---------
  Total Inst:          2          2            0            0


o Statistics:

   1 source net had all its pins removed and was deleted.


o Initial Correspondence Points:

   Ports:        PWR GND


*************************************************************************
                                         SUMMARY
*************************************************************************

Total CPU Time:      0 sec
Total Elapsed Time:  1 sec</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LvsReport_id17bc3f60.html" title="The LVS Report contains the results of an LVS run in human-readable text form.">LVS Report</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Overall Report Structure"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_OverallReportStructure_idce372e04.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>