("lab4_adder_top:/\tlab4_adder_top ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_top schematic }:r"))) (((-11.0 -8.275) (30.1 3.175)) "r" "Schematics XL" 60))("lab4_adder_top:/\tlab4_adder_top ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_top layout }:a"))) nil)("lab3_dff_onecell:/\tlab3_dff_onecell ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab3_dff_onecell schematic }:r"))) (((-12.23125 -10.35) (28.53125 1.00625)) "r" "Schematics XL" 59))("lab3_dff_onecell:/\tlab3_dff_onecell ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab3_dff_onecell layout }:a"))) nil)("lab4_8bit_reg:/\tlab4_8bit_reg ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_8bit_reg schematic }:r"))) (((-6.00625 -6.9625) (15.35 -1.0125)) "r" "Schematics XL" 58))("lab4_8bit_reg:/\tlab4_8bit_reg ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_8bit_reg layout }:a"))) nil)("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand schematic }:r"))) (((-12.18125 -6.98125) (17.74375 1.35625)) "r" "Schematics XL" 56))("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand layout }:a"))) nil)("lab4_decoder:/\tlab4_decoder ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_decoder schematic }:r"))) (((-12.675 -7.51875) (20.3625 1.6875)) "r" "Schematics XL" 52))("lab4_decoder:/\tlab4_decoder ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_decoder layout }:a"))) nil)