

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sun Mar 15 23:18:28 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067631|  2067631|  2067631|  2067631|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067629|  2067629|        27|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     883|   1114|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     11|     994|   1308|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|    1100|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|    2977|   2638|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |hls_target_dmul_6hbi_U20  |hls_target_dmul_6hbi  |        0|     11|  456|  603|
    |hls_target_fpext_g8j_U19  |hls_target_fpext_g8j  |        0|      0|  100|  138|
    |hls_target_sitofpfYi_U18  |hls_target_sitofpfYi  |        0|      0|  438|  567|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     11|  994| 1308|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |indvar_flatten_next_fu_197_p2     |     +    |      0|   68|   26|          21|           1|
    |p_397_fu_416_p2                   |     +    |      0|    0|   32|          32|          32|
    |p_hw_output_x_scan_1_fu_217_p2    |     +    |      0|   38|   16|           1|          11|
    |p_hw_output_y_scan_2_fu_223_p2    |     +    |      0|   38|   16|           1|          11|
    |sh_assign_fu_442_p2               |     +    |      0|   41|   17|          11|          12|
    |tmp1_fu_402_p2                    |     +    |      0|    0|   32|          32|          32|
    |tmp2_fu_364_p2                    |     +    |      0|  101|   37|          32|          32|
    |tmp3_fu_397_p2                    |     +    |      0|    0|   32|          32|          32|
    |tmp4_fu_412_p2                    |     +    |      0|    0|   32|          32|          32|
    |tmp5_fu_369_p2                    |     +    |      0|  101|   37|          32|          32|
    |tmp6_fu_380_p2                    |     +    |      0|    0|   32|          32|          32|
    |tmp7_fu_375_p2                    |     +    |      0|    0|   32|          32|          32|
    |tmp_9_i_i_fu_456_p2               |     -    |      0|   38|   16|          10|          11|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|    0|    2|           1|           1|
    |ap_block_state28_io               |    and   |      0|    0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|    0|    2|           1|           1|
    |tmp_last_V_fu_407_p2              |    and   |      0|    0|    2|           1|           1|
    |exitcond_flatten_fu_191_p2        |   icmp   |      0|    0|   13|          21|          16|
    |exitcond_fu_203_p2                |   icmp   |      0|    0|    6|          11|           9|
    |tmp8_fu_229_p2                    |   icmp   |      0|    0|    6|          11|          11|
    |tmp_mid1_fu_331_p2                |   icmp   |      0|    0|    6|          11|          11|
    |tmp_s_fu_326_p2                   |   icmp   |      0|    0|    6|          11|           9|
    |tmp_2_i_i_fu_497_p2               |   lshr   |      0|  143|  162|          54|          54|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|    2|           1|           1|
    |ap_block_state1                   |    or    |      0|    0|    2|           1|           1|
    |hw_output_V_value_V               |  select  |      0|    0|   32|           1|          32|
    |p_hw_output_x_scan_s_fu_209_p3    |  select  |      0|    0|   11|           1|           1|
    |p_hw_output_y_scan_s_fu_235_p3    |  select  |      0|    0|   11|           1|          11|
    |sh_assign_1_fu_465_p3             |  select  |      0|    0|   12|           1|          12|
    |tmp_mid2_fu_385_p3                |  select  |      0|    0|    2|           1|           1|
    |tmp_3_i_i_fu_503_p2               |    shl   |      0|  315|  474|         137|         137|
    |ap_enable_pp0                     |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|    2|           1|           2|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                             |          |      0|  883| 1114|         569|         616|
    +----------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26                   |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack  |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                   |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_146                     |   9|          2|   21|         42|
    |p_hw_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_169               |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_phi_fu_161_p4         |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_reg_157               |   9|          2|   11|         22|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 120|         26|   62|        126|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter25_loc_V_1_reg_680          |  52|   0|   52|          0|
    |ap_reg_pp0_iter2_p_357_reg_584             |  32|   0|   32|          0|
    |ap_reg_pp0_iter2_tmp8_reg_569              |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_3_reg_604             |  31|   0|   31|          0|
    |ap_reg_pp0_iter2_tmp_s_reg_624             |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_tmp5_reg_639              |  31|   0|   32|          1|
    |ap_reg_pp0_iter3_tmp6_reg_644              |  32|   0|   32|          0|
    |exitcond_flatten_reg_539                   |   1|   0|    1|          0|
    |exitcond_reg_548                           |   1|   0|    1|          0|
    |indvar_flatten_reg_146                     |  21|   0|   21|          0|
    |isNeg_reg_685                              |   1|   0|    1|          0|
    |loc_V_1_reg_680                            |  52|   0|   52|          0|
    |loc_V_reg_674                              |  11|   0|   11|          0|
    |p_345_reg_579                              |  32|   0|   32|          0|
    |p_357_reg_584                              |  32|   0|   32|          0|
    |p_381_reg_589                              |  32|   0|   32|          0|
    |p_393_reg_594                              |  32|   0|   32|          0|
    |p_397_reg_659                              |  32|   0|   32|          0|
    |p_399_reg_664                              |  32|   0|   32|          0|
    |p_400_reg_669                              |  64|   0|   64|          0|
    |p_hw_output_x_scan_2_reg_169               |  11|   0|   11|          0|
    |p_hw_output_x_scan_s_reg_554               |  11|   0|   11|          0|
    |p_hw_output_y_scan_1_reg_157               |  11|   0|   11|          0|
    |p_hw_output_y_scan_2_reg_564               |  11|   0|   11|          0|
    |p_hw_output_y_scan_s_reg_574               |  11|   0|   11|          0|
    |sh_assign_1_reg_690                        |  12|   0|   12|          0|
    |tmp1_reg_649                               |  32|   0|   32|          0|
    |tmp2_reg_634                               |  32|   0|   32|          0|
    |tmp5_reg_639                               |  31|   0|   32|          1|
    |tmp6_reg_644                               |  32|   0|   32|          0|
    |tmp8_reg_569                               |   1|   0|    1|          0|
    |tmp_2_reg_599                              |  31|   0|   31|          0|
    |tmp_3_reg_604                              |  31|   0|   31|          0|
    |tmp_4_reg_609                              |  30|   0|   30|          0|
    |tmp_5_reg_614                              |  31|   0|   31|          0|
    |tmp_6_reg_619                              |  31|   0|   31|          0|
    |tmp_last_V_reg_654                         |   1|   0|    1|          0|
    |tmp_mid1_reg_629                           |   1|   0|    1|          0|
    |tmp_s_reg_624                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_539                   |  64|  32|    1|          0|
    |exitcond_reg_548                           |  64|  32|    1|          0|
    |tmp_last_V_reg_654                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1100|  96|  913|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_rst                                       |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_start                                     |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_done                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_continue                                  |  in |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_idle                                      | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|ap_ready                                     | out |    1| ap_ctrl_hs |             Loop_1_proc             | return value |
|p_hw_input_stencil_stream_V_value_V_dout     |  in |  288|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|p_hw_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_hw_input_stencil_stream_V_value_V |    pointer   |
|hw_output_V_value_V                          | out |   32|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_vld                   | out |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_value_V_ap_ack                   |  in |    1|    ap_hs   |         hw_output_V_value_V         |    pointer   |
|hw_output_V_last_V                           | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_vld                    | out |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_ack                    |  in |    1|    ap_hs   |          hw_output_V_last_V         |    pointer   |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 29
* Pipeline: 1
  Pipeline-0: II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	29  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_30 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_31 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_32 (6)  [1/1] 1.59ns  loc: hls_target.cpp:67
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader.preheader ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader.preheader ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_38 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader.preheader

ST_2: exitcond (16)  [1/1] 2.94ns  loc: hls_target.cpp:69
.preheader.preheader:1  %exitcond = icmp eq i11 %p_hw_output_x_scan_2, -130

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:2  %p_hw_output_x_scan_s = select i1 %exitcond, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (75)  [1/1] 2.33ns  loc: hls_target.cpp:69
.preheader.preheader:60  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:67
.preheader.preheader:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

ST_3: tmp8 (20)  [1/1] 2.94ns  loc: hls_target.cpp:152
.preheader.preheader:5  %tmp8 = icmp eq i11 %p_hw_output_y_scan_1, -971

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:7  %p_hw_output_y_scan_s = select i1 %exitcond, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V (25)  [1/1] 2.45ns  loc: hls_target.cpp:75
.preheader.preheader:10  %tmp_value_V = call i288 @_ssdm_op_Read.ap_fifo.volatile.i288P(i288* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_345 (26)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:11  %p_345 = trunc i288 %tmp_value_V to i32

ST_3: p_357 (27)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:12  %p_357 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 64, i32 95)

ST_3: p_381 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:13  %p_381 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 192, i32 223)

ST_3: p_393 (29)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:14  %p_393 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 256, i32 287)

ST_3: tmp_2 (30)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:15  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 32, i32 62)

ST_3: tmp_3 (32)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:17  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 96, i32 126)

ST_3: tmp_4 (34)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:19  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i288.i32.i32(i288 %tmp_value_V, i32 128, i32 157)

ST_3: tmp_5 (36)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:21  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 160, i32 190)

ST_3: tmp_6 (38)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:23  %tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 224, i32 254)

ST_3: tmp_s (71)  [1/1] 2.94ns  loc: hls_target.cpp:152
.preheader.preheader:56  %tmp_s = icmp eq i11 %p_hw_output_x_scan_s, -131


 <State 4>: 4.37ns
ST_4: tmp_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:152
.preheader.preheader:4  %tmp_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

ST_4: p_353 (31)  [1/1] 0.00ns  loc: hls_target.cpp:92
.preheader.preheader:16  %p_353 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_2, i1 false)

ST_4: p_371 (35)  [1/1] 0.00ns  loc: hls_target.cpp:113
.preheader.preheader:20  %p_371 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_4, i2 0)

ST_4: p_377 (37)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:22  %p_377 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_5, i1 false)

ST_4: p_389 (39)  [1/1] 0.00ns  loc: hls_target.cpp:134
.preheader.preheader:24  %p_389 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_6, i1 false)

ST_4: tmp2 (40)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:25  %tmp2 = add i32 %p_345, %p_353

ST_4: tmp5 (43)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:28  %tmp5 = add i32 %p_377, %p_371

ST_4: tmp7 (44)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:29  %tmp7 = add i32 %p_393, %p_389

ST_4: tmp6 (45)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:30  %tmp6 = add i32 %p_381, %tmp7


 <State 5>: 4.37ns
ST_5: tmp_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:152 (grouped into LUT with out node tmp_last_V)
.preheader.preheader:6  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp8

ST_5: p_365 (33)  [1/1] 0.00ns  loc: hls_target.cpp:106
.preheader.preheader:18  %p_365 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_3, i1 false)

ST_5: tmp3 (41)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:26  %tmp3 = add i32 %p_365, %p_357

ST_5: tmp1 (42)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:27  %tmp1 = add i32 %tmp2, %tmp3

ST_5: tmp_last_V (72)  [1/1] 2.07ns  loc: hls_target.cpp:152 (out node of the LUT)
.preheader.preheader:57  %tmp_last_V = and i1 %tmp_s, %tmp_mid2


 <State 6>: 4.37ns
ST_6: tmp4 (46)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:31  %tmp4 = add i32 %tmp5, %tmp6

ST_6: p_397 (47)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:32  %p_397 = add nsw i32 %tmp1, %tmp4


 <State 7>: 6.34ns
ST_7: p_399 (48)  [8/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 8>: 6.34ns
ST_8: p_399 (48)  [7/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 9>: 6.34ns
ST_9: p_399 (48)  [6/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 10>: 6.34ns
ST_10: p_399 (48)  [5/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 11>: 6.34ns
ST_11: p_399 (48)  [4/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 12>: 6.34ns
ST_12: p_399 (48)  [3/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 13>: 6.34ns
ST_13: p_399 (48)  [2/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 14>: 6.34ns
ST_14: p_399 (48)  [1/8] 6.34ns  loc: hls_target.cpp:146
.preheader.preheader:33  %p_399 = sitofp i32 %p_397 to float


 <State 15>: 4.44ns
ST_15: p_400 (49)  [2/2] 4.44ns  loc: hls_target.cpp:147
.preheader.preheader:34  %p_400 = fpext float %p_399 to double


 <State 16>: 4.44ns
ST_16: p_400 (49)  [1/2] 4.44ns  loc: hls_target.cpp:147
.preheader.preheader:34  %p_400 = fpext float %p_399 to double


 <State 17>: 4.32ns
ST_17: p_401 (50)  [10/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 18>: 4.32ns
ST_18: p_401 (50)  [9/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 19>: 4.32ns
ST_19: p_401 (50)  [8/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 20>: 4.32ns
ST_20: p_401 (50)  [7/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 21>: 4.32ns
ST_21: p_401 (50)  [6/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 22>: 4.32ns
ST_22: p_401 (50)  [5/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 23>: 4.32ns
ST_23: p_401 (50)  [4/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 24>: 4.32ns
ST_24: p_401 (50)  [3/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 25>: 4.32ns
ST_25: p_401 (50)  [2/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02


 <State 26>: 4.32ns
ST_26: p_401 (50)  [1/10] 4.32ns  loc: hls_target.cpp:148
.preheader.preheader:35  %p_401 = fmul double %p_400, 6.250000e-02

ST_26: p_Val2_s (51)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:480->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:36  %p_Val2_s = bitcast double %p_401 to i64

ST_26: loc_V (52)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:480->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:37  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_26: loc_V_1 (53)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:480->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:38  %loc_V_1 = trunc i64 %p_Val2_s to i52


 <State 27>: 4.40ns
ST_27: tmp_i_i_cast_i (56)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:41  %tmp_i_i_cast_i = zext i11 %loc_V to i12

ST_27: sh_assign (57)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:42  %sh_assign = add i12 -1023, %tmp_i_i_cast_i

ST_27: isNeg (58)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:43  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_27: tmp_9_i_i (59)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:44  %tmp_9_i_i = sub i11 1023, %loc_V

ST_27: tmp_9_i_cast_i (60)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:45  %tmp_9_i_cast_i = sext i11 %tmp_9_i_i to i12

ST_27: sh_assign_1 (61)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:46  %sh_assign_1 = select i1 %isNeg, i12 %tmp_9_i_cast_i, i12 %sh_assign


 <State 28>: 4.61ns
ST_28: empty (15)  [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_28: tmp_1 (23)  [1/1] 0.00ns  loc: hls_target.cpp:70
.preheader.preheader:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_28: StgValue_103 (24)  [1/1] 0.00ns  loc: hls_target.cpp:71
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_28: tmp_i_i (54)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:39  %tmp_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)

ST_28: tmp_i_cast_i (55)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:40  %tmp_i_cast_i = zext i54 %tmp_i_i to i137

ST_28: sh_assign_1_i_cast_i (62)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149
.preheader.preheader:47  %sh_assign_1_i_cast_i = sext i12 %sh_assign_1 to i32

ST_28: tmp_1_i_i (63)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:48  %tmp_1_i_i = zext i32 %sh_assign_1_i_cast_i to i137

ST_28: tmp_1_i_cast_i (64)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:49  %tmp_1_i_cast_i = zext i32 %sh_assign_1_i_cast_i to i54

ST_28: tmp_2_i_i (65)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:50  %tmp_2_i_i = lshr i54 %tmp_i_i, %tmp_1_i_cast_i

ST_28: tmp_3_i_i (66)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:51  %tmp_3_i_i = shl i137 %tmp_i_cast_i, %tmp_1_i_i

ST_28: tmp (67)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:488->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:52  %tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_2_i_i, i32 53)

ST_28: tmp_8 (68)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:488->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:53  %tmp_8 = zext i1 %tmp to i32

ST_28: tmp_9 (69)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:488->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (grouped into LUT with out node p_Val2_4)
.preheader.preheader:54  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i, i32 53, i32 84)

ST_28: p_Val2_4 (70)  [1/1] 4.61ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:149 (out node of the LUT)
.preheader.preheader:55  %p_Val2_4 = select i1 %isNeg, i32 %tmp_8, i32 %tmp_9

ST_28: StgValue_115 (73)  [1/1] 0.00ns  loc: hls_target.cpp:157
.preheader.preheader:58  call void @_ssdm_op_Write.ap_auto.volatile.i32P.i1P(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32 %p_Val2_4, i1 %tmp_last_V)

ST_28: empty_90 (74)  [1/1] 0.00ns  loc: hls_target.cpp:159
.preheader.preheader:59  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

ST_28: StgValue_117 (76)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader.preheader:61  br label %.preheader


 <State 29>: 0.00ns
ST_29: StgValue_118 (78)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_hw_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_30          (specmemcore      ) [ 000000000000000000000000000000]
StgValue_31          (specinterface    ) [ 000000000000000000000000000000]
StgValue_32          (br               ) [ 011111111111111111111111111110]
indvar_flatten       (phi              ) [ 001000000000000000000000000000]
p_hw_output_y_scan_1 (phi              ) [ 001100000000000000000000000000]
p_hw_output_x_scan_2 (phi              ) [ 001000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 001111111111111111111111111110]
indvar_flatten_next  (add              ) [ 011111111111111111111111111110]
StgValue_38          (br               ) [ 000000000000000000000000000000]
exitcond             (icmp             ) [ 001111000000000000000000000000]
p_hw_output_x_scan_s (select           ) [ 001100000000000000000000000000]
p_hw_output_x_scan_1 (add              ) [ 011111111111111111111111111110]
p_hw_output_y_scan_2 (add              ) [ 001010000000000000000000000000]
tmp8                 (icmp             ) [ 001011000000000000000000000000]
p_hw_output_y_scan_s (select           ) [ 011011111111111111111111111110]
tmp_value_V          (read             ) [ 000000000000000000000000000000]
p_345                (trunc            ) [ 001010000000000000000000000000]
p_357                (partselect       ) [ 001011000000000000000000000000]
p_381                (partselect       ) [ 001010000000000000000000000000]
p_393                (partselect       ) [ 001010000000000000000000000000]
tmp_2                (partselect       ) [ 001010000000000000000000000000]
tmp_3                (partselect       ) [ 001011000000000000000000000000]
tmp_4                (partselect       ) [ 001010000000000000000000000000]
tmp_5                (partselect       ) [ 001010000000000000000000000000]
tmp_6                (partselect       ) [ 001010000000000000000000000000]
tmp_s                (icmp             ) [ 001011000000000000000000000000]
tmp_mid1             (icmp             ) [ 001001000000000000000000000000]
p_353                (bitconcatenate   ) [ 000000000000000000000000000000]
p_371                (bitconcatenate   ) [ 000000000000000000000000000000]
p_377                (bitconcatenate   ) [ 000000000000000000000000000000]
p_389                (bitconcatenate   ) [ 000000000000000000000000000000]
tmp2                 (add              ) [ 001001000000000000000000000000]
tmp5                 (add              ) [ 001001100000000000000000000000]
tmp7                 (add              ) [ 000000000000000000000000000000]
tmp6                 (add              ) [ 001001100000000000000000000000]
tmp_mid2             (select           ) [ 000000000000000000000000000000]
p_365                (bitconcatenate   ) [ 000000000000000000000000000000]
tmp3                 (add              ) [ 000000000000000000000000000000]
tmp1                 (add              ) [ 001000100000000000000000000000]
tmp_last_V           (and              ) [ 001000111111111111111111111110]
tmp4                 (add              ) [ 000000000000000000000000000000]
p_397                (add              ) [ 001000011111111000000000000000]
p_399                (sitofp           ) [ 001000000000000110000000000000]
p_400                (fpext            ) [ 001000000000000001111111111000]
p_401                (dmul             ) [ 000000000000000000000000000000]
p_Val2_s             (bitcast          ) [ 000000000000000000000000000000]
loc_V                (partselect       ) [ 001000000000000000000000000100]
loc_V_1              (trunc            ) [ 001000000000000000000000000110]
tmp_i_i_cast_i       (zext             ) [ 000000000000000000000000000000]
sh_assign            (add              ) [ 000000000000000000000000000000]
isNeg                (bitselect        ) [ 001000000000000000000000000010]
tmp_9_i_i            (sub              ) [ 000000000000000000000000000000]
tmp_9_i_cast_i       (sext             ) [ 000000000000000000000000000000]
sh_assign_1          (select           ) [ 001000000000000000000000000010]
empty                (speclooptripcount) [ 000000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 000000000000000000000000000000]
StgValue_103         (specpipeline     ) [ 000000000000000000000000000000]
tmp_i_i              (bitconcatenate   ) [ 000000000000000000000000000000]
tmp_i_cast_i         (zext             ) [ 000000000000000000000000000000]
sh_assign_1_i_cast_i (sext             ) [ 000000000000000000000000000000]
tmp_1_i_i            (zext             ) [ 000000000000000000000000000000]
tmp_1_i_cast_i       (zext             ) [ 000000000000000000000000000000]
tmp_2_i_i            (lshr             ) [ 000000000000000000000000000000]
tmp_3_i_i            (shl              ) [ 000000000000000000000000000000]
tmp                  (bitselect        ) [ 000000000000000000000000000000]
tmp_8                (zext             ) [ 000000000000000000000000000000]
tmp_9                (partselect       ) [ 000000000000000000000000000000]
p_Val2_4             (select           ) [ 000000000000000000000000000000]
StgValue_115         (write            ) [ 000000000000000000000000000000]
empty_90             (specregionend    ) [ 000000000000000000000000000000]
StgValue_117         (br               ) [ 011111111111111111111111111110]
StgValue_118         (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_hw_input_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i288P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_value_V_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="288" slack="0"/>
<pin id="132" dir="0" index="1" bw="288" slack="0"/>
<pin id="133" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_115_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="23"/>
<pin id="142" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_115/28 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvar_flatten_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="21" slack="1"/>
<pin id="148" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="21" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_hw_output_y_scan_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="1"/>
<pin id="159" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_hw_output_y_scan_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="11" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="p_hw_output_x_scan_2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="1"/>
<pin id="171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_hw_output_x_scan_2_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="p_399/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="p_400/15 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="p_401/17 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exitcond_flatten_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="21" slack="0"/>
<pin id="193" dir="0" index="1" bw="21" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten_next_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="21" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="11" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_hw_output_x_scan_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="11" slack="0"/>
<pin id="212" dir="0" index="2" bw="11" slack="0"/>
<pin id="213" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_hw_output_x_scan_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="11" slack="0"/>
<pin id="220" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_hw_output_y_scan_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="1"/>
<pin id="226" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp8_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="1"/>
<pin id="231" dir="0" index="1" bw="11" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp8/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_hw_output_y_scan_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="1"/>
<pin id="239" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_345_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="288" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_345/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_357_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="288" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_357/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_381_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="288" slack="0"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="0" index="3" bw="9" slack="0"/>
<pin id="261" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_381/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_393_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="288" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="0" index="3" bw="10" slack="0"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_393/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="0" index="1" bw="288" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="0"/>
<pin id="288" dir="0" index="1" bw="288" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="30" slack="0"/>
<pin id="298" dir="0" index="1" bw="288" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="0" index="3" bw="9" slack="0"/>
<pin id="301" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="0" index="1" bw="288" slack="0"/>
<pin id="309" dir="0" index="2" bw="9" slack="0"/>
<pin id="310" dir="0" index="3" bw="9" slack="0"/>
<pin id="311" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="0" index="1" bw="288" slack="0"/>
<pin id="319" dir="0" index="2" bw="9" slack="0"/>
<pin id="320" dir="0" index="3" bw="9" slack="0"/>
<pin id="321" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="1"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_mid1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_353_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="31" slack="1"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_353/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_371_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="30" slack="1"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_371/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_377_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="31" slack="1"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_377/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_389_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="31" slack="1"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_389/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp6_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_mid2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="3"/>
<pin id="387" dir="0" index="1" bw="1" slack="1"/>
<pin id="388" dir="0" index="2" bw="1" slack="2"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_365_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="31" slack="2"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_365/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="2"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_last_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2"/>
<pin id="414" dir="0" index="1" bw="32" slack="2"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_397_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_397/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Val2_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/26 "/>
</bind>
</comp>

<comp id="425" class="1004" name="loc_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="0" index="3" bw="7" slack="0"/>
<pin id="430" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/26 "/>
</bind>
</comp>

<comp id="435" class="1004" name="loc_V_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/26 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_i_i_cast_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="1"/>
<pin id="441" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i/27 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sh_assign_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/27 "/>
</bind>
</comp>

<comp id="448" class="1004" name="isNeg_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/27 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_9_i_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="1"/>
<pin id="459" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9_i_i/27 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_9_i_cast_i_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="0"/>
<pin id="463" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_cast_i/27 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sh_assign_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="12" slack="0"/>
<pin id="468" dir="0" index="2" bw="12" slack="0"/>
<pin id="469" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/27 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_i_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="54" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="52" slack="2"/>
<pin id="477" dir="0" index="3" bw="1" slack="0"/>
<pin id="478" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/28 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_i_cast_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="54" slack="0"/>
<pin id="484" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i/28 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sh_assign_1_i_cast_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast_i/28 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_1_i_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i/28 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_1_i_cast_i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_cast_i/28 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_2_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="54" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2_i_i/28 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_3_i_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="54" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_i_i/28 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="54" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_8_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/28 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_9_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="137" slack="0"/>
<pin id="524" dir="0" index="2" bw="7" slack="0"/>
<pin id="525" dir="0" index="3" bw="8" slack="0"/>
<pin id="526" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/28 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Val2_4_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/28 "/>
</bind>
</comp>

<comp id="539" class="1005" name="exitcond_flatten_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="543" class="1005" name="indvar_flatten_next_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="21" slack="0"/>
<pin id="545" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="548" class="1005" name="exitcond_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_hw_output_x_scan_s_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="1"/>
<pin id="556" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_hw_output_x_scan_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="0"/>
<pin id="561" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_hw_output_y_scan_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="1"/>
<pin id="566" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp8_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="2"/>
<pin id="571" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="574" class="1005" name="p_hw_output_y_scan_s_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="1"/>
<pin id="576" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="579" class="1005" name="p_345_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_345 "/>
</bind>
</comp>

<comp id="584" class="1005" name="p_357_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2"/>
<pin id="586" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_357 "/>
</bind>
</comp>

<comp id="589" class="1005" name="p_381_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_381 "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_393_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_393 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_2_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="1"/>
<pin id="601" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="2"/>
<pin id="606" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_4_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="30" slack="1"/>
<pin id="611" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_5_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="31" slack="1"/>
<pin id="616" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_6_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="31" slack="1"/>
<pin id="621" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_s_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="2"/>
<pin id="626" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_mid1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp5_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2"/>
<pin id="641" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp6_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="2"/>
<pin id="646" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_last_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="23"/>
<pin id="656" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="659" class="1005" name="p_397_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_397 "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_399_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_399 "/>
</bind>
</comp>

<comp id="669" class="1005" name="p_400_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="1"/>
<pin id="671" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_400 "/>
</bind>
</comp>

<comp id="674" class="1005" name="loc_V_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="1"/>
<pin id="676" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="680" class="1005" name="loc_V_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="52" slack="2"/>
<pin id="682" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="isNeg_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="690" class="1005" name="sh_assign_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="1"/>
<pin id="692" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="143"><net_src comp="126" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="150" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="150" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="173" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="173" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="209" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="157" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="157" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="223" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="157" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="245"><net_src comp="130" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="130" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="130" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="130" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="130" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="130" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="130" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="66" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="130" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="130" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="330"><net_src comp="78" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="82" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="84" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="86" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="82" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="336" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="350" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="343" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="357" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="395"><net_src comp="80" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="385" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="186" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="90" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="92" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="438"><net_src comp="421" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="94" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="96" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="100" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="448" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="442" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="479"><net_src comp="114" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="116" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="485"><net_src comp="473" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="473" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="482" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="489" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="118" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="497" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="120" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="122" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="503" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="120" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="124" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="536"><net_src comp="517" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="521" pin="4"/><net_sink comp="531" pin=2"/></net>

<net id="538"><net_src comp="531" pin="3"/><net_sink comp="136" pin=3"/></net>

<net id="542"><net_src comp="191" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="197" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="551"><net_src comp="203" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="557"><net_src comp="209" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="562"><net_src comp="217" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="567"><net_src comp="223" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="572"><net_src comp="229" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="577"><net_src comp="235" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="582"><net_src comp="242" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="587"><net_src comp="246" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="592"><net_src comp="256" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="597"><net_src comp="266" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="602"><net_src comp="276" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="607"><net_src comp="286" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="612"><net_src comp="296" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="617"><net_src comp="306" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="622"><net_src comp="316" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="627"><net_src comp="326" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="632"><net_src comp="331" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="637"><net_src comp="364" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="642"><net_src comp="369" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="647"><net_src comp="380" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="652"><net_src comp="402" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="657"><net_src comp="407" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="662"><net_src comp="416" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="667"><net_src comp="180" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="672"><net_src comp="183" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="677"><net_src comp="425" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="683"><net_src comp="435" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="688"><net_src comp="448" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="693"><net_src comp="465" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="486" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {28 }
	Port: hw_output_V_last_V | {28 }
 - Input state : 
	Port: Loop_1_proc : p_hw_input_stencil_stream_V_value_V | {3 }
	Port: Loop_1_proc : hw_output_V_value_V | {}
	Port: Loop_1_proc : hw_output_V_last_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_38 : 2
		exitcond : 1
		p_hw_output_x_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_hw_output_y_scan_s : 1
	State 4
		tmp2 : 1
		tmp5 : 1
		tmp7 : 1
		tmp6 : 2
	State 5
		tmp3 : 1
		tmp1 : 2
		tmp_last_V : 1
	State 6
		p_397 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
	State 27
		sh_assign : 1
		isNeg : 2
		tmp_9_i_cast_i : 1
		sh_assign_1 : 3
	State 28
		tmp_i_cast_i : 1
		tmp_1_i_i : 1
		tmp_1_i_cast_i : 1
		tmp_2_i_i : 2
		tmp_3_i_i : 2
		tmp : 3
		tmp_8 : 4
		tmp_9 : 3
		p_Val2_4 : 5
		StgValue_115 : 6
		empty_90 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_186         |    11   |   456   |   603   |
|----------|-----------------------------|---------|---------|---------|
|  sitofp  |          grp_fu_180         |    0    |   438   |   567   |
|----------|-----------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_197 |    0    |    68   |    26   |
|          | p_hw_output_x_scan_1_fu_217 |    0    |    38   |    16   |
|          | p_hw_output_y_scan_2_fu_223 |    0    |    38   |    16   |
|          |         tmp2_fu_364         |    0    |   101   |    37   |
|          |         tmp5_fu_369         |    0    |   101   |    37   |
|    add   |         tmp7_fu_375         |    0    |    0    |    32   |
|          |         tmp6_fu_380         |    0    |    0    |    32   |
|          |         tmp3_fu_397         |    0    |    0    |    32   |
|          |         tmp1_fu_402         |    0    |    0    |    32   |
|          |         tmp4_fu_412         |    0    |    0    |    32   |
|          |         p_397_fu_416        |    0    |    0    |    32   |
|          |       sh_assign_fu_442      |    0    |    38   |    16   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |       tmp_2_i_i_fu_497      |    0    |   143   |   162   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       tmp_3_i_i_fu_503      |    0    |   143   |   162   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_183         |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|          | p_hw_output_x_scan_s_fu_209 |    0    |    0    |    11   |
|          | p_hw_output_y_scan_s_fu_235 |    0    |    0    |    11   |
|  select  |       tmp_mid2_fu_385       |    0    |    0    |    2    |
|          |      sh_assign_1_fu_465     |    0    |    0    |    12   |
|          |       p_Val2_4_fu_531       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       tmp_9_i_i_fu_456      |    0    |    38   |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_191   |    0    |    0    |    13   |
|          |       exitcond_fu_203       |    0    |    0    |    6    |
|   icmp   |         tmp8_fu_229         |    0    |    0    |    6    |
|          |         tmp_s_fu_326        |    0    |    0    |    6    |
|          |       tmp_mid1_fu_331       |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|    and   |      tmp_last_V_fu_407      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   tmp_value_V_read_fu_130   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_115_write_fu_136  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         p_345_fu_242        |    0    |    0    |    0    |
|          |        loc_V_1_fu_435       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         p_357_fu_246        |    0    |    0    |    0    |
|          |         p_381_fu_256        |    0    |    0    |    0    |
|          |         p_393_fu_266        |    0    |    0    |    0    |
|          |         tmp_2_fu_276        |    0    |    0    |    0    |
|partselect|         tmp_3_fu_286        |    0    |    0    |    0    |
|          |         tmp_4_fu_296        |    0    |    0    |    0    |
|          |         tmp_5_fu_306        |    0    |    0    |    0    |
|          |         tmp_6_fu_316        |    0    |    0    |    0    |
|          |         loc_V_fu_425        |    0    |    0    |    0    |
|          |         tmp_9_fu_521        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         p_353_fu_336        |    0    |    0    |    0    |
|          |         p_371_fu_343        |    0    |    0    |    0    |
|bitconcatenate|         p_377_fu_350        |    0    |    0    |    0    |
|          |         p_389_fu_357        |    0    |    0    |    0    |
|          |         p_365_fu_390        |    0    |    0    |    0    |
|          |        tmp_i_i_fu_473       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    tmp_i_i_cast_i_fu_439    |    0    |    0    |    0    |
|          |     tmp_i_cast_i_fu_482     |    0    |    0    |    0    |
|   zext   |       tmp_1_i_i_fu_489      |    0    |    0    |    0    |
|          |    tmp_1_i_cast_i_fu_493    |    0    |    0    |    0    |
|          |         tmp_8_fu_517        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         isNeg_fu_448        |    0    |    0    |    0    |
|          |          tmp_fu_509         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |    tmp_9_i_cast_i_fu_461    |    0    |    0    |    0    |
|          | sh_assign_1_i_cast_i_fu_486 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    11   |   1702  |   2095  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten_reg_539  |    1   |
|      exitcond_reg_548      |    1   |
| indvar_flatten_next_reg_543|   21   |
|   indvar_flatten_reg_146   |   21   |
|        isNeg_reg_685       |    1   |
|       loc_V_1_reg_680      |   52   |
|        loc_V_reg_674       |   11   |
|        p_345_reg_579       |   32   |
|        p_357_reg_584       |   32   |
|        p_381_reg_589       |   32   |
|        p_393_reg_594       |   32   |
|        p_397_reg_659       |   32   |
|        p_399_reg_664       |   32   |
|        p_400_reg_669       |   64   |
|p_hw_output_x_scan_1_reg_559|   11   |
|p_hw_output_x_scan_2_reg_169|   11   |
|p_hw_output_x_scan_s_reg_554|   11   |
|p_hw_output_y_scan_1_reg_157|   11   |
|p_hw_output_y_scan_2_reg_564|   11   |
|p_hw_output_y_scan_s_reg_574|   11   |
|     sh_assign_1_reg_690    |   12   |
|        tmp1_reg_649        |   32   |
|        tmp2_reg_634        |   32   |
|        tmp5_reg_639        |   32   |
|        tmp6_reg_644        |   32   |
|        tmp8_reg_569        |    1   |
|        tmp_2_reg_599       |   31   |
|        tmp_3_reg_604       |   31   |
|        tmp_4_reg_609       |   30   |
|        tmp_5_reg_614       |   31   |
|        tmp_6_reg_619       |   31   |
|     tmp_last_V_reg_654     |    1   |
|      tmp_mid1_reg_629      |    1   |
|        tmp_s_reg_624       |    1   |
+----------------------------+--------+
|            Total           |   728  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| p_hw_output_y_scan_1_reg_157 |  p0  |   2  |  11  |   22   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   22   ||  1.588  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  1702  |  2095  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   728  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  2430  |  2104  |
+-----------+--------+--------+--------+--------+
