[{"DBLP title": "Slew Merging Region Propagation for Bounded Slew and Skew Clock Tree Synthesis.", "DBLP authors": ["Scott Lerner", "Baris Taskin"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2874572", "OA papers": [{"PaperId": "https://openalex.org/W2898206103", "PaperTitle": "Slew Merging Region Propagation for Bounded Slew and Skew Clock Tree Synthesis", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Scott A. Lerner", "Baris Taskin"]}]}, {"DBLP title": "A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-\u00b5m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration.", "DBLP authors": ["Ryuichi Enomoto", "Tetsuya Iizuka", "Takehisa Koga", "Toru Nakura", "Kunihiro Asada"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2867505", "OA papers": [{"PaperId": "https://openalex.org/W2891660019", "PaperTitle": "A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mu$ &lt;/tex-math&gt; &lt;/inline-formula&gt;m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Panasonic (Japan)": 1.0, "The University of Tokyo": 3.0, "Fukuoka University": 1.0}, "Authors": ["Ryuichi Enomoto", "Tetsuya Iizuka", "Takehisa Koga", "Toru Nakura", "Kunihiro Asada"]}]}, {"DBLP title": "Fault-Tolerant Inverters for Reliable Photovoltaic Systems.", "DBLP authors": ["Martin Oma\u00f1a", "Alessandro Fiore", "Marco Mongitore", "Cecilia Metra"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2874709", "OA papers": [{"PaperId": "https://openalex.org/W2898841017", "PaperTitle": "Fault-Tolerant Inverters for Reliable Photovoltaic Systems", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bologna": 4.0}, "Authors": ["Martin Omana", "Alessandro Fiore", "Martina Mongitore", "Cecilia Metra"]}]}, {"DBLP title": "An All-Digital Time-Domain Smart Temperature Sensor With a Cost-Efficient Curvature Correction.", "DBLP authors": ["Chun-Chi Chen", "Chao-Lieh Chen", "Yi Lin", "Song-Quan You"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2867215", "OA papers": [{"PaperId": "https://openalex.org/W2892608340", "PaperTitle": "An All-Digital Time-Domain Smart Temperature Sensor With a Cost-Efficient Curvature Correction", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Kaohsiung": 2.0, "Quanta Computer (Taiwan)": 1.0}, "Authors": ["Chun-Chi Chen", "Yi Lin", "Song-Quan You"]}]}, {"DBLP title": "Comparative Analysis of Simultaneous Switching Noise Effects in MWCNT Bundle and Cu Power Interconnects in CNTFET-Based Ternary Circuits.", "DBLP authors": ["Maryam Rezaei Khezeli", "Mohammad Hossein Moaiyeri", "Ali Jalali"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2869761", "OA papers": [{"PaperId": "https://openalex.org/W2892868997", "PaperTitle": "Comparative Analysis of Simultaneous Switching Noise Effects in MWCNT Bundle and Cu Power Interconnects in CNTFET-Based Ternary Circuits", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Shahid Beheshti University": 3.0}, "Authors": ["Maryam Rezaei Khezeli", "Mohammad Hossein Moaiyeri", "Ali Akbar Jalali"]}]}, {"DBLP title": "A 2-D Predistortion Based on Profile Inversion for Fully Digital Cartesian Transmitter.", "DBLP authors": ["Pan Xue", "Yilei Shen", "Dan Fang", "Chenyang Wang", "Haijun Shao", "Ting Yi", "Xiaoyang Zeng", "Zhiliang Hong"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2867079", "OA papers": [{"PaperId": "https://openalex.org/W2890250854", "PaperTitle": "A 2-D Predistortion Based on Profile Inversion for Fully Digital Cartesian Transmitter", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fudan University": 7.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Pan Xue", "Yilei Shen", "Dan Fang", "Chenyang Wang", "Haijun Shao", "Ting Yi", "Xiaoyang Zeng", "Zhiliang Hong"]}]}, {"DBLP title": "Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles.", "DBLP authors": ["Jai-Ming Lin", "You-Lun Deng", "Szu-Ting Li", "Bo-Heng Yu", "Li-Yen Chang", "Te-Wei Peng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2867833", "OA papers": [{"PaperId": "https://openalex.org/W2895267889", "PaperTitle": "Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 6.0}, "Authors": ["James C. Lin", "You-Lun Deng", "Szu-Ting Li", "Bo-Heng Yu", "Li-Yen Chang", "Te-Wei Peng"]}]}, {"DBLP title": "Many-Objective Sizing Optimization of a Class-C/D VCO for Ultralow-Power IoT and Ultralow-Phase-Noise Cellular Applications.", "DBLP authors": ["Ricardo Martins", "Nuno Louren\u00e7o", "Nuno Horta", "Jun Yin", "Pui-In Mak", "Rui Paulo Martins"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2872410", "OA papers": [{"PaperId": "https://openalex.org/W2897852927", "PaperTitle": "Many-Objective Sizing Optimization of a Class-C/D VCO for Ultralow-Power IoT and Ultralow-Phase-Noise Cellular Applications", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Instituto de Telecomunica\u00e7\u00f5es": 3.0, "State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China": 2.0, "University of Lisbon": 0.5, "Instituto Polit\u00e9cnico de Lisboa": 0.5}, "Authors": ["Ricardo Silveira Martins", "Nuno Louren\u00e7o", "Nuno Horta", "Jun Yin", "Pui-In Mak", "Rui P. Martins"]}]}, {"DBLP title": "QDI Constant-Time Counters.", "DBLP authors": ["Ned Bingham", "Rajit Manohar"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2867289", "OA papers": [{"PaperId": "https://openalex.org/W2892595928", "PaperTitle": "QDI Constant-Time Counters", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yale University": 2.0}, "Authors": ["Ned Bingham", "Rajit Manohar"]}]}, {"DBLP title": "A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace.", "DBLP authors": ["Jiwoong Choi", "Boyeal Kim", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2869663", "OA papers": [{"PaperId": "https://openalex.org/W2893868612", "PaperTitle": "A High-Throughput Hardware Accelerator for Lossless Compression of a DDR4 Command Trace", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Seoul National University": 3.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Ji-Woong Choi", "Boyeal Kim", "Hyun Jung Kim", "Hyuk-Jae Lee"]}]}, {"DBLP title": "Multistage Linear Feedback Shift Register Counters With Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications.", "DBLP authors": ["Daniel Morrison", "Dennis Delic", "Mehmet Rasit Yuce", "Jean-Michel Redoute"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2872021", "OA papers": [{"PaperId": "https://openalex.org/W2895956485", "PaperTitle": "Multistage Linear Feedback Shift Register Counters With Reduced Decoding Logic in 130-nm CMOS for Large-Scale Array Applications", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Monash University": 3.0, "Defence Science and Technology Group": 1.0}, "Authors": ["Daniel R. Morrison", "Dennis Delic", "Mehmet Rasit Yuce", "Jean-Michel Redoute"]}]}, {"DBLP title": "Dynamic Partial Reconfiguration of Customized Single-Row Accelerators.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2874079", "OA papers": [{"PaperId": "https://openalex.org/W2898308151", "PaperTitle": "Dynamic Partial Reconfiguration of Customized Single-Row Accelerators", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Porto": 3.0}, "Authors": ["Nuno Paulino", "Jo\u00e3o J. Ferreira", "Jo\u00e3o Lu\u00eds Cardoso"]}]}, {"DBLP title": "An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With 0.175\u00b5W/Channel in 65-nm CMOS.", "DBLP authors": ["Anh-Tuan Do", "Seyed Mohammad Ali Zeinolabedin", "Dongsuk Jeon", "Dennis Sylvester", "Tony Tae-Hyoung Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2875934", "OA papers": [{"PaperId": "https://openalex.org/W2900268635", "PaperTitle": "An Area-Efficient 128-Channel Spike Sorting Processor for Real-Time Neural Recording With &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$0.175~\\mu$ &lt;/tex-math&gt; &lt;/inline-formula&gt;W/Channel in 65-nm CMOS", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Nanyang Technological University": 3.0, "SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Anh Tuan Do", "Seyed Mohammad Ali Zeinolabedin", "Dongsuk Jeon", "Dennis Sylvester", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "Feedforward-Cutset-Free Pipelined Multiply-Accumulate Unit for the Machine Learning Accelerator.", "DBLP authors": ["Sungju Ryu", "Naebeom Park", "Jae-Joon Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2873716", "OA papers": [{"PaperId": "https://openalex.org/W2898356652", "PaperTitle": "Feedforward-Cutset-Free Pipelined Multiply\u2013Accumulate Unit for the Machine Learning Accelerator", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Pohang University of Science and Technology": 3.0}, "Authors": ["Sungju Ryu", "Naebeom Park", "Jae-Joon Kim"]}]}, {"DBLP title": "Contiguity Representation in Page Table for Memory Management Units.", "DBLP authors": ["Jae Young Hur"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2870913", "OA papers": [{"PaperId": "https://openalex.org/W2897379304", "PaperTitle": "Contiguity Representation in Page Table for Memory Management Units", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ton Duc Thang University": 1.0}, "Authors": ["Jae Hur"]}]}, {"DBLP title": "Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits.", "DBLP authors": ["Xunzhao Yin", "Xiaoming Chen", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2871119", "OA papers": [{"PaperId": "https://openalex.org/W2894948827", "PaperTitle": "Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits", "Year": 2019, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Notre Dame": 3.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Xunzhao Yin", "Xiao-Ming Chen", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "A Method to Reduce the Effect on Image Quality Caused by Resistance of Column Bus.", "DBLP authors": ["Jiangtao Xu", "Wei Li", "Kaiming Nie", "Liqiang Han", "Xiyang Zhao"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2870858", "OA papers": [{"PaperId": "https://openalex.org/W2895562335", "PaperTitle": "A Method to Reduce the Effect on Image Quality Caused by Resistance of Column Bus", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tianjin University": 5.0}, "Authors": ["Jiangtao Xu", "Wei Li", "Kaiming Nie", "Liqiang Han", "Xiyang Zhao"]}]}, {"DBLP title": "An Analog LO Harmonic Suppression Technique for SDR Receivers.", "DBLP authors": ["Amir Bazrafshan", "Mohammad Taherzadeh-Sani", "Frederic Nabki"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2871868", "OA papers": [{"PaperId": "https://openalex.org/W2895516369", "PaperTitle": "An Analog LO Harmonic Suppression Technique for SDR Receivers", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ferdowsi University of Mashhad": 2.0, "\u00c9cole de Technologie Sup\u00e9rieure": 1.0}, "Authors": ["Amir Bazrafshan", "Mohammad Taherzadeh-Sani", "Frederic Nabki"]}]}, {"DBLP title": "An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification.", "DBLP authors": ["ByongChan Lim", "Mark Horowitz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2873387", "OA papers": [{"PaperId": "https://openalex.org/W2897530245", "PaperTitle": "An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Byong Chan Lim", "Mark Horowitz"]}]}, {"DBLP title": "TSV Prebond Test Method Based on Switched Capacitors.", "DBLP authors": ["Xu Fang", "Yang Yu", "Xiyuan Peng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2870482", "OA papers": [{"PaperId": "https://openalex.org/W2895251193", "PaperTitle": "TSV Prebond Test Method Based on Switched Capacitors", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Harbin Institute of Technology": 3.0}, "Authors": ["Xu Fang", "Yang Yu", "Xiyuan Peng"]}]}, {"DBLP title": "Multiloop Control for Fast Transient DC-DC Converter.", "DBLP authors": ["Mi Zhou", "Zhuochao Sun", "Qiong Wei Low", "Liter Siek"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2869430", "OA papers": [{"PaperId": "https://openalex.org/W2890730297", "PaperTitle": "Multiloop Control for Fast Transient DC\u2013DC Converter", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Mi Zhou", "Zhuochao Sun", "Qiong Wei Low", "Liter Siek"]}]}, {"DBLP title": "Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation.", "DBLP authors": ["Longfei Wang", "S. Karen Khatamifard", "Ulya R. Karpuzcu", "Sel\u00e7uk K\u00f6se"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2871381", "OA papers": [{"PaperId": "https://openalex.org/W2899614251", "PaperTitle": "Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of South Florida": 2.0, "University of Minnesota": 2.0}, "Authors": ["Longfei Wang", "S. Karen Khatamifard", "Ulya R. Karpuzcu", "Selcuk Kose"]}]}, {"DBLP title": "A Transient-Enhanced Output-Capacitor-Free Low-Dropout Regulator With Dynamic Miller Compensation.", "DBLP authors": ["Chenchang Zhan", "Guigang Cai", "Wing-Hung Ki"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2867850", "OA papers": [{"PaperId": "https://openalex.org/W2892167094", "PaperTitle": "A Transient-Enhanced Output-Capacitor-Free Low-Dropout Regulator With Dynamic Miller Compensation", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Southern University of Science and Technology": 2.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Chenchang Zhan", "Guigang Cai", "Wing-Hung Ki"]}]}, {"DBLP title": "A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC.", "DBLP authors": ["Amandeep Kaur", "Deepak Mishra", "Mukul Sarkar"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2871341", "OA papers": [{"PaperId": "https://openalex.org/W2894852357", "PaperTitle": "A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Amandeep Kaur", "Deepak Mishra", "Mukul Sarkar"]}]}, {"DBLP title": "Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs.", "DBLP authors": ["Guillaume Renaud", "Mamadou Diallo", "Manuel J. Barragan", "Salvador Mir"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2876976", "OA papers": [{"PaperId": "https://openalex.org/W2900411301", "PaperTitle": "Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"CEA LETI": 1.0, "Grenoble Institute of Technology": 1.0, "Grenoble Alpes University": 1.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Guillaume Renaud", "Mamadou S. Diallo", "Manuel J. Barragan", "Salvador Mir"]}]}, {"DBLP title": "CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2878017", "OA papers": [{"PaperId": "https://openalex.org/W2899847719", "PaperTitle": "CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"New Mexico State University": 2.0, "Universidad Publica de Navarra": 0.5, "University of Navarra": 0.5, "University of Seville": 1.0}, "Authors": ["Anindita Paul", "Jaime Ramirez-Angulo", "Antonio J. Lopez-Martin", "Ramon G. Carvajal"]}]}, {"DBLP title": "A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration.", "DBLP authors": ["Nicolas Laflamme-Mayer", "Gilbert Kowarzyk", "Yves Blaqui\u00e8re", "Yvon Savaria", "Mohamad Sawan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2876458", "OA papers": [{"PaperId": "https://openalex.org/W2900026400", "PaperTitle": "A Defect-Tolerant Reusable Network of DACs for Wafer-Scale Integration", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0, "Concordia University": 1.0, "\u00c9cole de Technologie Sup\u00e9rieure": 1.0}, "Authors": ["Nicolas Laflamme-Mayer", "Gilbert Kowarzyk", "Yves Blaquiere", "Yvon Savaria", "Mohamad Sawan"]}]}, {"DBLP title": "A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta-Sigma Modulator in 0.18-\u00b5m CMOS.", "DBLP authors": ["Tomasz Kulej", "Fabian Khateb", "Luis Henrique de Carvalho Ferreira"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2878625", "OA papers": [{"PaperId": "https://openalex.org/W2901488103", "PaperTitle": "A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta\u2013Sigma Modulator in 0.18-<inline-formula> <tex-math notation=\"LaTeX\">$\\mu$ </tex-math> </inline-formula>m CMOS", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Cz\u0119stochowa University of Technology": 1.0, "Department of Microelectronics; Brno University of Technology; Brno Czech Republic": 1.0, "Federal University of Itajub\u00e1": 1.0}, "Authors": ["Tomasz Kulej", "Fabian Khateb", "Luis Ferreira"]}]}, {"DBLP title": "A 10-bit Two-Stage R-DAC With Isolating Source Followers for TFT-LCD and AMOLED Column-Driver ICs.", "DBLP authors": ["Chih-Wen Lu", "Ping-Yeh Yin", "Mu-Yong Lin"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2876638", "OA papers": [{"PaperId": "https://openalex.org/W2899927843", "PaperTitle": "A 10-bit Two-Stage R-DAC With Isolating Source Followers for TFT-LCD and AMOLED Column-Driver ICs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 2.0, "National Applied Research Laboratories": 1.0}, "Authors": ["Chih-Wen Lu", "Ping-Yeh Yin", "Mu-Yong Lin"]}]}, {"DBLP title": "Power-Efficient Gm-C DSMs With High Immunity to Aliasing, Clock Jitter, and ISI.", "DBLP authors": ["Yang Zhang", "Debajit Basak", "Kong-Pang Pun"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2874259", "OA papers": [{"PaperId": "https://openalex.org/W2898272992", "PaperTitle": "Power-Efficient Gm-C DSMs With High Immunity to Aliasing, Clock Jitter, and ISI", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Yang Zhang", "Debajit Basak", "Kong-Pang Pun"]}]}, {"DBLP title": "A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs.", "DBLP authors": ["Kshitij Bhardwaj", "Steven M. Nowick"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2876856", "OA papers": [{"PaperId": "https://openalex.org/W2901580237", "PaperTitle": "A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Harvard University": 1.0, "Columbia University": 1.0}, "Authors": ["Kshitij Bhardwaj", "Steven M. Nowick"]}]}, {"DBLP title": "Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration.", "DBLP authors": ["Mohammad A. Usmani", "Shahrzad Keshavarz", "Eric Matthews", "Lesley Shannon", "Russell Tessier", "Daniel E. Holcomb"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2877438", "OA papers": [{"PaperId": "https://openalex.org/W2900500071", "PaperTitle": "Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Massachusetts Amherst": 4.0, "Simon Fraser University": 2.0}, "Authors": ["Mohammad Affan Usmani", "Shahrzad Keshavarz", "Eric Matthews", "Lesley Shannon", "Russel Tessier", "Daniel Holcomb"]}]}, {"DBLP title": "A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits.", "DBLP authors": ["Shivani Bathla", "Rahul M. Rao", "Nitin Chandrachoodan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2876917", "OA papers": [{"PaperId": "https://openalex.org/W2900440653", "PaperTitle": "A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "IBM (India)": 1.0}, "Authors": ["Shivani Bathla", "Rahul Rao", "Nitin Chandrachoodan"]}]}, {"DBLP title": "A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories.", "DBLP authors": ["Sara Choi", "Hong Keun Ahn", "Byungkyu Song", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2877147", "OA papers": [{"PaperId": "https://openalex.org/W2903561722", "PaperTitle": "A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Yonsei University": 4.0, "Qualcomm (United States)": 2.0}, "Authors": ["Sara Choi", "Hong Yup Ahn", "Byung Cheol Song", "Jung Hyun Kim", "Seung Gul Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "Timing Jitter Distribution and Power Spectral Density of a Second-Order Bang-Bang Digital PLL With Transport Delay Using Fokker-Planck Equations.", "DBLP authors": ["Pratheep Bondalapati", "Won Namgoong"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2878665", "OA papers": [{"PaperId": "https://openalex.org/W2906575168", "PaperTitle": "Timing Jitter Distribution and Power Spectral Density of a Second-Order Bang\u2013Bang Digital PLL With Transport Delay Using Fokker\u2013Planck Equations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Pratheep Bondalapati", "Won Namgoong"]}]}, {"DBLP title": "Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application.", "DBLP authors": ["Chunyu Peng", "Jiati Huang", "Changyong Liu", "Qiang Zhao", "Songsong Xiao", "Xiulong Wu", "Zhiting Lin", "Junning Chen", "Xuan Zeng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2879341", "OA papers": [{"PaperId": "https://openalex.org/W2901644239", "PaperTitle": "Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application", "Year": 2019, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Anhui University": 8.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Chunyu Peng", "Huang Jiati", "Changyong Liu", "Qiang Zhao", "Songsong Xiao", "Xiulong Wu", "Zhiting Lin", "Junning Chen", "Xuan Zeng"]}]}, {"DBLP title": "A Secure Integrity Checking System for Nanoelectronic Resistive RAM.", "DBLP authors": ["Md. Badruddoja Majumder", "Md Sakib Hasan", "Mesbah Uddin", "Garrett S. Rose"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2876693", "OA papers": [{"PaperId": "https://openalex.org/W2900423252", "PaperTitle": "A Secure Integrity Checking System for Nanoelectronic Resistive RAM", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tennessee at Knoxville": 4.0}, "Authors": ["Md. Badruddoja Majumder", "Sakib Hasan", "Mesbah Uddin", "Garrett S. Rose"]}]}, {"DBLP title": "A 100-mV-2.5-V Burst Mode Constant on-Time- Controlled Battery Charger With 92% Peak Efficiency and Integrated FOCV Technique.", "DBLP authors": ["Murali K. Rajendran", "V. Priya", "Shourya Kansal", "Gajendranath Chowdary", "Ashudeb Dutta"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2878563", "OA papers": [{"PaperId": "https://openalex.org/W2900502216", "PaperTitle": "A 100-mV\u20132.5-V Burst Mode Constant on-Time- Controlled Battery Charger With 92% Peak Efficiency and Integrated FOCV Technique", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Hyderabad": 4.0, "Silabtech Pvt. Ltd., Bangalore, India": 1.0}, "Authors": ["Murali K. Rajendran", "V. Priya", "Shourya Kansal", "Gajendranath Chowdary", "Ashudeb Dutta"]}]}, {"DBLP title": "Power Scheduling With Active RC Power Grids.", "DBLP authors": ["Zahi Moudallal", "Farid N. Najm"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2877107", "OA papers": [{"PaperId": "https://openalex.org/W2901666864", "PaperTitle": "Power Scheduling With Active <inline-formula> <tex-math notation=\"LaTeX\">$RC$ </tex-math> </inline-formula> Power Grids", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Zahi Moudallal", "Farid N. Najm"]}]}, {"DBLP title": "A New Cellular-Based Redundant TSV Structure for Clustered Faults.", "DBLP authors": ["Qin Wang", "Zechen Liu", "Jianfei Jiang", "Naifeng Jing", "Weiguang Sheng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2876906", "OA papers": [{"PaperId": "https://openalex.org/W2900334641", "PaperTitle": "A New Cellular-Based Redundant TSV Structure for Clustered Faults", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Shanghai Jiao Tong University": 5.0}, "Authors": ["Aiqin Wang", "Zechen Liu", "Jianfei Jiang", "Naifeng Jing", "Weiguang Sheng"]}]}, {"DBLP title": "Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines.", "DBLP authors": ["Panagiotis Chaourani", "Saul Rodriguez", "Per-Erik Hellstr\u00f6m", "Ana Rusu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2877132", "OA papers": [{"PaperId": "https://openalex.org/W2900734035", "PaperTitle": "Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Royal Institute of Technology": 4.0}, "Authors": ["Panagiotis Chaourani", "Saul Rodriguez", "Per-Erik Hellstr\u00f6m", "Ana Rusu"]}]}, {"DBLP title": "Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector.", "DBLP authors": ["Jianwei Liu", "Chi-Hang Chan", "Sai-Weng Sin", "Seng-Pan U", "Rui Paulo Martins"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2874772", "OA papers": [{"PaperId": "https://openalex.org/W2898373540", "PaperTitle": "Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Macau": 5.0}, "Authors": ["Jian-Wei Liu", "Chi-Hang Chan", "Sai-Weng Sin", "Seng-Pan U", "Rodrigo Martins"]}]}, {"DBLP title": "Error Detection and Correction in SRAM Emulated TCAMs.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Anees Ullah"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2877131", "OA papers": [{"PaperId": "https://openalex.org/W2901478762", "PaperTitle": "Error Detection and Correction in SRAM Emulated TCAMs", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Nebrija University": 1.0, "Consorzio Nazionale Interuniversitario per le Telecomunicazioni": 1.0, "Sir Syed University of Engineering and Technology": 1.0}, "Authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Anees Ullah"]}]}, {"DBLP title": "High-Entropy STT-MTJ-Based TRNG.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2879439", "OA papers": [{"PaperId": "https://openalex.org/W2900865731", "PaperTitle": "High-Entropy STT-MTJ-Based TRNG", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Grenoble Alpes University": 1.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Elena I. Vatajelu", "Giorgio Di Natale"]}]}, {"DBLP title": "Test Compaction by Test Removal Under Transparent Scan.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2878067", "OA papers": [{"PaperId": "https://openalex.org/W2901308131", "PaperTitle": "Test Compaction by Test Removal Under Transparent Scan", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A 2.4-GHz Frequency-Drift-Compensated Phase-Locked Loop With 2.43 ppm/\u00b0C Temperature Coefficient.", "DBLP authors": ["Cheng-En Hsieh", "Shen-Iuan Liu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2880477", "OA papers": [{"PaperId": "https://openalex.org/W2905243559", "PaperTitle": "A 2.4-GHz Frequency-Drift-Compensated Phase-Locked Loop With 2.43 ppm/\u00b0C Temperature Coefficient", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Cheng-En Hsieh", "Shen-Iuan Liu"]}]}, {"DBLP title": "A High-Flexible Low-Latency Memory-Based FFT Processor for 4G, WLAN, and Future 5G.", "DBLP authors": ["Shaohan Liu", "Dake Liu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2879675", "OA papers": [{"PaperId": "https://openalex.org/W2902132001", "PaperTitle": "A High-Flexible Low-Latency Memory-Based FFT Processor for 4G, WLAN, and Future 5G", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Beijing Institute of Technology": 2.0}, "Authors": ["Shao-Han Liu", "Dake Liu"]}]}, {"DBLP title": "A Full Digital Fractional-N TAF-FLL for Digital Applications: Demonstration of the Principle of a Frequency-Locked Loop Built on Time-Average-Frequency.", "DBLP authors": ["Liming Xiu", "Xiangye Wei", "Yuhai Ma"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2888625", "OA papers": [{"PaperId": "https://openalex.org/W2907370351", "PaperTitle": "A Full Digital Fractional-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$N$ &lt;/tex-math&gt; &lt;/inline-formula&gt; TAF-FLL for Digital Applications: Demonstration of the Principle of a Frequency-Locked Loop Built on Time-Average-Frequency", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"BOE Technology Group (China)": 3.0}, "Authors": ["Xiu Liming", "Wei Xiangye", "Ma Yuhai"]}]}, {"DBLP title": "A Generic Power Management Circuit for Energy Harvesters With Shared Components Between the MPPT and Regulator.", "DBLP authors": ["Gaurav Saini", "Maryam Shojaei Baghini"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2885928", "OA papers": [{"PaperId": "https://openalex.org/W2907719022", "PaperTitle": "A Generic Power Management Circuit for Energy Harvesters With Shared Components Between the MPPT and Regulator", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["Gaurav Saini", "Maryam Shojaei Baghini"]}]}, {"DBLP title": "Runtime Power Management of Battery Electric Vehicles for Extended Range With Consideration of Driving Time.", "DBLP authors": ["Donkyu Baek", "Naehyuck Chang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2880441", "OA papers": [{"PaperId": "https://openalex.org/W2904429579", "PaperTitle": "Runtime Power Management of Battery Electric Vehicles for Extended Range With Consideration of Driving Time", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Donkyu Baek", "Naehyuck Chang"]}]}, {"DBLP title": "Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors.", "DBLP authors": ["Shubham Rai", "Jens Trommer", "Michael Raitza", "Thomas Mikolajick", "Walter M. Weber", "Akash Kumar"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2884646", "OA papers": [{"PaperId": "https://openalex.org/W2906629987", "PaperTitle": "Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors", "Year": 2019, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"TU Dresden": 5.0, "NaMLab (Germany)": 1.0}, "Authors": ["Shubham Rai", "Jens Trommer", "Michael Raitza", "Thomas Mikolajick", "Walter J. Weber", "Akash Kumar"]}]}, {"DBLP title": "Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization.", "DBLP authors": ["Muhammad Ali", "Mohammad A. Ahmed", "Malgorzata Chrzanowska-Jeske"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2880322", "OA papers": [{"PaperId": "https://openalex.org/W2905295877", "PaperTitle": "Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Portland State University": 3.0}, "Authors": ["Muhammad Ali", "Mohammed Zaki Ahmed", "Malgorzata Chrzanowska-Jeske"]}]}, {"DBLP title": "What Is the Maximum Achievable Oscillation Frequency in a Specified CMOS Process?", "DBLP authors": ["Amard Afzalian", "Hossein Miar Naimi", "Massoud Dousti"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2880923", "OA papers": [{"PaperId": "https://openalex.org/W2905140186", "PaperTitle": "What Is the Maximum Achievable Oscillation Frequency in a Specified CMOS Process?", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Islamic Azad University, Science and Research Branch": 2.0, "Babol Noshirvani University of Technology": 1.0}, "Authors": ["Amard Afzalian", "Hossein Miar-Naimi", "Massoud Dousti"]}]}, {"DBLP title": "Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations.", "DBLP authors": ["Marko Simicic", "Pieter Weckx", "Bertrand Parvais", "Philippe Roussel", "Ben Kaczer", "Georges G. E. Gielen"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2878841", "OA papers": [{"PaperId": "https://openalex.org/W2903381184", "PaperTitle": "Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"KU Leuven": 2.0, "Imec": 4.0}, "Authors": ["Marko Simicic", "Pieter Weckx", "Bertrand Parvais", "Philippe Roussel", "Ben Kaczer", "Georges Gielen"]}]}, {"DBLP title": "An Efficient FPGA Implementation of Orthogonal Matching Pursuit With Square-Root-Free QR Decomposition.", "DBLP authors": ["Xiang Ge", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2879884", "OA papers": [{"PaperId": "https://openalex.org/W2903465684", "PaperTitle": "An Efficient FPGA Implementation of Orthogonal Matching Pursuit With Square-Root-Free QR Decomposition", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.0, "Fudan University": 2.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Xiang Ge", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"]}]}, {"DBLP title": "Harmonic-Summing Module of SKA on FPGA - Optimizing the Irregular Memory Accesses.", "DBLP authors": ["Haomiao Wang", "Prabu Thiagaraj", "Oliver Sinnen"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2882238", "OA papers": [{"PaperId": "https://openalex.org/W2806446836", "PaperTitle": "Harmonic-Summing Module of SKA on FPGA\u2014Optimizing the Irregular Memory Accesses", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Auckland": 3.0}, "Authors": ["Haomiao Wang", "Prabu Thiagaraj", "Oliver Sinnen"]}]}, {"DBLP title": "FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs.", "DBLP authors": ["Xifan Tang", "Edouard Giacomin", "Giovanni De Micheli", "Pierre-Emmanuel Gaillardon"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883923", "OA papers": [{"PaperId": "https://openalex.org/W2904347961", "PaperTitle": "FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Utah": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Xifan Tang", "Edouard Giacomin", "Giovanni De Micheli", "Pierre-Emmanuel Gaillardon"]}]}, {"DBLP title": "Estimating and Mitigating Aging Effects in Routing Network of FPGAs.", "DBLP authors": ["Behnam Khaleghi", "Behzad Omidi", "Hussam Amrouch", "J\u00f6rg Henkel", "Hossein Asadi"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2886326", "OA papers": [{"PaperId": "https://openalex.org/W2909731427", "PaperTitle": "Estimating and Mitigating Aging Effects in Routing Network of FPGAs", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Sharif University of Technology": 3.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Behnam Khaleghi", "Behzad Omidi", "Hussam Amrouch", "Jorg Henkel", "Hossein Asadi"]}]}, {"DBLP title": "Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense.", "DBLP authors": ["Zhiming Zhang", "Laurent Njilla", "Charles A. Kamhoua", "Qiaoyan Yu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2879878", "OA papers": [{"PaperId": "https://openalex.org/W2902570809", "PaperTitle": "Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of New Hampshire": 2.0, "United States Air Force Research Laboratory": 1.0, "DEVCOM Army Research Laboratory": 1.0}, "Authors": ["Zhi-Ming Zhang", "Laurent Njilla", "Charles A. Kamhoua", "Qiaoyan Yu"]}]}, {"DBLP title": "Analysis and Optimization of Multisection Capacitive DACs for Mixed-Signal Processing.", "DBLP authors": ["Shinwoong Park", "Sanjay Raman"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2888593", "OA papers": [{"PaperId": "https://openalex.org/W2909586754", "PaperTitle": "Analysis and Optimization of Multisection Capacitive DACs for Mixed-Signal Processing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Shin-Woong Park", "Sanjay Raman"]}]}, {"DBLP title": "Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment.", "DBLP authors": ["Wael Dghais", "Malek Souilem", "Muhammad Alam"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2885407", "OA papers": [{"PaperId": "https://openalex.org/W2906510835", "PaperTitle": "Mixed-Signal Overclocked I/O Buffers Model Abstraction for Signal Integrity Assessment", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Sousse": 1.0, "University of Monastir": 1.0, "Xi\u2019an Jiaotong-Liverpool University": 1.0}, "Authors": ["Wael Dghais", "Malek Souilem", "Muhammad A. Alam"]}]}, {"DBLP title": "Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors.", "DBLP authors": ["Scott Lerner", "Isikcan Yilmaz", "Baris Taskin"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2878664", "OA papers": [{"PaperId": "https://openalex.org/W2901551948", "PaperTitle": "Custard: ASIC Workload-Aware Reliable Design for Multicore IoT Processors", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Drexel University": 3.0}, "Authors": ["Scott A. Lerner", "Isikcan Yilmaz", "Baris Taskin"]}]}, {"DBLP title": "Design and Optimization of Inductive-Coupling Links for 3-D-ICs.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2881075", "OA papers": [{"PaperId": "https://openalex.org/W2904585359", "PaperTitle": "Design and Optimization of Inductive-Coupling Links for 3-D-ICs", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Benjamin Fletcher", "Shidhartha Das", "Terrence Mak"]}]}, {"DBLP title": "A 0.9-V 12-Gb/s Two-FIR Tap Direct DFE With Feedback-Signal Common-Mode Control.", "DBLP authors": ["Daewoong Lee", "Dongil Lee", "Yong-Hun Kim", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2882606", "OA papers": [{"PaperId": "https://openalex.org/W2904019587", "PaperTitle": "A 0.9-V 12-Gb/s Two-FIR Tap Direct DFE With Feedback-Signal Common-Mode Control", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Samsung (South Korea)": 2.0}, "Authors": ["Dae-Woong Lee", "Dongil Lee", "Yonghun Kim", "Lee-Sup Kim"]}]}, {"DBLP title": "Techniques for Improved Continuous and Discrete Tuning Range in Millimeter-Wave VCOs.", "DBLP authors": ["Arpan Thakkar", "Srinivas Theertham", "Peeyoosh Mirajkar", "Sankaran Aniruddhan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883355", "OA papers": [{"PaperId": "https://openalex.org/W2905360758", "PaperTitle": "Techniques for Improved Continuous and Discrete Tuning Range in Millimeter-Wave VCOs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "Texas Instruments (India)": 2.0}, "Authors": ["Arpan Thakkar", "Srinivas Theertham", "Peeyoosh Mirajkar", "Sankaran Aniruddhan"]}]}, {"DBLP title": "A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs.", "DBLP authors": ["Mehrnaz Ahmadi", "Sahand Salamat", "Bijan Alizadeh"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2881173", "OA papers": [{"PaperId": "https://openalex.org/W2902048275", "PaperTitle": "A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Mehrnaz Ahmadi", "Sahand Salamat", "Bijan Alizadeh"]}]}, {"DBLP title": "Hardware Constructions for Error Detection of Number-Theoretic Transform Utilized in Secure Cryptographic Architectures.", "DBLP authors": ["Ausmita Sarker", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2881097", "OA papers": [{"PaperId": "https://openalex.org/W2902649698", "PaperTitle": "Hardware Constructions for Error Detection of Number-Theoretic Transform Utilized in Secure Cryptographic Architectures", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of South Florida": 2.0, "Florida Atlantic University": 1.0}, "Authors": ["Ausmita Sarker", "Mehran Mozaffari Kermani", "Reza Azarderakhsh"]}]}, {"DBLP title": "Thermal-Aware Design Method for Laser Group Control in Nanophotonic Interconnects.", "DBLP authors": ["Yuqi Wang", "Amira Aouina", "Hui Li", "Ian O'Connor", "Gabriela Nicolescu", "S\u00e9bastien Le Beux"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2888589", "OA papers": [{"PaperId": "https://openalex.org/W2909442293", "PaperTitle": "Thermal-Aware Design Method for Laser Group Control in Nanophotonic Interconnects", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut des Nanotechnologies de Lyon": 2.0, "\u00c9cole Centrale de Lyon": 2.0, "Polytechnique Montr\u00e9al": 2.0}, "Authors": ["Yuqi Wang", "A Aouina", "Hui Li", "Ian O 'Connor", "Gabriela Nicolescu", "S\u00e9bastien Le Beux"]}]}, {"DBLP title": "High-Throughput and Area-Optimized Architecture for rBRIEF Feature Extraction.", "DBLP authors": ["Thinh Hung Pham", "Phong Tran", "Siew-Kei Lam"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2881105", "OA papers": [{"PaperId": "https://openalex.org/W2905525049", "PaperTitle": "High-Throughput and Area-Optimized Architecture for rBRIEF Feature Extraction", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Thinh Hung Pham", "Phong A. Tran", "Siew-Kei Lam"]}]}, {"DBLP title": "Recursive Synaptic Bit Reuse: An Efficient Way to Increase Memory Capacity in Associative Memory.", "DBLP authors": ["Tianchan Guan", "Xiaoyang Zeng", "Mingoo Seok"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2884250", "OA papers": [{"PaperId": "https://openalex.org/W2904442453", "PaperTitle": "Recursive Synaptic Bit Reuse: An Efficient Way to Increase Memory Capacity in Associative Memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fudan University": 2.0, "Columbia University": 1.0}, "Authors": ["Tianchan Guan", "Xiaoyang Zeng", "Mingoo Seok"]}]}, {"DBLP title": "A Two-Speed, Radix-4, Serial-Parallel Multiplier.", "DBLP authors": ["Duncan J. M. Moss", "David Boland", "Philip H. W. Leong"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883645", "OA papers": [{"PaperId": "https://openalex.org/W2904983908", "PaperTitle": "A Two-Speed, Radix-4, Serial\u2013Parallel Multiplier", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Sydney": 3.0}, "Authors": ["Duncan Moss", "David Boland", "Philip H. W. Leong"]}]}, {"DBLP title": "Toward Self-Tunable Approximate Computing.", "DBLP authors": ["Siyuan Xu", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2884848", "OA papers": [{"PaperId": "https://openalex.org/W2905996924", "PaperTitle": "Toward Self-Tunable Approximate Computing", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Siyuan Xu", "Benjamin W. Schafer"]}]}, {"DBLP title": "Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics.", "DBLP authors": ["Dina M. Ellaithy", "Magdy A. El-Moursy", "Amal Zaki", "Abdelhalim Zekry"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2889769", "OA papers": [{"PaperId": "https://openalex.org/W2908551866", "PaperTitle": "Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Electronics Research Institute": 3.0, "Ain Shams University": 1.0}, "Authors": ["Dina M. Ellaithy", "Magdy A. El-Moursy", "Amal Zaki", "Abdelhalim Zekry"]}]}, {"DBLP title": "Operation-Dependent Frequency Scaling Using Desynchronization.", "DBLP authors": ["Nitish Kumar Srivastava", "Rajit Manohar"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2885335", "OA papers": [{"PaperId": "https://openalex.org/W2906441735", "PaperTitle": "Operation-Dependent Frequency Scaling Using Desynchronization", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Cornell University": 1.0, "Yale University": 1.0}, "Authors": ["Nitish Srivastava", "Rajit Manohar"]}]}, {"DBLP title": "Drafting in Self-Timed Circuits.", "DBLP authors": ["Christopher Cowan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2884881", "OA papers": [{"PaperId": "https://openalex.org/W2809152822", "PaperTitle": "Drafting in Self-Timed Circuits", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Portland State University": 1.0}, "Authors": ["Christopher W. Cowan"]}]}, {"DBLP title": "High-Volume Testing and DC Offset Trimming Technique of On-Die Bandgap Voltage Reference for SOCs and Microprocessors.", "DBLP authors": ["Takao Oshita", "Jonathan Douglas", "Arun Krishnamoorthy"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2882567", "OA papers": [{"PaperId": "https://openalex.org/W2905076394", "PaperTitle": "High-Volume Testing and DC Offset Trimming Technique of On-Die Bandgap Voltage Reference for SOCs and Microprocessors", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Takao Oshita", "Jonathan P. Douglas", "Arun Krishnamoorthy"]}]}, {"DBLP title": "\u00b10.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers.", "DBLP authors": ["Shirin Pourashraf", "Jaime Ram\u00edrez-Angulo", "Jose Maria Hinojo Montero", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Antonio J. L\u00f3pez-Mart\u00edn"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2881249", "OA papers": [{"PaperId": "https://openalex.org/W2905050105", "PaperTitle": "\u00b10.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"New Mexico State University": 2.0, "University of Seville": 2.0, "Universidad Publica de Navarra": 0.5, "University of Navarra": 0.5}, "Authors": ["Shirin Pourashraf", "Jaime Ramirez-Angulo", "Jose Maria Hinojo Montero", "R. Gonzalez-Carvajal", "Antonio J. Lopez-Martin"]}]}, {"DBLP title": "A 13-bit 8-kS/s \u0394-\u03a3 Readout IC Using ZCB Integrators With an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR.", "DBLP authors": ["Bing Li", "Ji-Ping Na", "Wei Wang", "Jia Liu", "Qian Yang", "Pui-In Mak"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2895361", "OA papers": [{"PaperId": "https://openalex.org/W2911301864", "PaperTitle": "A 13-bit 8-kS/s &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Delta$ &lt;/tex-math&gt; &lt;/inline-formula&gt;\u2013&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Sigma$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Readout IC Using ZCB Integrators With an Embedded Resistive Sensor Achieving 1.05-pJ/Conversion Step and a 65-dB PSRR", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shenzhen University": 5.0, "University of Macau": 1.0}, "Authors": ["Bing Li", "Ji-Ping Na", "Wei Wang", "Jia Liu", "Qian Yang", "Pui-In Mak"]}]}, {"DBLP title": "EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction.", "DBLP authors": ["Xuan Dong", "Lihong Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883710", "OA papers": [{"PaperId": "https://openalex.org/W2905247075", "PaperTitle": "EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Xuan Dong", "Lihong Zhang"]}]}, {"DBLP title": "SLECTS: Slew-Driven Clock Tree Synthesis.", "DBLP authors": ["Weicheng Liu", "Can Sitik", "Emre Salman", "Baris Taskin", "Savithri Sundareswaran", "Benjamin Huang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2888958", "OA papers": [{"PaperId": "https://openalex.org/W2908707593", "PaperTitle": "SLECTS: Slew-Driven Clock Tree Synthesis", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Stony Brook University": 2.0, "Drexel University": 2.0, "NXP Semiconductors, Austin, TX, USA": 2.0}, "Authors": ["Weicheng Liu", "Can Sitik", "Emre Salman", "Baris Taskin", "Savithri Sundareswaran", "Benjamin Huang"]}]}, {"DBLP title": "Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits.", "DBLP authors": ["Sebastian Huhn", "Stefan Frehse", "Robert Wille", "Rolf Drechsler"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2890601", "OA papers": [{"PaperId": "https://openalex.org/W2909991371", "PaperTitle": "Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 2.0, "German Research Centre for Artificial Intelligence": 2.0}, "Authors": ["Sebastian Huhn", "Stefan Frehse", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs.", "DBLP authors": ["Kyungwook Chang", "Shidhartha Das", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2897589", "OA papers": [{"PaperId": "https://openalex.org/W2919641936", "PaperTitle": "System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 2.0, "ARM (United Kingdom)": 1.0, "ARM Inc., Austin, TX, USA": 3.0}, "Authors": ["Kyungwook Chang", "Shidhartha Das", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"]}]}, {"DBLP title": "Three-Dimensional Monolithic FinFET-Based 8T SRAM Cell Design for Enhanced Read Time and Low Leakage.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883525", "OA papers": [{"PaperId": "https://openalex.org/W2906872651", "PaperTitle": "Three-Dimensional Monolithic FinFET-Based 8T SRAM Cell Design for Enhanced Read Time and Low Leakage", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Abdullah Guler", "Niraj K. Jha"]}]}, {"DBLP title": "Black-Hat High-Level Synthesis: Myth or Reality?", "DBLP authors": ["Christian Pilato", "Kanad Basu", "Francesco Regazzoni", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2884742", "OA papers": [{"PaperId": "https://openalex.org/W2906249193", "PaperTitle": "Black-Hat High-Level Synthesis: Myth or Reality?", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Politecnico di Milano": 1.0, "New York University": 2.0, "Universit\u00e0 della Svizzera italiana": 1.0}, "Authors": ["Christian Pilato", "Kanad Basu", "Francesco Regazzoni", "Ramesh Karri"]}]}, {"DBLP title": "CC-SPRA: Correlation Coefficients Approach for Signal Probability-Based Reliability Analysis.", "DBLP authors": ["Hadi Jahanirad"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2886027", "OA papers": [{"PaperId": "https://openalex.org/W2908226073", "PaperTitle": "CC-SPRA: Correlation Coefficients Approach for Signal Probability-Based Reliability Analysis", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Hadi Jahanirad"]}]}, {"DBLP title": "EM-Aware and Lifetime-Constrained Optimization for Multisegment Power Grid Networks.", "DBLP authors": ["Han Zhou", "Zeyu Sun", "Sheriff Sadiqbatcha", "Naehyuck Chang", "Sheldon X.-D. Tan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2889079", "OA papers": [{"PaperId": "https://openalex.org/W2909554236", "PaperTitle": "EM-Aware and Lifetime-Constrained Optimization for Multisegment Power Grid Networks", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Riverside": 4.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Han Zhou", "Zeyu Sun", "Sheriff Sadiqbatcha", "Naehyuck Chang", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "TAONoC: A Regular Passive Optical Network-on-Chip Architecture Based on Comb Switches.", "DBLP authors": ["Yintang Yang", "Ke Chen", "Huaxi Gu", "Bowen Zhang", "Lijing Zhu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2885141", "OA papers": [{"PaperId": "https://openalex.org/W2906635827", "PaperTitle": "TAONoC: A Regular Passive Optical Network-on-Chip Architecture Based on Comb Switches", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Xidian University": 4.5, "Institute of Microelectronics": 0.5}, "Authors": ["Yintang Yang", "Ke Chen", "Huaxi Gu", "Bowen Zhang", "Lijing Zhu"]}]}, {"DBLP title": "Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation.", "DBLP authors": ["Fabio Frustaci", "Stefania Perri", "Pasquale Corsonello", "Massimo Alioto"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2881326", "OA papers": [{"PaperId": "https://openalex.org/W2905212812", "PaperTitle": "Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Calabria": 3.0, "National University of Singapore": 1.0}, "Authors": ["Fabio Frustaci", "Stefania Perri", "Pasquale Corsonello", "Massimo Alioto"]}]}, {"DBLP title": "An On-Chip Relaxation Oscillator With Comparator Delay Compensation.", "DBLP authors": ["Yi-An Chang", "Trio Adiono", "Amy Hamidah", "Shen-Iuan Liu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2882376", "OA papers": [{"PaperId": "https://openalex.org/W2903279486", "PaperTitle": "An On-Chip Relaxation Oscillator With Comparator Delay Compensation", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University": 2.0, "Bandung Institute of Technology": 2.0}, "Authors": ["Yi-An Chang", "Trio Adiono", "Amy Hamidah", "Shen-Iuan Liu"]}]}, {"DBLP title": "A Low-Complexity I/Q Imbalance Calibration Method for Quadrature Modulator.", "DBLP authors": ["Jusung Kim", "Han-Shin Jo", "Kyoung-Jae Lee", "Dong-Ho Lee", "Dae-Hyun Choi", "Sangkil Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883758", "OA papers": [{"PaperId": "https://openalex.org/W2904647695", "PaperTitle": "A Low-Complexity I/Q Imbalance Calibration Method for Quadrature Modulator", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hanbat National University": 4.0, "Chung-Ang University": 1.0, "Pusan National University": 1.0}, "Authors": ["Ju-Sung Kim", "Han-Shin Jo", "Kyoung-Jae Lee", "Dong Ho Lee", "Dae-Hyun Choi", "Sangkil Kim"]}]}, {"DBLP title": "A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator.", "DBLP authors": ["Joo-Hyung Chae", "Hyeongjun Ko", "Jihwan Park", "Suhwan Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883730", "OA papers": [{"PaperId": "https://openalex.org/W2910504680", "PaperTitle": "A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seoul National University": 3.0, "SK Group (South Korea)": 1.0}, "Authors": ["Joo-Hyung Chae", "Hyeongjun Ko", "Jihwan Park", "Suhwan Kim"]}]}, {"DBLP title": "Design and Implementation of an Ultralow-Energy FFT ASIC for Processing ECG in Cardiac Pacemakers.", "DBLP authors": ["Safwat Mostafa Noor", "Eugene John", "Manoj Panday"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2883642", "OA papers": [{"PaperId": "https://openalex.org/W2905521604", "PaperTitle": "Design and Implementation of an Ultralow-Energy FFT ASIC for Processing ECG in Cardiac Pacemakers", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"[Apple Lonestar Design Center, Austin, TX, USA]": 1.0, "The University of Texas at San Antonio": 1.0, "The University of Texas Health Science Center at San Antonio": 1.0}, "Authors": ["Safwat Mostafa Noor", "Eugene John", "Manoj M. Panday"]}]}, {"DBLP title": "Three-Dimensional nand Flash for Vector-Matrix Multiplication.", "DBLP authors": ["Panni Wang", "Feng Xu", "Bo Wang", "Bin Gao", "Huaqiang Wu", "He Qian", "Shimeng Yu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2882194", "OA papers": [{"PaperId": "https://openalex.org/W2905557681", "PaperTitle": "Three-Dimensional nand Flash for Vector\u2013Matrix Multiplication", "Year": 2019, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {}, "Authors": ["Panni Wang", "Feng Xu", "Bo Wang", "Bin Gao", "Huaqiang Wu", "He Qian", "Shimeng Yu"]}]}, {"DBLP title": "A Wideband Blocker-Tolerant Receiver With Frequency-Translational Resistive Feedback.", "DBLP authors": ["Manas Kumar Lenka", "Gaurab Banerjee"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2895624", "OA papers": [{"PaperId": "https://openalex.org/W2918126316", "PaperTitle": "A Wideband Blocker-Tolerant Receiver With Frequency-Translational Resistive Feedback", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Rambus India Design Center, Bengaluru, India": 1.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Manas Kumar Lenka", "Gaurab Banerjee"]}]}, {"DBLP title": "Highly Linear Low-Power Wireless RF Receiver for WSN.", "DBLP authors": ["Omar Elsayed", "Jorge Zarate-Roldan", "Amr Abuellil", "Faisal Abdel-Latif Hussien", "Ahmed Eladawy", "Edgar S\u00e1nchez-Sinencio"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2890093", "OA papers": [{"PaperId": "https://openalex.org/W2910095157", "PaperTitle": "Highly Linear Low-Power Wireless RF Receiver for WSN", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 2.0, "Analog Devices (United States)": 2.0, "Cairo University": 2.0}, "Authors": ["Omar Elsayed", "Jorge Zarate-Roldan", "Amr Abuellil", "Faisal Hussien", "Ahmed Eladawy", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "AC Computing Methodology for RF-Powered IoT Devices.", "DBLP authors": ["Tutu Wan", "Yasha Karimi", "Milutin Stanacevic", "Emre Salman"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2894531", "OA papers": [{"PaperId": "https://openalex.org/W2919062775", "PaperTitle": "AC Computing Methodology for RF-Powered IoT Devices", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Stony Brook University": 4.0}, "Authors": ["Tutu Wan", "Yasha Karimi", "Milutin Stanacevic", "Emre Salman"]}]}, {"DBLP title": "LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor.", "DBLP authors": ["Heikki Kultala", "Timo Viitanen", "Heikki Berg", "Pekka J\u00e4\u00e4skel\u00e4inen", "Joonas Multanen", "Mikko Kokkonen", "Kalle Raiskila", "Tommi Zetterman", "Jarmo Takala"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2897508", "OA papers": [{"PaperId": "https://openalex.org/W2918779393", "PaperTitle": "LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tampere University": 4.0, "[Nvidia, Helsinki, Finland]": 1.0, "Sein\u00e4joki University of Applied Sciences": 1.0, "Nokia (Finland)": 2.0, "Senseg, Espoo, Finland": 1.0}, "Authors": ["Heikki Kultala", "Timo Viitanen", "Heikki Berg", "Pekka J\u00e4\u00e4skel\u00e4inen", "Joonas Multanen", "Mikko Kokkonen", "Kalle Raiskila", "Tommi Zetterman", "Jarmo Takala"]}]}, {"DBLP title": "A 0.1-pJ/b and ACF <0.04 Multiple-Valued PUF for Chip Identification Using Bit-Line Sharing Strategy in 65-nm CMOS.", "DBLP authors": ["Yuejun Zhang", "Zhao Pan", "Pengjun Wang", "Dailu Ding", "Qiaoyan Yu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2896142", "OA papers": [{"PaperId": "https://openalex.org/W2921298119", "PaperTitle": "A 0.1-pJ/b and ACF <0.04 Multiple-Valued PUF for Chip Identification Using Bit-Line Sharing Strategy in 65-nm CMOS", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ningbo University": 4.0, "University of New Hampshire": 1.0}, "Authors": ["Yue-Jun Zhang", "Jun Chen", "Pengjun Wang", "Ding Dailu", "Qiaoyan Yu"]}]}, {"DBLP title": "Architecture Optimization and Performance Comparison of Nonce-Misuse-Resistant Authenticated Encryption Algorithms.", "DBLP authors": ["Sandhya Koteshwara", "Amitabh Das", "Keshab K. Parhi"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2894656", "OA papers": [{"PaperId": "https://openalex.org/W2915681742", "PaperTitle": "Architecture Optimization and Performance Comparison of Nonce-Misuse-Resistant Authenticated Encryption Algorithms", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Minnesota": 2.0, "Intel (United States)": 1.0}, "Authors": ["Sandhya Koteshwara", "Amitabh Das", "Keshab K. Parhi"]}]}, {"DBLP title": "A Calibratable Detector for Invasive Attacks.", "DBLP authors": ["Michael Weiner", "Wolfgang Wieser", "Emili Lupon", "Georg Sigl", "Salvador Manich"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2892408", "OA papers": [{"PaperId": "https://openalex.org/W2914060758", "PaperTitle": "A Calibratable Detector for Invasive Attacks", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technical University of Munich": 2.0, "Wieserlabs UG, Munich, Germany": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Michael W. Weiner", "Wolfgang Wieser", "E. Lupon", "Georg Sigl", "Salvador Manich"]}]}, {"DBLP title": "Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks.", "DBLP authors": ["Partha De", "Chittaranjan Mandal", "Udaya Parampalli"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2896377", "OA papers": [{"PaperId": "https://openalex.org/W2917650808", "PaperTitle": "Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Melbourne": 2.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Partha Pratim De", "Chittaranjan Mandal", "Udaya Parampalli"]}]}, {"DBLP title": "A Quiescent 407-nA Output-Capacitorless Low-Dropout Regulator With 0-100-mA Load Current Range.", "DBLP authors": ["Yushan Jiang", "Dong Wang", "Pak Kwong Chan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2890698", "OA papers": [{"PaperId": "https://openalex.org/W2910365316", "PaperTitle": "A Quiescent 407-nA Output-Capacitorless Low-Dropout Regulator With 0\u2013100-mA Load Current Range", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Yushan Jiang", "Ben Zhong Tang", "Pak H. Chan"]}]}, {"DBLP title": "A Monolithic Voltage-Scalable Fibonacci Switched-Capacitor DC-DC Converter With Intrinsic Parasitic Charge Recycling.", "DBLP authors": ["Yaqub Mahnashi", "Fang Z. Peng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2893943", "OA papers": [{"PaperId": "https://openalex.org/W2913689152", "PaperTitle": "A Monolithic Voltage-Scalable Fibonacci Switched-Capacitor DC\u2013DC Converter With Intrinsic Parasitic Charge Recycling", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Michigan State University": 2.0}, "Authors": ["Yaqub Mahnashi", "Fang Zheng Peng"]}]}, {"DBLP title": "A Gain-Controlled, Low-Leakage Dickson Charge Pump for Energy-Harvesting Applications.", "DBLP authors": ["Abdulqader Nael Mahmoud", "Mohammad Alhawari", "Baker Mohammad", "Hani H. Saleh", "Mohammed Ismail"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2897046", "OA papers": [{"PaperId": "https://openalex.org/W2915902564", "PaperTitle": "A Gain-Controlled, Low-Leakage Dickson Charge Pump for Energy-Harvesting Applications", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Khalifa University of Science and Technology": 5.0}, "Authors": ["Abdulqader Mahmoud", "Mohammad Alhawari", "Baker Mohammad", "Hani Saleh", "Mohammed Ismail"]}]}, {"DBLP title": "Simplex FastICA: An Accelerated and Low Complex Architecture Design Methodology for $n$ D FastICA.", "DBLP authors": ["Swati Bhardwaj", "Shashank Raghuraman", "Amit Acharyya"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2886357", "OA papers": [{"PaperId": "https://openalex.org/W2907813458", "PaperTitle": "Simplex FastICA: An Accelerated and Low Complex Architecture Design Methodology for $n$ D FastICA", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Indian Institute of Technology Hyderabad": 3.0}, "Authors": ["Swati Bhardwaj", "Shashank Raghuraman", "Amit Acharyya"]}]}, {"DBLP title": "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures.", "DBLP authors": ["Hareesh-Reddy Basireddy", "Karthikeya Challa", "Tooraj Nikoubin"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2889833", "OA papers": [{"PaperId": "https://openalex.org/W2913719236", "PaperTitle": "Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures", "Year": 2019, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Texas Tech University": 3.0}, "Authors": ["hareesh-reddy basireddy", "Karthikeya challa", "Tooraj Nikoubin"]}]}, {"DBLP title": "Optimum Circuits for Bit-Dimension Permutations.", "DBLP authors": ["Mario Garrido", "Jes\u00fas Grajal", "Oscar Gustafsson"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2892322", "OA papers": [{"PaperId": "https://openalex.org/W2912581040", "PaperTitle": "Optimum Circuits for Bit-Dimension Permutations", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Link\u00f6ping University": 2.0, "Technical University of Madrid": 1.0}, "Authors": ["M. D. M. Capeans Garrido", "Jesus Grajal", "Oscar Gustafsson"]}]}, {"DBLP title": "TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier.", "DBLP authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2890712", "OA papers": [{"PaperId": "https://openalex.org/W2914247084", "PaperTitle": "TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier", "Year": 2019, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Shaghayegh Vahdat", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Novel Nonlinear Function Shift Method for Generating Multiscroll Attractors Using Memristor-Based Control Circuit.", "DBLP authors": ["Qinghui Hong", "Qiujie Wu", "Xiaoping Wang", "Zhigang Zeng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2892786", "OA papers": [{"PaperId": "https://openalex.org/W2911631027", "PaperTitle": "Novel Nonlinear Function Shift Method for Generating Multiscroll Attractors Using Memristor-Based Control Circuit", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Huazhong University of Science and Technology": 4.0}, "Authors": ["Qinghui Hong", "Qiujie Wu", "Xiaoping Wang", "Zhigang Zeng"]}]}, {"DBLP title": "A Simple Floating MOS-Memristor for High-Frequency Applications.", "DBLP authors": ["John Vista", "Ashish Ranjan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2018.2890591", "OA papers": [{"PaperId": "https://openalex.org/W2909310989", "PaperTitle": "A Simple Floating MOS-Memristor for High-Frequency Applications", "Year": 2019, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"National Institute of Technology Manipur": 2.0}, "Authors": ["John Vista", "Ashish Ranjan"]}]}, {"DBLP title": "On the Sensitization Probability of a Critical Path Considering Process Variations and Path Correlations.", "DBLP authors": ["Pavan Kumar Javvaji", "Spyros Tragoudas"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2893844", "OA papers": [{"PaperId": "https://openalex.org/W2913164819", "PaperTitle": "On the Sensitization Probability of a Critical Path Considering Process Variations and Path Correlations", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Pavan Kumar Javvaji", "Spyros Tragoudas"]}]}, {"DBLP title": "Timing Speculation With Optimal In Situ Monitoring Placement and Within-Cycle Error Prevention.", "DBLP authors": ["Hadi Ahmadi Balef", "Hamed Fatemi", "Kees Goossens", "Jos\u00e9 Pineda de Gyvez"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2895972", "OA papers": [{"PaperId": "https://openalex.org/W2912136054", "PaperTitle": "Timing Speculation With Optimal In Situ Monitoring Placement and Within-Cycle Error Prevention", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Eindhoven University of Technology": 3.0, "NXP (Netherlands)": 1.0}, "Authors": ["Hadi Ahmadi Balef", "Hamed Fatemi", "Kees Goossens", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Enhancing Utilization of SIMD-Like Accelerator for Sparse Convolutional Neural Networks.", "DBLP authors": ["Bo-Cheng Lai", "Jyun-Wei Pan", "Chien-Yu Lin"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2897052", "OA papers": [{"PaperId": "https://openalex.org/W2915717553", "PaperTitle": "Enhancing Utilization of SIMD-Like Accelerator for Sparse Convolutional Neural Networks", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "University of Washington": 1.0}, "Authors": ["Bo-Cheng Lai", "Jyun-Wei Pan", "Chien-Yu Lin"]}]}, {"DBLP title": "Robust Proportionate Adaptive Filter Architectures Under Impulsive Noise.", "DBLP authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2892383", "OA papers": [{"PaperId": "https://openalex.org/W2914005634", "PaperTitle": "Robust Proportionate Adaptive Filter Architectures Under Impulsive Noise", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"]}]}, {"DBLP title": "Four-Level Forms for Memristive Material Implication Logic.", "DBLP authors": ["Felipe S. Marranghello", "Vinicius Callegaro", "Andr\u00e9 In\u00e1cio Reis", "Renato P. Ribas"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2890843", "OA papers": [{"PaperId": "https://openalex.org/W2912299128", "PaperTitle": "Four-Level Forms for Memristive Material Implication Logic", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Federal University of Rio Grande do Sul": 4.0}, "Authors": ["Felipe S. Marranghello", "Vinicius Callegaro", "Andre I. Reis", "Renato P. Ribas"]}]}, {"DBLP title": "A 10-Gb/s 20-ps Delay-Range Digitally Controlled Differential Delay Element in 45-nm SOI CMOS.", "DBLP authors": ["Sami Ur Rehman", "Mohammad Mahdi Khafaji", "Corrado Carta", "Frank Ellinger"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2894736", "OA papers": [{"PaperId": "https://openalex.org/W2915714044", "PaperTitle": "A 10-Gb/s 20-ps Delay-Range Digitally Controlled Differential Delay Element in 45-nm SOI CMOS", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Dresden": 4.0}, "Authors": ["Sami Ur Rehman", "Mahdi Khafaji", "Corrado Carta", "Frank Ellinger"]}]}, {"DBLP title": "Probing Assessment Framework and Evaluation of Antiprobing Solutions.", "DBLP authors": ["Huanyu Wang", "Qihang Shi", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2901449", "OA papers": [{"PaperId": "https://openalex.org/W2939317834", "PaperTitle": "Probing Assessment Framework and Evaluation of Antiprobing Solutions", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Huanyu Wang", "Qihang Shi", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "An Intrinsic and Database-Free Authentication by Exploiting Process Variation in Back-End Capacitors.", "DBLP authors": ["Ahish Shylendra", "Swarup Bhunia", "Amit Ranjan Trivedi"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2903807", "OA papers": [{"PaperId": "https://openalex.org/W2934500825", "PaperTitle": "An Intrinsic and Database-Free Authentication by Exploiting Process Variation in Back-End Capacitors", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois at Chicago": 2.0, "University of Florida": 1.0}, "Authors": ["Ahish Shylendra", "Swarup Bhunia", "Amit Ranjan Trivedi"]}]}, {"DBLP title": "Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows.", "DBLP authors": ["Shrinidhi Udupi", "Joakim Urdahl", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2906820", "OA papers": [{"PaperId": "https://openalex.org/W2945598212", "PaperTitle": "Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Kaiserslautern": 3.0, "Nordic Semiconductor (Norway)": 1.0}, "Authors": ["Shrinidhi Udupi", "Joakim Urdahl", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA.", "DBLP authors": ["Tianwen Li", "Hongjin Liu", "Haigang Yang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2892838", "OA papers": [{"PaperId": "https://openalex.org/W2911564443", "PaperTitle": "Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Beijing SunWise Space Technology Ltd., Beijing, China": 2.0, "Institute of Electronics": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Tianwen Li", "Hongjin Liu", "Haigang Yang"]}]}, {"DBLP title": "RingNet: A Memory-Oriented Network-On-Chip Designed for FPGA.", "DBLP authors": ["Jakub Siast", "Adam Luczak", "Marek Domanski"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2899575", "OA papers": [{"PaperId": "https://openalex.org/W2921614616", "PaperTitle": "RingNet: A Memory-Oriented Network-On-Chip Designed for FPGA", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "vBionic sp. z o.o., Pozna\u0144, Poland": 1.0}, "Authors": ["Jakub Siast", "Adam Luczak", "Marek Domanski"]}]}, {"DBLP title": "DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates.", "DBLP authors": ["Inayat Ullah", "Zahid Ullah", "Umar Afzaal", "Jeong-A Lee"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2904105", "OA papers": [{"PaperId": "https://openalex.org/W2933246250", "PaperTitle": "DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Chosun University": 3.0, "CECOS University": 1.0}, "Authors": ["Inayat Ullah", "Zahid Ullah", "Umar Afzaal", "Jeong-A Lee"]}]}, {"DBLP title": "Parametric and Functional Degradation Analysis of Complete 14-nm FinFET SRAM.", "DBLP authors": ["Daniel Kraak", "Mottaqiallah Taouil", "Innocent Agbo", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2902881", "OA papers": [{"PaperId": "https://openalex.org/W2935281756", "PaperTitle": "Parametric and Functional Degradation Analysis of Complete 14-nm FinFET SRAM", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 4.0, "Imec": 3.0}, "Authors": ["Daniel Kraak", "Mottaqiallah Taouil", "Innocent Agbo", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"]}]}, {"DBLP title": "Design and Investigation of 7T2M-NVSRAM With Enhanced Stability and Temperature Impact on Store/Restore Energy.", "DBLP authors": ["Jeetendra Singh", "Balwinder Raj"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2901032", "OA papers": [{"PaperId": "https://openalex.org/W2921812058", "PaperTitle": "Design and Investigation of 7T2M-NVSRAM With Enhanced Stability and Temperature Impact on Store/Restore Energy", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Dr. B. R. Ambedkar National Institute of Technology Jalandhar": 2.0}, "Authors": ["Jeetendra Singh", "Balwinder Raj"]}]}, {"DBLP title": "Fast and Reliable STT-MRAM Using Nonuniform and Adaptive Error Detecting and Correcting Scheme.", "DBLP authors": ["Nour Sayed", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2903592", "OA papers": [{"PaperId": "https://openalex.org/W2927353703", "PaperTitle": "Fast and Reliable STT-MRAM Using Nonuniform and Adaptive Error Detecting and Correcting Scheme", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Nour Sayed", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM.", "DBLP authors": ["Gyuseong Kang", "Jongsun Park"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2901291", "OA papers": [{"PaperId": "https://openalex.org/W2922505951", "PaperTitle": "Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea University": 2.0}, "Authors": ["Gyuseong Kang", "Jongsun Park"]}]}, {"DBLP title": "Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio Torralba"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2903116", "OA papers": [{"PaperId": "https://openalex.org/W2947975033", "PaperTitle": "Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"New Mexico State University": 2.0, "University of Seville": 1.0}, "Authors": ["Anindita Paul", "Jaime Ramirez-Angulo", "Antonio Torralba"]}]}, {"DBLP title": "Exploiting Inherent Error Resiliency of Deep Neural Networks to Achieve Extreme Energy Efficiency Through Mixed-Signal Neurons.", "DBLP authors": ["Baibhab Chatterjee", "Priyadarshini Panda", "Shovan Maity", "Ayan Biswas", "Kaushik Roy", "Shreyas Sen"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2896611", "OA papers": [{"PaperId": "https://openalex.org/W2919129235", "PaperTitle": "Exploiting Inherent Error Resiliency of Deep Neural Networks to Achieve Extreme Energy Efficiency Through Mixed-Signal Neurons", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 5.0, "University of California, Berkeley": 1.0}, "Authors": ["Baibhab Chatterjee", "Priyadarshini Panda", "Shovan Maity", "Ayan Biswas", "Kaushik Roy", "Shreyas Sen"]}]}, {"DBLP title": "A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional- $N$ Frequency Synthesis.", "DBLP authors": ["Xu Meng", "Lianhong Zhou", "Fujiang Lin", "Chun-Huat Heng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2898258", "OA papers": [{"PaperId": "https://openalex.org/W2918842581", "PaperTitle": "A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional-$N$ Frequency Synthesis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Singapore": 3.0, "University of Science and Technology of China": 1.0}, "Authors": ["Xu Meng", "Lianhong Zhou", "Fujiang Lin", "Chun-Huat Heng"]}]}, {"DBLP title": "Energy-Efficient and Calibration-Aware Fourier-Domain OCT Imaging Processor.", "DBLP authors": ["Song-Nien Tang", "Fu-Chiang Jan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2894751", "OA papers": [{"PaperId": "https://openalex.org/W2917101360", "PaperTitle": "Energy-Efficient and Calibration-Aware Fourier-Domain OCT Imaging Processor", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Chung Yuan Christian University": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Song-Nien Tang", "Fu-Chiang Jan"]}]}, {"DBLP title": "Predictive Thermal Management for Energy-Efficient Execution of Concurrent Applications on Heterogeneous Multicores.", "DBLP authors": ["Eduardo Weber W\u00e4chter", "Cedric de Bellefroid", "Basireddy Karunakar Reddy", "Amit Kumar Singh", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2896776", "OA papers": [{"PaperId": "https://openalex.org/W2915712275", "PaperTitle": "Predictive Thermal Management for Energy-Efficient Execution of Concurrent Applications on Heterogeneous Multicores", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Southampton": 5.0, "University of Essex": 1.0}, "Authors": ["Eduardo Weber Wachter", "Cedric de Bellefroid", "Karunakar Reddy Basireddy", "Amit Singh", "Bashir M. Al-Hashimi", "Geoff V. Merrett"]}]}, {"DBLP title": "Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach.", "DBLP authors": ["Yao Xiao", "Shahin Nazarian", "Paul Bogdan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2897650", "OA papers": [{"PaperId": "https://openalex.org/W2919372546", "PaperTitle": "Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach", "Year": 2019, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Yao Xiao", "Shahin Nazarian", "Paul Bogdan"]}]}, {"DBLP title": "Extracting a Close-to-Minimum Multicycle Functional Broadside Test Set From a Functional Test Sequence.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2895386", "OA papers": [{"PaperId": "https://openalex.org/W2914448942", "PaperTitle": "Extracting a Close-to-Minimum Multicycle Functional Broadside Test Set From a Functional Test Sequence", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Potential Critical Path Selection Based on a Time-Varying Statistical Timing Analysis Framework.", "DBLP authors": ["P. R. Chithira", "Vinita Vasudevan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2893020", "OA papers": [{"PaperId": "https://openalex.org/W2912654854", "PaperTitle": "Potential Critical Path Selection Based on a Time-Varying Statistical Timing Analysis Framework", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["P. R. Chithira", "Vinita Vasudevan"]}]}, {"DBLP title": "Bundle-Updatable SRAM-Based TCAM Design for OpenFlow-Compliant Packet Processor.", "DBLP authors": ["Ding-Yuan Lee", "Ching-Che Wang", "An-Yeu Wu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2891507", "OA papers": [{"PaperId": "https://openalex.org/W2914935471", "PaperTitle": "Bundle-Updatable SRAM-Based TCAM Design for OpenFlow-Compliant Packet Processor", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Ding-Yuan Lee", "Ching-Che Wang", "An-Yeu Wu"]}]}, {"DBLP title": "Enhancing Reliability of Analog Neural Network Processors.", "DBLP authors": ["Suhong Moon", "Kwanghyun Shin", "Dongsuk Jeon"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2893256", "OA papers": [{"PaperId": "https://openalex.org/W2912910336", "PaperTitle": "Enhancing Reliability of Analog Neural Network Processors", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Seoul National University of Science and Technology": 3.0}, "Authors": ["Suhong Moon", "Kwang-Hyun Shin", "Dongsuk Jeon"]}]}, {"DBLP title": "VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits.", "DBLP authors": ["Georgios Zervakis", "Konstantina Koliogeorgi", "Dimitrios Anagnostos", "Nikolaos Zompakis", "Kostas Siozios"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2900160", "OA papers": [{"PaperId": "https://openalex.org/W2921026389", "PaperTitle": "VADER: Voltage-Driven Netlist Pruning for Cross-Layer Approximate Arithmetic Circuits", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["George-John E. Nychas", "Konstantina Koliogeorgi", "Dimitrios Anagnostos", "Nikolaos Zompakis", "Kostas Siozios"]}]}, {"DBLP title": "A Restore-Free Mode for MLC STT-RAM Caches.", "DBLP authors": ["Muhammad Avais Qureshi", "Hyeonggyu Kim", "Soontae Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2899894", "OA papers": [{"PaperId": "https://openalex.org/W2921551682", "PaperTitle": "A Restore-Free Mode for MLC STT-RAM Caches", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Muhammad Imran Qureshi", "Hyeonggyu Kim", "Soontae Kim"]}]}, {"DBLP title": "Column-Selection-Enabled 10T SRAM Utilizing Shared Diff-VDD Write and Dropped-VDD Read for Power Reduction.", "DBLP authors": ["Liang Wen", "Yuejun Zhang", "Xiaoyang Zeng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2898346", "OA papers": [{"PaperId": "https://openalex.org/W2916970286", "PaperTitle": "Column-Selection-Enabled 10T SRAM Utilizing Shared Diff-VDD Write and Dropped-VDD Read for Power Reduction", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"[Department of Electronic Technology, China Coast Guard Academy, Ningbo, China]": 1.0, "Ningbo University": 1.0, "Fudan University": 1.0}, "Authors": ["Liang Wen", "Yue-Jun Zhang", "Xiaoyang Zeng"]}]}, {"DBLP title": "Design of FSM-Based Function With Reduced Number of States in Integral Stochastic Computing.", "DBLP authors": ["Shao-I Chu", "Chen-En Hsieh", "Yu-Jung Huang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2892847", "OA papers": [{"PaperId": "https://openalex.org/W2912746132", "PaperTitle": "Design of FSM-Based Function With Reduced Number of States in Integral Stochastic Computing", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Kaohsiung": 2.0, "I-Shou University": 1.0}, "Authors": ["Shao-I Chu", "Chen-En Hsieh", "Yu-Jung Huang"]}]}, {"DBLP title": "Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures.", "DBLP authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2894104", "OA papers": [{"PaperId": "https://openalex.org/W2914744205", "PaperTitle": "Supply-Insensitive Digitally Controlled Delay Lines for 3-D IC Clock Synchronization Architectures", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Dalhousie University": 2.0}, "Authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"]}]}, {"DBLP title": "Devices and Circuits Using Novel 2-D Materials: A Perspective for Future VLSI Systems.", "DBLP authors": ["Giovanni V. Resta", "Alessandra Leonhardt", "Yashwanth Balaji", "Stefan De Gendt", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2914609", "OA papers": [{"PaperId": "https://openalex.org/W2951494531", "PaperTitle": "Devices and Circuits Using Novel 2-D Materials: A Perspective for Future VLSI Systems", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "KU Leuven": 3.0, "University of Utah": 1.0}, "Authors": ["Giovanni Resta", "Alessandra Leonhardt", "Yashwanth Balaji", "Stefan De Gendt", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"]}]}, {"DBLP title": "Fully Implantable Cochlear Implant Interface Electronics With 51.2- $\\mu$ W Front-End Circuit.", "DBLP authors": ["Hasan Ulusan", "Salar Chamanian", "Bedirhan Ilik", "Ali Muhtaroglu", "Haluk K\u00fclah"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2898873", "OA papers": [{"PaperId": "https://openalex.org/W2941248278", "PaperTitle": "Fully Implantable Cochlear Implant Interface Electronics With 51.2-$\\mu$ W Front-End Circuit", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Middle East Technical University": 4.0, "Department of Electrical and Electronics Engineering, METU Northern Cyprus Campus (NCC), Mersin, Turkey": 1.0}, "Authors": ["Hasan Ulusan", "Salar Chamanian", "Bedirhan \u0130lik", "Ali Muhtaroglu", "Haluk Kulah"]}]}, {"DBLP title": "Design and Analysis of $D$ -Band On-Chip Modulator and Signal Source Based on Split-Ring Resonator.", "DBLP authors": ["Yuan Liang", "Chirn Chye Boon", "Chenyang Li", "Xiao-Lan Tang", "Herman Jalli Ng", "Dietmar Kissinger", "Yong Wang", "Qingfeng Zhang", "Hao Yu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2906680", "OA papers": [{"PaperId": "https://openalex.org/W2940689762", "PaperTitle": "Design and Analysis of $D$ -Band On-Chip Modulator and Signal Source Based on Split-Ring Resonator", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 3.0, "Southern University of Science and Technology": 3.0, "Innovations for High Performance Microelectronics": 2.0, "University of Ulm": 1.0}, "Authors": ["Yuanbo Liang", "Chirn Chye Boon", "Chenyang Li", "Xiaolan Tang", "Herman Jalli Ng", "Dietmar Kissinger", "Yong Wang", "Qinyu Zhang", "Hao Yu"]}]}, {"DBLP title": "Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using Folded Splitting and Combining Architecture.", "DBLP authors": ["Jeng-Han Tsai"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908956", "OA papers": [{"PaperId": "https://openalex.org/W2941738867", "PaperTitle": "Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using Folded Splitting and Combining Architecture", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan Normal University": 1.0}, "Authors": ["Jeng-Han Tsai"]}]}, {"DBLP title": "Low Leakage Clock Tree With Dual-Threshold- Voltage Split Input-Output Repeaters.", "DBLP authors": ["Anil Kumar Gundu", "Volkan Kursun"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2902215", "OA papers": [{"PaperId": "https://openalex.org/W2922301409", "PaperTitle": "Low Leakage Clock Tree With Dual-Threshold- Voltage Split Input\u2013Output Repeaters", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Anil Kumar Gundu", "Volkan Kursun"]}]}, {"DBLP title": "Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links.", "DBLP authors": ["Christopher Williams", "Diaaeldin Abdelrahman", "Xiangdong Jia", "Abdullah Ibn Abbas", "Odile Liboiron-Ladouceur", "Glenn E. R. Cowan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2902503", "OA papers": [{"PaperId": "https://openalex.org/W2924877344", "PaperTitle": "Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Elenion Technologies, New York, NY, USA": 1.0, "Concordia University": 3.0, "AnalogX Inc., Toronto, ON, Canada": 1.0, "McGill University": 1.0}, "Authors": ["Christopher Williams", "Diaaeldin Abdelrahman", "Xiangdong Jia", "Abdullah Ibn Abbas", "Odile Liboiron-Ladouceur", "Glenn Cowan"]}]}, {"DBLP title": "Creating a Backscattering Side Channel to Enable Detection of Dormant Hardware Trojans.", "DBLP authors": ["Luong N. Nguyen", "Chia-Lin Cheng", "Milos Prvulovic", "Alenka G. Zajic"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2906547", "OA papers": [{"PaperId": "https://openalex.org/W2942664295", "PaperTitle": "Creating a Backscattering Side Channel to Enable Detection of Dormant Hardware Trojans", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Wenshan Guo", "Chia-Lin Cheng", "Milos Prvulovic", "Alenka Zajic"]}]}, {"DBLP title": "Hardware Trojan Detection Using Reconfigurable Assertion Checkers.", "DBLP authors": ["Uthman Alsaiari", "Fayez Gebali"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908964", "OA papers": [{"PaperId": "https://openalex.org/W2940466158", "PaperTitle": "Hardware Trojan Detection Using Reconfigurable Assertion Checkers", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Victoria": 2.0}, "Authors": ["Uthman Alsaiari", "Fayez Gebali"]}]}, {"DBLP title": "High-Speed Implementation of ECC Scalar Multiplication in GF(p) for Generic Montgomery Curves.", "DBLP authors": ["Debapriya Basu Roy", "Debdeep Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2905899", "OA papers": [{"PaperId": "https://openalex.org/W2943126371", "PaperTitle": "High-Speed Implementation of ECC Scalar Multiplication in GF(p) for Generic Montgomery Curves", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Debapriya Basu Roy", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm.", "DBLP authors": ["Amin Norollah", "Danesh Derafshi", "Hakem Beitollahi", "Mahdi Fazeli"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912554", "OA papers": [{"PaperId": "https://openalex.org/W2944423816", "PaperTitle": "RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Iran University of Science and Technology": 4.0}, "Authors": ["Amin Norollah", "Danesh Derafshi", "Hakem Beitollahi", "Mahdi Fazeli"]}]}, {"DBLP title": "Novel Systolization of Subquadratic Space Complexity Multipliers Based on Toeplitz Matrix-Vector Product Approach.", "DBLP authors": ["Jeng-Shyang Pan", "Chiou-Yng Lee", "Anissa Sghaier", "Zeghid Medien", "Jiafeng Xie"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2903289", "OA papers": [{"PaperId": "https://openalex.org/W2928261986", "PaperTitle": "Novel Systolization of Subquadratic Space Complexity Multipliers Based on Toeplitz Matrix\u2013Vector Product Approach", "Year": 2019, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"Shandong University of Science and Technology": 1.0, "Lunghwa University of Science and Technology": 1.0, "University of Monastir": 1.0, "Prince Sattam Bin Abdulaziz University": 1.0, "Villanova University": 1.0}, "Authors": ["Jeng-Shyang Pan", "Chiou-Yng Lee", "Anissa Sghaier", "Medien Zeghid", "Jiafeng Xie"]}]}, {"DBLP title": "Low-Complexity Architecture of Orthogonal Matching Pursuit Based on QR Decomposition.", "DBLP authors": ["Shirshendu Roy", "Debiprasad Priyabrata Acharya", "Ajit Kumar Sahoo"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2909754", "OA papers": [{"PaperId": "https://openalex.org/W2941145417", "PaperTitle": "Low-Complexity Architecture of Orthogonal Matching Pursuit Based on QR Decomposition", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Institute of Technology Rourkela": 3.0}, "Authors": ["Shirshendu Roy", "Debiprasad Priyabrata Acharya", "Ajit Kumar Sahoo"]}]}, {"DBLP title": "MTTF Enhancement Power-C4 Bump Placement Optimization.", "DBLP authors": ["Somayeh Rahimipour", "Runjie Zhang", "Ke Wang", "Kevin Skadron", "Fakhrul Zaman Rokhani", "Mircea R. Stan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2904048", "OA papers": [{"PaperId": "https://openalex.org/W2941054285", "PaperTitle": "MTTF Enhancement Power-C4 Bump Placement Optimization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universiti Putra Malaysia": 2.0, "University of Virginia": 4.0}, "Authors": ["Somayeh Rahimipour", "Runjie Zhang", "Ke Wang", "Kevin Skadron", "Fakhrul Zaman Rokhani", "Mircea R. Stan"]}]}, {"DBLP title": "Optimization of Experimental Designs for System- Level Accelerated Life Test in a Memory System Degraded by Time-Dependent Dielectric Breakdown.", "DBLP authors": ["Dae-Hyun Kim", "Shu-Han Hsu", "Linda Milor"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2909086", "OA papers": [{"PaperId": "https://openalex.org/W2942925640", "PaperTitle": "Optimization of Experimental Designs for System- Level Accelerated Life Test in a Memory System Degraded by Time-Dependent Dielectric Breakdown", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Dae Won Kim", "Shu-Han Hsu", "Linda Milor"]}]}, {"DBLP title": "Modeling the Interdependences Between Voltage Fluctuation and BTI Aging.", "DBLP authors": ["Sami Salamin", "Victor M. van Santen", "Hussam Amrouch", "Narendra Parihar", "Souvik Mahapatra", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2899890", "OA papers": [{"PaperId": "https://openalex.org/W2922461735", "PaperTitle": "Modeling the Interdependences Between Voltage Fluctuation and BTI Aging", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Karlsruhe Institute of Technology": 4.0, "Indian Institute of Technology Bombay": 2.0}, "Authors": ["Sami Salamin", "Victor M. van Santen", "Hussam Amrouch", "Narendra Parihar", "Souvik Mahapatra", "Jorg Henkel"]}]}, {"DBLP title": "Saturation-Volume Estimation for Multisegment Copper Interconnect Wires.", "DBLP authors": ["Zeyu Sun", "Sheriff Sadiqbatcha", "Hengyang Zhao", "Sheldon X.-D. Tan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2901824", "OA papers": [{"PaperId": "https://openalex.org/W2921157711", "PaperTitle": "Saturation-Volume Estimation for Multisegment Copper Interconnect Wires", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 3.0, "Google (United States)": 1.0}, "Authors": ["Zeyu Sun", "Sheriff Sadiqbatcha", "Hengyang Zhao", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Power Reduction and BTI Mitigation of Data-Cache Memory Based on the Storage Management of Narrow-Width Values.", "DBLP authors": ["Nezam Rohbani", "Hiroaki Gau", "Sara Mohammadinejad", "Tapas Kumar Maiti", "Dondee Navarro", "Mitiko Miura-Mattausch", "Hans J\u00fcrgen Mattausch", "Hirotaka Takatsuka"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2909488", "OA papers": [{"PaperId": "https://openalex.org/W2941240912", "PaperTitle": "Power Reduction and BTI Mitigation of Data-Cache Memory Based on the Storage Management of Narrow-Width Values", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute for Research in Fundamental Sciences": 1.0, "Hiroshima University": 5.0, "University of Southern California": 1.0, "Fujitsu (Japan)": 1.0}, "Authors": ["Nezam Rohbani", "Hiroaki Gau", "Sara Mohammadinejad", "Tapas K. Maiti", "Dondee Navarro", "Mitiko Miura-Mattausch", "Hans Jurgen Mattausch", "Hirotaka Takatsuka"]}]}, {"DBLP title": "A Parametric DFT Scheme for STT-MRAMs.", "DBLP authors": ["Govind Radhakrishnan", "Youngki Yoon", "Manoj Sachdev"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2907549", "OA papers": [{"PaperId": "https://openalex.org/W2940984015", "PaperTitle": "A Parametric DFT Scheme for STT-MRAMs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Govind Radhakrishnan", "Youngki Yoon", "Manoj Sachdev"]}]}, {"DBLP title": "A Comprehensive Framework for Parametric Failure Modeling and Yield Analysis of STT-MRAM.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2904197", "OA papers": [{"PaperId": "https://openalex.org/W2935559025", "PaperTitle": "A Comprehensive Framework for Parametric Failure Modeling and Yield Analysis of STT-MRAM", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Exploring the 3-D Integrability of Perpendicular Nanomagnet Logic Technology.", "DBLP authors": ["Fabrizio Riente", "Daniel Melis", "Marco Vacca"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2905686", "OA papers": [{"PaperId": "https://openalex.org/W2953504216", "PaperTitle": "Exploring the 3-D Integrability of Perpendicular Nanomagnet Logic Technology", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Fabrizio Riente", "Daniel Melis", "Marco Vacca"]}]}, {"DBLP title": "Test Scores for Improving the Accuracy of Logic Diagnosis for Multiple Defects.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2900836", "OA papers": [{"PaperId": "https://openalex.org/W2921114118", "PaperTitle": "Test Scores for Improving the Accuracy of Logic Diagnosis for Multiple Defects", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A 13.4-MHz Relaxation Oscillator With Temperature Compensation.", "DBLP authors": ["Yi-An Chang", "Shen-Iuan Liu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908204", "OA papers": [{"PaperId": "https://openalex.org/W2945756066", "PaperTitle": "A 13.4-MHz Relaxation Oscillator With Temperature Compensation", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yi-An Chang", "Shen-Iuan Liu"]}]}, {"DBLP title": "Fast, Ring-Based Design of 3-D Stacked DRAM.", "DBLP authors": ["Andrew J. Douglass", "Sunil P. Khatri"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2892740", "OA papers": [{"PaperId": "https://openalex.org/W2933432164", "PaperTitle": "Fast, Ring-Based Design of 3-D Stacked DRAM", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Andrew G. Douglass", "Sunil P. Khatri"]}]}, {"DBLP title": "Guided GA-Based Multiobjective Optimization of Placement and Assignment of TSVs in 3-D ICs.", "DBLP authors": ["Debasri Saha", "Susmita Sur-Kolay"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908087", "OA papers": [{"PaperId": "https://openalex.org/W2946831974", "PaperTitle": "Guided GA-Based Multiobjective Optimization of Placement and Assignment of TSVs in 3-D ICs", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Calcutta": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Debasri Saha", "Susmita Sur-Kolay"]}]}, {"DBLP title": "A Dead-Beat-Controlled Fast-Transient-Response Buck Converter With Active Pseudo-Current-Sensing Techniques.", "DBLP authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jun-Yi Lin", "Yitsen Ku"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908875", "OA papers": [{"PaperId": "https://openalex.org/W2941181310", "PaperTitle": "A Dead-Beat-Controlled Fast-Transient-Response Buck Converter With Active Pseudo-Current-Sensing Techniques", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taipei University of Technology": 3.0, "California State University, Fullerton": 1.0}, "Authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jun Lin", "Yi-Tsen Ku"]}]}, {"DBLP title": "Energy-Harvesting Circuits With a High-Efficiency Rectifier and a Low Temperature Coefficient Bandgap Voltage Reference.", "DBLP authors": ["Shuenn-Yuh Lee", "Zhan-Xian Liao", "Chih-Hung Lee"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908670", "OA papers": [{"PaperId": "https://openalex.org/W2940680166", "PaperTitle": "Energy-Harvesting Circuits With a High-Efficiency Rectifier and a Low Temperature Coefficient Bandgap Voltage Reference", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Cheng Kung University": 2.0, "Macronix International (Taiwan)": 1.0}, "Authors": ["Shuenn-Yuh Lee", "Zhan-Xian Liao", "Chun-Sing Lee"]}]}, {"DBLP title": "Autotuning of Integrated Inductive Voltage Regulator Using On-Chip Delay Sensor to Tolerate Process and Passive Variations.", "DBLP authors": ["Venkata Chaitanya Krishna Chekuri", "Monodeep Kar", "Arvind Singh", "Saibal Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912141", "OA papers": [{"PaperId": "https://openalex.org/W2946609454", "PaperTitle": "Autotuning of Integrated Inductive Voltage Regulator Using On-Chip Delay Sensor to Tolerate Process and Passive Variations", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["Venkata Chaitanya Krishna Chekuri", "Monodeep Kar", "Arvind Singh", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Stability of On-Chip Power Delivery Systems With Multiple Low-Dropout Regulators.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2914395", "OA papers": [{"PaperId": "https://openalex.org/W2946512309", "PaperTitle": "Stability of On-Chip Power Delivery Systems With Multiple Low-Dropout Regulators", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Albert Ciprut", "Eby G. Friedman"]}]}, {"DBLP title": "A Low-Pass Filter Bandwidth Adaptation Technique for Phase Interpolators.", "DBLP authors": ["Archit Joshi", "Mukul Sarkar"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908757", "OA papers": [{"PaperId": "https://openalex.org/W2939629114", "PaperTitle": "A Low-Pass Filter Bandwidth Adaptation Technique for Phase Interpolators", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Archit Joshi", "Mukul Sarkar"]}]}, {"DBLP title": "A Code Inversion Encoding Technique to Improve Read Margin of A Cross-Point Phase Change Memory.", "DBLP authors": ["Kwangmin Kim", "Seokjoon Kang", "Byungsub Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2909535", "OA papers": [{"PaperId": "https://openalex.org/W2941375228", "PaperTitle": "A Code Inversion Encoding Technique to Improve Read Margin of A Cross-Point Phase Change Memory", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pohang University of Science and Technology": 2.0, "SK Hynix, Incheon, South Korea": 1.0}, "Authors": ["Kwang-Min Kim", "Seokjoon Kang", "Byungsub Kim"]}]}, {"DBLP title": "An Extrinsic Device and Leakage Mechanism in Advanced Bulk FinFET SRAM.", "DBLP authors": ["Randy W. Mann", "Meixiong Zhao", "Sanjay Parihar", "Qun Gao", "Ankur Arya", "Carl Radens", "Shesh Mani Pandey", "Joseph Versaggi", "Jack M. Higman", "Rick Carter"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2907594", "OA papers": [{"PaperId": "https://openalex.org/W2945998378", "PaperTitle": "An Extrinsic Device and Leakage Mechanism in Advanced Bulk FinFET SRAM", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"GlobalFoundries (United States)": 10.0}, "Authors": ["Randy W. Mann", "Meixiong Zhao", "Sanjay Parihar", "Qun Gao", "Ankur M. Arya", "Carl J. Radens", "Shesh Mani Pandey", "Joseph Versaggi", "Jack M. Higman", "Rick Carter"]}]}, {"DBLP title": "Variation-Tolerant WL Driving Scheme for High-Capacity NAND Flash Memory.", "DBLP authors": ["Junyoung Ko", "Younghwi Yang", "Jisu Kim", "Cheon An Lee", "Young-Sun Min", "Jin-Young Chun", "Moosung Kim", "Seong-Ook Jung"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912081", "OA papers": [{"PaperId": "https://openalex.org/W2943608468", "PaperTitle": "Variation-Tolerant WL Driving Scheme for High-Capacity NAND Flash Memory", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 3.0, "Samsung (South Korea)": 5.0}, "Authors": ["Junyoung Ko", "Younghwi Yang", "Sun-Uk Kim", "Cheon-An Lee", "Young-Sun Min", "Jinyoung Chun", "Moo-Sung Kim", "Seong-Ook Jung"]}]}, {"DBLP title": "A Study of Read Margin Enhancement for 3T2R Nonvolatile TCAM Using Adaptive Bias Training.", "DBLP authors": ["Jisu Min", "Cheol Kim", "Sung-Yong Kim", "Kee-Won Kwon"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2915358", "OA papers": [{"PaperId": "https://openalex.org/W2947793635", "PaperTitle": "A Study of Read Margin Enhancement for 3T2R Nonvolatile TCAM Using Adaptive Bias Training", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sungkyunkwan University": 4.0}, "Authors": ["Ji-Su Min", "Cheol Sang Kim", "Sung Wan Kim", "Kee-Won Kwon"]}]}, {"DBLP title": "An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design.", "DBLP authors": ["Bi Wu", "Beibei Zhang", "Yuanqing Cheng", "Ying Wang", "Dijun Liu", "Weisheng Zhao"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2913207", "OA papers": [{"PaperId": "https://openalex.org/W2945270315", "PaperTitle": "An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Fert Beijing Institute, BDBC, Beijing, China": 2.0, "Beihang University": 2.0, "Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 0.5, "China Academy of Information and Communications Technology": 1.0}, "Authors": ["Bi Wu", "Beibei Zhang", "Yuanqing Cheng", "Ying Wang", "Dijun Liu", "Weisheng Zhao"]}]}, {"DBLP title": "A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection.", "DBLP authors": ["Duy Thanh Nguyen", "Tuan Nghia Nguyen", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2905242", "OA papers": [{"PaperId": "https://openalex.org/W2935524202", "PaperTitle": "A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection", "Year": 2019, "CitationCount": 179, "EstimatedCitation": 179, "Affiliations": {"Seoul National University": 3.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Duy T. Nguyen", "Tuan V. Nguyen", "Hyun Jung Kim", "Hyuk-Jae Lee"]}]}, {"DBLP title": "High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic.", "DBLP authors": ["Xiaocong Lian", "Zhenyu Liu", "Zhourui Song", "Jiwu Dai", "Wei Zhou", "Xiangyang Ji"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2913958", "OA papers": [{"PaperId": "https://openalex.org/W2946355854", "PaperTitle": "High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic", "Year": 2019, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Tsinghua University": 3.0, "Beijing University of Posts and Telecommunications": 1.0, "Northwestern Polytechnical University": 2.0}, "Authors": ["Xiaocong Lian", "Zhenyu Liu", "Zhourui Song", "Jiwu Dai", "Wei Zhou", "Xiangyang Ji"]}]}, {"DBLP title": "A Near-Threshold Spiking Neural Network Accelerator With a Body-Swapping-Based In Situ Error Detection and Correction Technique.", "DBLP authors": ["Seongjong Kim", "Joao Pedro Cerqueira", "Mingoo Seok"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2910792", "OA papers": [{"PaperId": "https://openalex.org/W2944830921", "PaperTitle": "A Near-Threshold Spiking Neural Network Accelerator With a Body-Swapping-Based $In \\,\\,Situ$ Error Detection and Correction Technique", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Seong-Jong Kim", "Joao P. Cerqueira", "Mingoo Seok"]}]}, {"DBLP title": "Powerline Communication for Enhanced Connectivity in Neuromorphic Systems.", "DBLP authors": ["Aayush Ankit", "Minsuk Koo", "Shreyas Sen", "Kaushik Roy"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2907096", "OA papers": [{"PaperId": "https://openalex.org/W2939239673", "PaperTitle": "Powerline Communication for Enhanced Connectivity in Neuromorphic Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Aayush Ankit", "Minsuk Koo", "Shreyas Sen", "Kaushik Roy"]}]}, {"DBLP title": "Providing Integrity in Real-Time Networks-on-Chip.", "DBLP authors": ["Eberle A. Rambo", "Yunsheng Shang", "Rolf Ernst"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2906471", "OA papers": [{"PaperId": "https://openalex.org/W2946582735", "PaperTitle": "Providing Integrity in Real-Time Networks-on-Chip", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Eberle A. Rambo", "Yunsheng Shang", "Rolf Ernst"]}]}, {"DBLP title": "Flip-Chip Routing With I/O Planning Considering Practical Pad Assignment Constraints.", "DBLP authors": ["Tao-Chun Yu", "An-Jie Shih", "Shao-Yun Fang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2911006", "OA papers": [{"PaperId": "https://openalex.org/W2945542637", "PaperTitle": "Flip-Chip Routing With I/O Planning Considering Practical Pad Assignment Constraints", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Tao-Chun Yu", "An-Jie Shih", "Shao-Yun Fang"]}]}, {"DBLP title": "Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization.", "DBLP authors": ["Kyeongrok Jo", "Seyong Ahn", "Jungho Do", "Taejoong Song", "Taewhan Kim", "Kyu-Myung Choi"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2910579", "OA papers": [{"PaperId": "https://openalex.org/W2944442872", "PaperTitle": "Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Seoul National University": 3.0, "Samsung (South Korea)": 3.0}, "Authors": ["Kyeongrok Jo", "Seyong Ahn", "Jungho Do", "Taejoong Song", "Taewhan Kim", "Kyu-Myung Choi"]}]}, {"DBLP title": "Through-Silicon Via-Based Capacitor and Its Application in LDO Regulator Design.", "DBLP authors": ["Libo Qian", "Kefang Qian", "Xitao He", "Zhufei Chu", "Yidie Ye", "Shi Ge", "Yinshui Xia"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2904200", "OA papers": [{"PaperId": "https://openalex.org/W2930442772", "PaperTitle": "Through-Silicon Via-Based Capacitor and Its Application in LDO Regulator Design", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ningbo University": 5.0, "China Jiliang University": 2.0}, "Authors": ["Libo Qian", "Kefang Qian", "He Xitao", "Zhufei Chu", "Yidie Ye", "Ge Shi", "Yinshui Xia"]}]}, {"DBLP title": "PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration.", "DBLP authors": ["Pedro Reviriego", "Anees Ullah", "Salvatore Pontarelli"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2903980", "OA papers": [{"PaperId": "https://openalex.org/W2929407385", "PaperTitle": "PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nebrija University": 1.0, "Sir Syed University of Engineering and Technology": 1.0, "Consorzio Nazionale Interuniversitario per le Telecomunicazioni": 1.0}, "Authors": ["Pedro Reviriego", "Anees Ullah", "Salvatore Pontarelli"]}]}, {"DBLP title": "A Novel NAND Flash Memory Architecture for Maximally Exploiting Plane-Level Parallelism.", "DBLP authors": ["Myeongjin Kim", "Wontaeck Jung", "Hyukjun Lee", "Eui-Young Chung"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2905626", "OA papers": [{"PaperId": "https://openalex.org/W2963104961", "PaperTitle": "A Novel NAND Flash Memory Architecture for Maximally Exploiting Plane-Level Parallelism", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yonsei University": 2.0, "Samsung (South Korea)": 1.0, "Sogang University": 1.0}, "Authors": ["Do Young Kim", "Won-Taeck Jung", "Hyuk-Jun Lee", "Eui-Young Chung"]}]}, {"DBLP title": "Efficient Decompression of Binary Encoded Balanced Ternary Sequences.", "DBLP authors": ["Olivier Muller", "Adrien Prost-Boucle", "Alban Bourge", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2906678", "OA papers": [{"PaperId": "https://openalex.org/W2949730701", "PaperTitle": "Efficient Decompression of Binary Encoded Balanced Ternary Sequences", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Grenoble Institute of Technology": 2.0, "ProbaYes (France)": 1.0, "TIMA, University of Grenoble Alpes, Grenoble, France": 1.0}, "Authors": ["Olivier Muller", "Adrien Prost-Boucle", "Alban Bourge", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "A Test Chip for Characterization of the Series Association of MOSFETs.", "DBLP authors": ["Rafael Sanchotene Silva", "Lucas Pereira Luiz", "M\u00e1rcio Cherem Schneider", "Carlos Galup-Montoro"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2908338", "OA papers": [{"PaperId": "https://openalex.org/W2940222991", "PaperTitle": "A Test Chip for Characterization of the Series Association of MOSFETs", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universidade Federal de Santa Catarina": 3.0}, "Authors": ["Edvani C. Muniz", "Lucas Lima Luiz", "M\u00e1rcio Cherem Schneider"]}]}, {"DBLP title": "Test-Friendly Data-Selectable Self-Gating (DSSG).", "DBLP authors": ["Jihye Kim", "Sangjun Lee", "Sungho Kang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2916637", "OA papers": [{"PaperId": "https://openalex.org/W2948345470", "PaperTitle": "Test-Friendly Data-Selectable Self-Gating (DSSG)", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Jihye Kim", "Sang-Jun Lee", "Sungho Kang"]}]}, {"DBLP title": "Analysis of Bitwise and Samplewise Switched Passive Charge Sharing SAR ADCs.", "DBLP authors": ["C.-J. Richard Shi", "Aili Wang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2909671", "OA papers": [{"PaperId": "https://openalex.org/W2946588248", "PaperTitle": "Analysis of Bitwise and Samplewise Switched Passive Charge Sharing SAR ADCs", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Washington": 2.0}, "Authors": ["C.-J. Richard Shi", "Aili Wang"]}]}, {"DBLP title": "A Linearity-Enhanced 10-Bit 160-MS/s SAR ADC With Low-Noise Comparator Technique.", "DBLP authors": ["Daiguo Xu", "Hequan Jiang", "Lei Qiu", "Xiaoquan Yu", "Jianan Wang", "Zhengping Zhang", "Can Zhu", "Shiliu Xu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912504", "OA papers": [{"PaperId": "https://openalex.org/W2945153161", "PaperTitle": "A Linearity-Enhanced 10-Bit 160-MS/s SAR ADC With Low-Noise Comparator Technique", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China": 6.0, "Tongji University": 1.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Xu Daiguo", "Jiang Hequan", "Shenfang Yuan", "Xiaoquan Yu", "Jian-an Wang", "Zhengping Zhang", "Can Zhu", "Shiliu Xu"]}]}, {"DBLP title": "A 43.6-dB SNDR 1-GS/s 3.2-mW SAR ADC With Background-Calibrated Fine and Coarse Comparators in 28-nm CMOS.", "DBLP authors": ["Guanhua Wang", "Kexu Sun", "Qing Zhang", "Salam Elahmadi", "Ping Gui"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912887", "OA papers": [{"PaperId": "https://openalex.org/W2944515859", "PaperTitle": "A 43.6-dB SNDR 1-GS/s 3.2-mW SAR ADC With Background-Calibrated Fine and Coarse Comparators in 28-nm CMOS", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Southern Methodist University": 3.0, "[Menara Networks\u2013An IPG Photonics Company, Dallas, TX, USA]": 2.0}, "Authors": ["Guanhua Wang", "Kexu Sun", "Qinghua Zhang", "Salam Elahmadi", "Ping Gui"]}]}, {"DBLP title": "Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs.", "DBLP authors": ["Congyi Zhu", "Renrong Liang", "Jun Lin", "Zhongfeng Wang", "Li Li"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912421", "OA papers": [{"PaperId": "https://openalex.org/W2944233208", "PaperTitle": "Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanjing University": 4.0, "Tsinghua University": 1.0}, "Authors": ["Congyi Zhu", "Renrong Liang", "Jun Lin", "Zhongfeng Wang", "Li Li"]}]}, {"DBLP title": "432 nW per Channel 130 nV/rtHz ECG Acquisition Front End With Multifrequency Chopping.", "DBLP authors": ["Prathamesh Khatavkar", "Sankaran Aniruddhan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2910202", "OA papers": [{"PaperId": "https://openalex.org/W2942564193", "PaperTitle": "432 nW per Channel 130 nV/rtHz ECG Acquisition Front End With Multifrequency Chopping", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Prathamesh Khatavkar", "Sankaran Aniruddhan"]}]}, {"DBLP title": "Interpage-Based Endurance-Enhancing Lower State Encoding for MLC and TLC Flash Memory Storages.", "DBLP authors": ["Wonyoung Lee", "Mincheol Kang", "Seokin Hong", "Soontae Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912228", "OA papers": [{"PaperId": "https://openalex.org/W2945976347", "PaperTitle": "Interpage-Based Endurance-Enhancing Lower State Encoding for MLC and TLC Flash Memory Storages", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Kyungpook National University": 1.0}, "Authors": ["Won Young Lee", "Min-Cheol Kang", "Seok-In Hong", "Soontae Kim"]}]}, {"DBLP title": "DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System.", "DBLP authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Yufei Ding", "Weisheng Zhao", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2912941", "OA papers": [{"PaperId": "https://openalex.org/W2944431751", "PaperTitle": "DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Beihang University": 4.0, "University of California, Santa Barbara": 3.0}, "Authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Yufei Ding", "Weisheng Zhao", "Yuan Xie"]}]}, {"DBLP title": "mwJFS: A Multiwrite-Mode Journaling File System for MLC NVRAM Storages.", "DBLP authors": ["Shuo-Han Chen", "Yuan-Hao Chang", "Yu-Ming Chang", "Wei-Kuan Shih"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2919907", "OA papers": [{"PaperId": "https://openalex.org/W2955033349", "PaperTitle": "mwJFS: A Multiwrite-Mode Journaling File System for MLC NVRAM Storages", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Information Science, Academia Sinica": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Shuo-Han Chen", "Yuan-Hao Chang", "Wei-Kuan Shih"]}]}, {"DBLP title": "A Domain-Specific Processor Microarchitecture for Energy-Efficient, Dynamic IoT Communication.", "DBLP authors": ["Shahzad Muzaffar", "Ibrahim M. Elfadel"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2911393", "OA papers": [{"PaperId": "https://openalex.org/W2944429816", "PaperTitle": "A Domain-Specific Processor Microarchitecture for Energy-Efficient, Dynamic IoT Communication", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Khalifa University of Science and Technology": 2.0}, "Authors": ["Shahzad Muzaffar", "Ibrahim M. Elfadel"]}]}, {"DBLP title": "28-GHz CMOS VCO With Capacitive Splitting and Transformer Feedback Techniques for 5G Communication.", "DBLP authors": ["Yupeng Fu", "Lianming Li", "Dongming Wang", "Xuan Wang", "Long He"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2914481", "OA papers": [{"PaperId": "https://openalex.org/W2946033997", "PaperTitle": "28-GHz CMOS VCO With Capacitive Splitting and Transformer Feedback Techniques for 5G Communication", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Purple Mountain Laboratories": 5.0}, "Authors": ["Yupeng Fu", "Lianming Li", "Dongming Wang", "Xuan Wang", "Long He"]}]}, {"DBLP title": "Extended Transparent-Scan.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2916497", "OA papers": [{"PaperId": "https://openalex.org/W2948989556", "PaperTitle": "Extended Transparent-Scan", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction.", "DBLP authors": ["Cheng-Hung Wu", "Kuen-Jong Lee", "Sudhakar M. Reddy"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2919233", "OA papers": [{"PaperId": "https://openalex.org/W2952274626", "PaperTitle": "An Efficient Diagnosis-Aware ATPG Procedure to Enhance Diagnosis Resolution and Test Compaction", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Cheng-Hung Wu", "Kuen-Jong Lee", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Novel Bit-Parallel and Digit-Serial Systolic Finite Field Multipliers Over $GF(2^m)$ Based on Reordered Normal Basis.", "DBLP authors": ["Jiafeng Xie", "Chiou-Yng Lee", "Pramod Kumar Meher", "Zhi-Hong Mao"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2918836", "OA papers": [{"PaperId": "https://openalex.org/W2951828220", "PaperTitle": "Novel Bit-Parallel and Digit-Serial Systolic Finite Field Multipliers Over $GF(2^m)$ Based on Reordered Normal Basis", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Villanova University": 1.0, "Lunghwa University of Science and Technology": 1.0, "Nanyang Technological University": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Jiafeng Xie", "Chiou-Yng Lee", "Pramod Kumar Meher", "Zhi-Hong Mao"]}]}, {"DBLP title": "Self-Timed Adaptive Digit-Serial Addition.", "DBLP authors": ["Ned Bingham", "Rajit Manohar"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2918441", "OA papers": [{"PaperId": "https://openalex.org/W2952713769", "PaperTitle": "Self-Timed Adaptive Digit-Serial Addition", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yale University": 2.0}, "Authors": ["Ned Bingham", "Rajit Manohar"]}]}, {"DBLP title": "Efficient Modular Adder Designs Based on Thermometer and One-Hot Coding.", "DBLP authors": ["Fereshteh Jafarzadehpour", "Amir Sabbagh Molahosseini", "Azadeh Alsadat Emrani Zarandi", "Leonel Sousa"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2919609", "OA papers": [{"PaperId": "https://openalex.org/W2954534233", "PaperTitle": "Efficient Modular Adder Designs Based on Thermometer and One-Hot Coding", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Islamic Azad University Kerman": 2.0, "Shahid Bahonar University of Kerman": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 0.5, "University of Lisbon": 0.5}, "Authors": ["Fereshteh Jafarzadehpour", "Amir Sabbagh Molahosseini", "Azadeh Alsadat Emrani Zarandi", "Leonel Sousa"]}]}, {"DBLP title": "Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base.", "DBLP authors": ["Yuanyong Luo", "Yuxuan Wang", "Yajun Ha", "Zhongfeng Wang", "Siyuan Chen", "Hongbing Pan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2919557", "OA papers": [{"PaperId": "https://openalex.org/W2950967672", "PaperTitle": "Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Nanjing University": 4.0, "ShanghaiTech University": 1.0, "Duke University": 1.0}, "Authors": ["Yuanyong Luo", "Yuxuan Wang", "Yajun Ha", "Zhongfeng Wang", "Siyuan Chen", "Hongbing Pan"]}]}, {"DBLP title": "A Physics-Based Variability-Aware Methodology to Estimate Critical Charge for Near-Threshold Voltage Latches.", "DBLP authors": ["Chaudhry Indra Kumar", "Ishant Bhatia", "Arvind Kumar Sharma", "Deep Sehgal", "H. S. Jatana", "Anand Bulusu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2910825", "OA papers": [{"PaperId": "https://openalex.org/W2944065234", "PaperTitle": "A Physics-Based Variability-Aware Methodology to Estimate Critical Charge for Near-Threshold Voltage Latches", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Roorkee": 4.0, "Chandigarh University": 2.0}, "Authors": ["Chaudhry Indra Kumar", "Ishant Bhatia", "Arvind Sharma", "Deep Sehgal", "H. S. Jatana", "Bulusu Anand"]}]}, {"DBLP title": "Modeling and Detectability of Full Open Gate Defects in FinFET Technology.", "DBLP authors": ["Freddy Forero", "Hector Villacorta", "Michel Renovell", "V\u00edctor H. Champac"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2918768", "OA papers": [{"PaperId": "https://openalex.org/W2953814537", "PaperTitle": "Modeling and Detectability of Full Open Gate Defects in FinFET Technology", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 2.0, "Panamerican University": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Freddy Forero", "Hector Villacorta", "Michel Renovell", "Victor Champac"]}]}, {"DBLP title": "Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects.", "DBLP authors": ["Khushboo Rani", "Hemangee K. Kapoor"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2922471", "OA papers": [{"PaperId": "https://openalex.org/W2959607135", "PaperTitle": "Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Khushboo Rani", "Hemangee K. Kapoor"]}]}, {"DBLP title": "Impact of Selector Devices in Analog RRAM-Based Crossbar Arrays for Inference and Training of Neuromorphic System.", "DBLP authors": ["Jiyong Woo", "Shimeng Yu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2917764", "OA papers": [{"PaperId": "https://openalex.org/W2952315208", "PaperTitle": "Impact of Selector Devices in Analog RRAM-Based Crossbar Arrays for Inference and Training of Neuromorphic System", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jiyong Woo", "Shimeng Yu"]}]}, {"DBLP title": "An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing.", "DBLP authors": ["Yidong Liu", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2920152", "OA papers": [{"PaperId": "https://openalex.org/W2955242165", "PaperTitle": "An Energy-Efficient and Noise-Tolerant Recurrent Neural Network Using Stochastic Computing", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Alberta": 2.0, "Institute of Microelectronics": 0.5, "Tsinghua University": 0.5, "Northeastern University": 1.0}, "Authors": ["Yidong Liu", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"]}]}, {"DBLP title": "Analysis and Verification of Jitter in Bang-Bang Clock and Data Recovery Circuit With a Second-Order Loop Filter.", "DBLP authors": ["Xinyi Ge", "Yong Chen", "Xiaoteng Zhao", "Pui-In Mak", "Rui Paulo Martins"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2915769", "OA papers": [{"PaperId": "https://openalex.org/W2976485624", "PaperTitle": "Analysis and Verification of Jitter in Bang-Bang Clock and Data Recovery Circuit With a Second-Order Loop Filter", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China": 3.0, "Macau University of Science and Technology": 2.0}, "Authors": ["Xinyi Ge", "Yong Chen", "Xiaoteng Zhao", "Pui-In Mak", "Rui P. Martins"]}]}, {"DBLP title": "A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications.", "DBLP authors": ["Seong-Jin Yun", "Jiseong Lee", "Yun Chan Im", "Yong Sin Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2920910", "OA papers": [{"PaperId": "https://openalex.org/W2954892096", "PaperTitle": "A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea University": 4.0}, "Authors": ["Seongjin Yun", "Jiseong Lee", "Yun Chan Im", "Yong Jin Kim"]}]}, {"DBLP title": "Pseudo-Three-Stage Miller Op-Amp With Enhanced Small-Signal and Large-Signal Performance.", "DBLP authors": ["Anindita Paul", "Jaime Ram\u00edrez-Angulo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Jos\u00e9 Miguel Rocha-P\u00e9rez"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2918235", "OA papers": [{"PaperId": "https://openalex.org/W2949920751", "PaperTitle": "Pseudo-Three-Stage Miller Op-Amp With Enhanced Small-Signal and Large-Signal Performance", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"New Mexico State University": 2.0, "Universidad Publica de Navarra": 0.5, "University of Navarra": 0.5, "University of Seville": 1.0, "National Institute of Astrophysics, Optics and Electronics": 1.0}, "Authors": ["Anindita Paul", "Jaime Ramirez-Angulo", "Antonio J. Lopez-Martin", "Ramon G. Carvajal", "Jose Miguel Rocha-Perez"]}]}, {"DBLP title": "A 24-GHz DCO With High-Amplitude Stabilization and Enhanced Startup Time for Automotive Radar.", "DBLP authors": ["Iman Y. Taha", "Mitra Mirhassani"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2924018", "OA papers": [{"PaperId": "https://openalex.org/W2957414056", "PaperTitle": "A 24-GHz DCO With High-Amplitude Stabilization and Enhanced Startup Time for Automotive Radar", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Iman Taha", "Mitra Mirhassani"]}]}, {"DBLP title": "The Costs of Confidentiality in Virtualized FPGAs.", "DBLP authors": ["Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2919644", "OA papers": [{"PaperId": "https://openalex.org/W2965536425", "PaperTitle": "The Costs of Confidentiality in Virtualized FPGAs", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Sadegh Yazdanshenas", "Vaughn Betz"]}]}, {"DBLP title": "Resource Efficient Metering Scheme for Protecting SoC FPGA Device and IPs in IoT Applications.", "DBLP authors": ["Kokila Jagadeesh", "N. Ramasubramanian", "Nagi Naganathan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2926788", "OA papers": [{"PaperId": "https://openalex.org/W2966452659", "PaperTitle": "Resource Efficient Metering Scheme for Protecting SoC FPGA Device and IPs in IoT Applications", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Institute of Technology Tiruchirappalli": 2.0, "Broadcom (United States)": 1.0}, "Authors": ["J. Kokila", "N. Ramasubramanian", "Nagi G. Naganathan"]}]}, {"DBLP title": "Application-Dependent Testing of FPGA Interconnect Network.", "DBLP authors": ["Shukla Banik", "Suchismita Roy", "Bibhash Sen"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925932", "OA papers": [{"PaperId": "https://openalex.org/W2962740138", "PaperTitle": "Application-Dependent Testing of FPGA Interconnect Network", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Institute of Technology Durgapur": 3.0}, "Authors": ["Shukla Banik", "Suchismita Roy", "Bibhash Sen"]}]}, {"DBLP title": "Single-Inductor-Multiple-Tier Regulation: TSV-Inductor-Based On-Chip Buck Converters for 3-D IC Power Delivery.", "DBLP authors": ["Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2919606", "OA papers": [{"PaperId": "https://openalex.org/W2954116083", "PaperTitle": "Single-Inductor\u2013Multiple-Tier Regulation: TSV-Inductor-Based On-Chip Buck Converters for 3-D IC Power Delivery", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Notre Dame": 2.0, "Zhejiang University": 1.0}, "Authors": ["Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"]}]}, {"DBLP title": "Coding-Based Low-Power Through-Silicon-Via Redundancy Schemes for Heterogeneous 3-D SoCs.", "DBLP authors": ["Lennart Bamberg", "Alberto Garc\u00eda Ortiz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2923633", "OA papers": [{"PaperId": "https://openalex.org/W2966550591", "PaperTitle": "Coding-Based Low-Power Through-Silicon-Via Redundancy Schemes for Heterogeneous 3-D SoCs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Lennart Bamberg", "Alberto Garcia-Ortiz"]}]}, {"DBLP title": "Framework for Fast Memory Authentication Using Dynamically Skewed Integrity Tree.", "DBLP authors": ["Saru Vig", "Rohan Juneja", "Guiyuan Jiang", "Siew-Kei Lam", "Changhai Ou"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2923004", "OA papers": [{"PaperId": "https://openalex.org/W2955786073", "PaperTitle": "Framework for Fast Memory Authentication Using Dynamically Skewed Integrity Tree", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nanyang Technological University": 4.0, "[Qualcomm, Bangalore, India]": 1.0}, "Authors": ["Saru Vig", "Rohan Juneja", "Guiyuan Jiang", "Siew-Kei Lam", "Changhai Ou"]}]}, {"DBLP title": "A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations.", "DBLP authors": ["Yajuan He", "Jiubai Zhang", "Xiaoqing Wu", "Xin Si", "Shaowei Zhen", "Bo Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2919104", "OA papers": [{"PaperId": "https://openalex.org/W2951246649", "PaperTitle": "A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations", "Year": 2019, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Electronic Science and Technology of China": 6.0}, "Authors": ["Yajuan He", "Zhang Jiubai", "Xiaoqing Wu", "Xin Si", "Shaowei Zhen", "Bo Zhang"]}]}, {"DBLP title": "An Error Location and Correction Method for Memory Based on Data Similarity Analysis.", "DBLP authors": ["Cuiping Shao", "Huiyun Li", "Jiayan Fang", "Qihua Deng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2920755", "OA papers": [{"PaperId": "https://openalex.org/W2964791680", "PaperTitle": "An Error Location and Correction Method for Memory Based on Data Similarity Analysis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shenzhen Institutes of Advanced Technology": 4.0}, "Authors": ["Cuiping Shao", "Huiyun Li", "Fang Jiayan", "Qihua Deng"]}]}, {"DBLP title": "Dynamic Built-In Redundancy Analysis for Memory Repair.", "DBLP authors": ["Hayoung Lee", "Donghyun Han", "Seungtaek Lee", "Sungho Kang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2920999", "OA papers": [{"PaperId": "https://openalex.org/W2954055522", "PaperTitle": "Dynamic Built-In Redundancy Analysis for Memory Repair", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Hayoung Lee", "Donghyun Han", "Seung Taek Lee", "Sungho Kang"]}]}, {"DBLP title": "A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement.", "DBLP authors": ["Fazal Hameed", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2918385", "OA papers": [{"PaperId": "https://openalex.org/W2951911020", "PaperTitle": "A Novel Hybrid DRAM/STT-RAM Last-Level-Cache Architecture for Performance, Energy, and Endurance Enhancement", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Dresden": 2.0}, "Authors": ["Fazal Hameed", "Jeronimo Castrillon"]}]}, {"DBLP title": "Unaligned Burst-Aware Memory Subsystem.", "DBLP authors": ["Wooyoung Jang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2922621", "OA papers": [{"PaperId": "https://openalex.org/W2955200957", "PaperTitle": "Unaligned Burst-Aware Memory Subsystem", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dankook University": 1.0}, "Authors": ["Wooyoung Jang"]}]}, {"DBLP title": "Infection-Based Dead Page Prediction in Hybrid Memory Architecture.", "DBLP authors": ["Ing-Chao Lin", "Da-Wei Chang", "Chen-Tai Kao", "Sheng-Xuan Lin"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2922660", "OA papers": [{"PaperId": "https://openalex.org/W2957233609", "PaperTitle": "Infection-Based Dead Page Prediction in Hybrid Memory Architecture", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Ing-Chao Lin", "Da-Wei Chang", "Chen-Tai Kao", "Xiaobin Hu"]}]}, {"DBLP title": "Sensing Margin Enhancement Technique Utilizing Boosted Reference Voltage for Low-Voltage and High-Density DRAM.", "DBLP authors": ["Suk Min Kim", "Byungkyu Song", "Seong-Ook Jung"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2920630", "OA papers": [{"PaperId": "https://openalex.org/W2955838247", "PaperTitle": "Sensing Margin Enhancement Technique Utilizing Boosted Reference Voltage for Low-Voltage and High-Density DRAM", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Suk Kim", "Byungkyu Song", "Seong-Ook Jung"]}]}, {"DBLP title": "Efficient Compression-Based Line Buffer Design for Image/Video Processing Circuits.", "DBLP authors": ["Hang Wang", "Tiancheng Wang", "Longjun Liu", "Hongbin Sun", "Nanning Zheng"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2921249", "OA papers": [{"PaperId": "https://openalex.org/W2954785594", "PaperTitle": "Efficient Compression-Based Line Buffer Design for Image/Video Processing Circuits", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Xi'an Jiaotong University": 5.0}, "Authors": ["Hang Wang", "Tiancheng Wang", "Longjun Liu", "Hongbin Sun", "Nanning Zheng"]}]}, {"DBLP title": "Incremental Timing-Driven Placement With Approximated Signoff Wire Delay and Regression-Based Cell Delay.", "DBLP authors": ["Tai-Cheng Lee", "Yih-Lang Li"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2915254", "OA papers": [{"PaperId": "https://openalex.org/W2976181145", "PaperTitle": "Incremental Timing-Driven Placement With Approximated Signoff Wire Delay and Regression-Based Cell Delay", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Tai-Cheng Lee", "Yih-Lang Li"]}]}, {"DBLP title": "Model Order Reduction Method for Large-Scale RC Interconnect and Implementation of Adaptive Digital PI Controller.", "DBLP authors": ["Mohamed Kouki"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2922219", "OA papers": [{"PaperId": "https://openalex.org/W2964204790", "PaperTitle": "Model Order Reduction Method for Large-Scale $RC$ Interconnect and Implementation of Adaptive Digital PI Controller", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tunis University": 1.0}, "Authors": ["Kouki Mohamed"]}]}, {"DBLP title": "Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA.", "DBLP authors": ["Weiqiang Liu", "Sailong Fan", "Ayesha Khalid", "Ciara Rafferty", "M\u00e1ire O'Neill"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2922999", "OA papers": [{"PaperId": "https://openalex.org/W2953289753", "PaperTitle": "Optimized Schoolbook Polynomial Multiplication for Compact Lattice-Based Cryptography on FPGA", "Year": 2019, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 2.0, "Queen's University Belfast": 3.0}, "Authors": ["Weiqiang Liu", "Sailong Fan", "Ayesha Khalid", "Ciara Rafferty", "Maire O'Neill"]}]}, {"DBLP title": "74-dBc SFDR 71-MHz Four-Stage Pipeline ROM-Less DDFS Using Factorized Second-Order Parabolic Equations.", "DBLP authors": ["Chua-Chin Wang", "Pang-Yen Lou", "Tsung-Yi Tsai", "Hsiang-Yu Shih"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925574", "OA papers": [{"PaperId": "https://openalex.org/W2963777386", "PaperTitle": "74-dBc SFDR 71-MHz Four-Stage Pipeline ROM-Less DDFS Using Factorized Second-Order Parabolic Equations", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Chua-Chin Wang", "Pang-Yen Lou", "Tsung-Yi Tsai", "Hsiang-Yu Shih"]}]}, {"DBLP title": "An Asynchronous and Low-Power True Random Number Generator Using STT-MTJ.", "DBLP authors": ["Ben Perach", "Shahar Kvatinsky"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2927816", "OA papers": [{"PaperId": "https://openalex.org/W2967507173", "PaperTitle": "An Asynchronous and Low-Power True Random Number Generator Using STT-MTJ", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Ben Perach", "Shahar Kvatinsky"]}]}, {"DBLP title": "Low-Complexity Compressed-Sensing-Based Watermark Cryptosystem and Circuits Implementation for Wireless Sensor Networks.", "DBLP authors": ["Ting-Sheng Chen", "Kai-Ni Hou", "Win-Ken Beh", "An-Yeu Wu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2933722", "OA papers": [{"PaperId": "https://openalex.org/W2971211493", "PaperTitle": "Low-Complexity Compressed-Sensing-Based Watermark Cryptosystem and Circuits Implementation for Wireless Sensor Networks", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Ting-Sheng Chen", "Kai-Ni Hou", "Win-Ken Beh", "An-Yeu Wu"]}]}, {"DBLP title": "Design and Evaluation of a Printed Analog-Based Differential Physical Unclonable Function.", "DBLP authors": ["Lukas Zimmermann", "Alexander Scholz", "Mehdi Baradaran Tahoori", "Jasmin Aghassi-Hagmann", "Axel Sikora"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2924081", "OA papers": [{"PaperId": "https://openalex.org/W2960346095", "PaperTitle": "Design and Evaluation of a Printed Analog-Based Differential Physical Unclonable Function", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Offenburg University of Applied Sciences": 2.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Lukas Zimmermann", "Alexander Scholz", "Mehdi B. Tahoori", "Jasmin Aghassi-Hagmann", "Axel Sikora"]}]}, {"DBLP title": "A Spintronics Memory PUF for Resilience Against Cloning Counterfeit.", "DBLP authors": ["Samir Ben Dodo", "Rajendra Bishnoi", "Sarath Mohanachandran Nair", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2931481", "OA papers": [{"PaperId": "https://openalex.org/W2968826553", "PaperTitle": "A Spintronics Memory PUF for Resilience Against Cloning Counterfeit", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Samir Ben Dodo", "Rajendra Bishnoi", "Sarath Mohanachandran Nair", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Reversible Circuits: IC/IP Piracy Attacks and Countermeasures.", "DBLP authors": ["Samah Mohamed Saeed", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2934465", "OA papers": [{"PaperId": "https://openalex.org/W2972862298", "PaperTitle": "Reversible Circuits: IC/IP Piracy Attacks and Countermeasures", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"City University of New York": 0.5, "City College of New York": 0.5, "Johannes Kepler University of Linz": 2.0, "University of Bremen": 1.0, "New York University": 1.0}, "Authors": ["Samah Mohamed Saeed", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Ramesh Karri"]}]}, {"DBLP title": "Design for Test and Hardware Security Utilizing Retention Loss of Memristors.", "DBLP authors": ["Yanping Gong", "Fengyu Qian", "Lei Wang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2936573", "OA papers": [{"PaperId": "https://openalex.org/W2973749287", "PaperTitle": "Design for Test and Hardware Security Utilizing Retention Loss of Memristors", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Yanping Gong", "Fengyu Qian", "Lei Wang"]}]}, {"DBLP title": "Offset-Canceling Single-Ended Sensing Scheme With One-Bit-Line Precharge Architecture for Resistive Nonvolatile Memory in 65-nm CMOS.", "DBLP authors": ["Taehui Na", "Byungkyu Song", "Sara Choi", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925931", "OA papers": [{"PaperId": "https://openalex.org/W2963909880", "PaperTitle": "Offset-Canceling Single-Ended Sensing Scheme With One-Bit-Line Precharge Architecture for Resistive Nonvolatile Memory in 65-nm CMOS", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yonsei University": 4.0, "Qualcomm (United States)": 2.0}, "Authors": ["Taehui Na", "Byungkyu Song", "Sara Choi", "Jung Hyun Kim", "Seung Gul Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing.", "DBLP authors": ["Akhilesh Jaiswal", "Indranil Chakraborty", "Amogh Agrawal", "Kaushik Roy"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2929245", "OA papers": [{"PaperId": "https://openalex.org/W2966878541", "PaperTitle": "8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing", "Year": 2019, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Akhilesh Jaiswal", "Indranil Chakraborty", "Amogh Agrawal", "Kaushik Roy"]}]}, {"DBLP title": "A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs.", "DBLP authors": ["Xizhu Peng", "Jinfeng Guo", "Qingqing Bao", "Zeyu Li", "Haoyu Zhuang", "He Tang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2923704", "OA papers": [{"PaperId": "https://openalex.org/W2954473801", "PaperTitle": "A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Electronic Science and Technology of China": 6.0}, "Authors": ["Xizhu Peng", "Jinfeng Guo", "Qingqing Bao", "Zeyu Li", "Zhangming Zhu", "He Tang"]}]}, {"DBLP title": "Digital Amplifier: A Power-Efficient and Process-Scaling Amplifier for Switched Capacitor Circuits.", "DBLP authors": ["Kentaro Yoshioka", "Tomohiko Sugimoto", "Naoya Waki", "Sinnyoung Kim", "Daisuke Kurose", "Hirotomo Ishii", "Masanori Furuta", "Akihide Sai", "Hiroki Ishikuro", "Tetsuro Itakura"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2924686", "OA papers": [{"PaperId": "https://openalex.org/W2959812166", "PaperTitle": "Digital Amplifier: A Power-Efficient and Process-Scaling Amplifier for Switched Capacitor Circuits", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Toshiba (Japan)": 9.0, "Keio University": 1.0}, "Authors": ["Kentaro Yoshioka", "Tomohiko Sugimoto", "Naoya Waki", "SinNyoung Kim", "Daisuke Kurose", "Hirotomo Ishii", "Masanori Furuta", "Akihide Sai", "Hiroki Ishikuro", "Tetsuro Itakura"]}]}, {"DBLP title": "Padding of Multicycle Broadside and Skewed-Load Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2924319", "OA papers": [{"PaperId": "https://openalex.org/W2960297133", "PaperTitle": "Padding of Multicycle Broadside and Skewed-Load Tests", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Postbond Test of Through-Silicon Vias With Resistive Open Defects.", "DBLP authors": ["Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Daniel Arum\u00ed", "Joan Figueras"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925971", "OA papers": [{"PaperId": "https://openalex.org/W2963687654", "PaperTitle": "Postbond Test of Through-Silicon Vias With Resistive Open Defects", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Rosa Rodriguez-Montanes", "Daniel Arumi", "Joan Figueras"]}]}, {"DBLP title": "Efficient Successive Cancellation Stack Decoder for Polar Codes.", "DBLP authors": ["Wenqing Song", "Huayi Zhou", "Kai Niu", "Zaichen Zhang", "Li Li", "Xiaohu You", "Chuan Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925029", "OA papers": [{"PaperId": "https://openalex.org/W2962614104", "PaperTitle": "Efficient Successive Cancellation Stack Decoder for Polar Codes", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Wenqing Song", "Huayi Zhou", "Kai Niu", "Zaichen Zhang", "Li Li", "Xiaohu You", "Chuan Zhang"]}]}, {"DBLP title": "A CMOS Majority Logic Gate and its Application to One-Step ML Decodable Codes.", "DBLP authors": ["Jing Guo", "Shanshan Liu", "Lei Zhu", "Fabrizio Lombardi"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2924721", "OA papers": [{"PaperId": "https://openalex.org/W2957520949", "PaperTitle": "A CMOS Majority Logic Gate and its Application to One-Step ML Decodable Codes", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"North University of China": 1.0, "Northeastern University": 2.0, "Qiqihar University": 1.0}, "Authors": ["Jing Guo", "Shanshan Liu", "Lei Zhu", "Fabrizio Lombardi"]}]}, {"DBLP title": "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology.", "DBLP authors": ["Florian Zaruba", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2926114", "OA papers": [{"PaperId": "https://openalex.org/W2936567838", "PaperTitle": "The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology", "Year": 2019, "CitationCount": 120, "EstimatedCitation": 120, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Florian Zaruba", "Luca Benini"]}]}, {"DBLP title": "Power Management for Multicore Processors via Heterogeneous Voltage Regulation and Machine Learning Enabled Adaptation.", "DBLP authors": ["Xin Zhan", "Jianhao Chen", "Edgar S\u00e1nchez-Sinencio", "Peng Li"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2923911", "OA papers": [{"PaperId": "https://openalex.org/W2961245123", "PaperTitle": "Power Management for Multicore Processors via Heterogeneous Voltage Regulation and Machine Learning Enabled Adaptation", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Xin Zhan", "Jian-Hao Chen", "Edgar Sanchez-Sinencio", "Peng Li"]}]}, {"DBLP title": "R-Accelerator: An RRAM-Based CGRA Accelerator With Logic Contraction.", "DBLP authors": ["Zhengyu Chen", "Hai Zhou", "Jie Gu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925937", "OA papers": [{"PaperId": "https://openalex.org/W2965351898", "PaperTitle": "R-Accelerator: An RRAM-Based CGRA Accelerator With Logic Contraction", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Chen Zhengyu", "Hai Zhou", "Jie Gu"]}]}, {"DBLP title": "PXNOR-BNN: In/With Spin-Orbit Torque MRAM Preset-XNOR Operation-Based Binary Neural Networks.", "DBLP authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2926984", "OA papers": [{"PaperId": "https://openalex.org/W2963602484", "PaperTitle": "PXNOR-BNN: In/With Spin-Orbit Torque MRAM Preset-XNOR Operation-Based Binary Neural Networks", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Liang Chang", "Xin Ma", "Zhaohao Wang", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"]}]}, {"DBLP title": "SAADI-EC: A Quality-Configurable Approximate Divider for Energy Efficiency.", "DBLP authors": ["Jackson Melchert", "Setareh Behroozi", "Jingjie Li", "Younghyun Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2926083", "OA papers": [{"PaperId": "https://openalex.org/W2963649377", "PaperTitle": "SAADI-EC: A Quality-Configurable Approximate Divider for Energy Efficiency", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Wisconsin\u2013Madison": 4.0}, "Authors": ["Jackson Melchert", "Setareh Behroozi", "Jingjie Li", "Younghyun Kim"]}]}, {"DBLP title": "Multispectral Transmission Map Fusion Method and Architecture for Image Dehazing.", "DBLP authors": ["Rahul Kumar", "Brajesh Kumar Kaushik", "R. Balasubramanian"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2932033", "OA papers": [{"PaperId": "https://openalex.org/W2967523292", "PaperTitle": "Multispectral Transmission Map Fusion Method and Architecture for Image Dehazing", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Roorkee": 3.0}, "Authors": ["Rajesh Kumar", "Brajesh Kumar Kaushik", "Rajasekhar Balasubramanian"]}]}, {"DBLP title": "A PVT-Tolerant MDLL Using a Frequency Calibrator and a Voltage Monitor.", "DBLP authors": ["Yu-Kai Chiu", "Shen-Iuan Liu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925820", "OA papers": [{"PaperId": "https://openalex.org/W2963047992", "PaperTitle": "A PVT-Tolerant MDLL Using a Frequency Calibrator and a Voltage Monitor", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yu-Kai Chiu", "Shen-Iuan Liu"]}]}, {"DBLP title": "Hardware Trojan Detection Using Changepoint-Based Anomaly Detection Techniques.", "DBLP authors": ["Rana Elnaggar", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925807", "OA papers": [{"PaperId": "https://openalex.org/W2963506150", "PaperTitle": "Hardware Trojan Detection Using Changepoint-Based Anomaly Detection Techniques", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Duke University": 2.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Rana Elnaggar", "Krishnendu Chakrabarty", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Practical Approaches Toward Deep-Learning-Based Cross-Device Power Side-Channel Attack.", "DBLP authors": ["Anupam Golder", "Debayan Das", "Josef Danial", "Santosh Ghosh", "Shreyas Sen", "Arijit Raychowdhury"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2926324", "OA papers": [{"PaperId": "https://openalex.org/W2954035222", "PaperTitle": "Practical Approaches Toward Deep-Learning-Based Cross-Device Power Side-Channel Attack", "Year": 2019, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Georgia Institute of Technology": 2.0, "Purdue University West Lafayette": 3.0, "Intel (United States)": 1.0}, "Authors": ["Anupam Golder", "Debayan Das", "Josef Danial", "Santosh Ghosh", "Shreyas Sen", "Arijit Raychowdhury"]}]}, {"DBLP title": "Efficient On-Chip Randomness Testing Utilizing Machine Learning Techniques.", "DBLP authors": ["Vojtech Mrazek", "Luk\u00e1s Sekanina", "Roland Dobai", "Marek S\u00fds", "Petr Svenda"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2923848", "OA papers": [{"PaperId": "https://openalex.org/W2958246982", "PaperTitle": "Efficient On-Chip Randomness Testing Utilizing Machine Learning Techniques", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 3.0, "Masaryk University": 2.0}, "Authors": ["Vojtech Mrazek", "Lukas Sekanina", "Roland Dobai", "Marek Sys", "Petr \u0160venda"]}]}, {"DBLP title": "Memristor-Based Neuromorphic Hardware Improvement for Privacy-Preserving ANN.", "DBLP authors": ["Jingyan Fu", "Zhiheng Liao", "Jinhui Wang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2923722", "OA papers": [{"PaperId": "https://openalex.org/W2955898745", "PaperTitle": "Memristor-Based Neuromorphic Hardware Improvement for Privacy-Preserving ANN", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"North Dakota State University": 2.0, "University of South Alabama": 1.0}, "Authors": ["Jingyan Fu", "Zhiheng Liao", "Jin-Hui Wang"]}]}, {"DBLP title": "Toward Secure Microfluidic Fully Programmable Valve Array Biochips.", "DBLP authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Yong-Ak Song", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2924915", "OA papers": [{"PaperId": "https://openalex.org/W2961069053", "PaperTitle": "Toward Secure Microfluidic Fully Programmable Valve Array Biochips", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"New York University": 2.0, "New York University Abu Dhabi": 2.0, "Duke University": 1.0}, "Authors": ["Mohammed Shayan", "Sukanta Bhattacharjee", "Yong Sang Song", "Krishnendu Chakrabarty", "Ramesh Karri"]}]}, {"DBLP title": "Analysis of Security of Split Manufacturing Using Machine Learning.", "DBLP authors": ["Wei Zeng", "Boyu Zhang", "Azadeh Davoodi"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2929710", "OA papers": [{"PaperId": "https://openalex.org/W2965079170", "PaperTitle": "Analysis of Security of Split Manufacturing Using Machine Learning", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Wei Zeng", "Boyu Zhang", "Azadeh Davoodi"]}]}, {"DBLP title": "Securing a Wireless Network-on-Chip Against Jamming-Based Denial-of-Service and Eavesdropping Attacks.", "DBLP authors": ["Abhishek Vashist", "Andrew Keats", "Sai Manoj Pudukotai Dinakarrao", "Amlan Ganguly"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2928960", "OA papers": [{"PaperId": "https://openalex.org/W2971074067", "PaperTitle": "Securing a Wireless Network-on-Chip Against Jamming-Based Denial-of-Service and Eavesdropping Attacks", "Year": 2019, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Rochester Institute of Technology": 3.0, "George Mason University": 1.0}, "Authors": ["Abhishek Vashist", "Andrew Keats", "Sai Manoj Pudukotai Dinakarrao", "Amlan Ganguly"]}]}, {"DBLP title": "A Blockchain-Based Privacy-Preserving Authentication Scheme for VANETs.", "DBLP authors": ["Zhaojun Lu", "Qian Wang", "Gang Qu", "Haichun Zhang", "Zhenglin Liu"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2929420", "OA papers": [{"PaperId": "https://openalex.org/W2964635667", "PaperTitle": "A Blockchain-Based Privacy-Preserving Authentication Scheme for VANETs", "Year": 2019, "CitationCount": 100, "EstimatedCitation": 100, "Affiliations": {"University of Maryland, College Park": 3.0, "Huazhong University of Science and Technology": 2.0}, "Authors": ["Zhaojun Lu", "Qian Wang", "Gang Qu", "Haichun Zhang", "Zhenglin Liu"]}]}, {"DBLP title": "A Systematic Evaluation of Profiling Through Focused Feature Selection.", "DBLP authors": ["Stjepan Picek", "Annelie Heuser", "Alan Jovic", "Lejla Batina"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2937365", "OA papers": [{"PaperId": "https://openalex.org/W2972518368", "PaperTitle": "A Systematic Evaluation of Profiling Through Focused Feature Selection", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Delft University of Technology": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "University of Zagreb": 1.0, "Radboud University Nijmegen": 1.0}, "Authors": ["Stjepan Picek", "Annelie Heuser", "Alan Jovic", "Lejla Batina"]}]}, {"DBLP title": "High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture.", "DBLP authors": ["S. Kala", "Babita R. Jose", "Jimson Mathew", "Nalesh Sivanandan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2941250", "OA papers": [{"PaperId": "https://openalex.org/W2977634443", "PaperTitle": "High-Performance CNN Accelerator on FPGA Using Unified Winograd-GEMM Architecture", "Year": 2019, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Cochin University of Science and Technology": 3.0, "Indian Institute of Technology Patna": 1.0}, "Authors": ["S. Kala", "Babita R. Jose", "Jimson Mathew", "S. Nalesh"]}]}, {"DBLP title": "Power Efficiency of S-Boxes: From a Machine-Learning-Based Tool to a Deterministic Model.", "DBLP authors": ["Rajat Sadhukhan", "Nilanjan Datta", "Debdeep Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2925421", "OA papers": [{"PaperId": "https://openalex.org/W2964415545", "PaperTitle": "Power Efficiency of S-Boxes: From a Machine-Learning-Based Tool to a Deterministic Model", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Rajat Sadhukhan", "Nilanjan Datta", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "Dynamic Resource Management of Heterogeneous Mobile Platforms via Imitation Learning.", "DBLP authors": ["Sumit K. Mandal", "Ganapati Bhat", "Chetan Arvind Patil", "Janardhan Rao Doppa", "Partha Pratim Pande", "\u00dcmit Y. Ogras"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2926106", "OA papers": [{"PaperId": "https://openalex.org/W2964578286", "PaperTitle": "Dynamic Resource Management of Heterogeneous Mobile Platforms via Imitation Learning", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Arizona State University": 3.5, "Decision Systems (United States)": 0.5, "Washington State University": 2.0}, "Authors": ["Sumit Mandal", "Ganapati Bhat", "Chetan A. Patil", "Janardhan Rao Doppa", "Partha Pratim Pande", "Umit Y. Ogras"]}]}, {"DBLP title": "Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances.", "DBLP authors": ["Yuhua Liang", "Zhangming Zhu", "Xueqing Li", "Sumeet Kumar Gupta", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2932268", "OA papers": [{"PaperId": "https://openalex.org/W2973051097", "PaperTitle": "Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Xidian University": 2.0, "Tsinghua University": 1.0, "Pennsylvania State University": 2.0, "University of Notre Dame": 1.0}, "Authors": ["Yuhua (Jake) Liang", "Zhangming Zhu", "Xueqing Li", "Sumeet Gupta", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "A Dual-Output Step-Down Switched-Capacitor Voltage Regulator With a Flying Capacitor Crossing Technique for Enhanced Power Efficiency.", "DBLP authors": ["Wookpyo Hong", "Bai Nguyen", "Zhiyuan Zhou", "Nghia Tang", "Jong-Hoon Kim", "Partha Pratim Pande", "Deukhyoun Heo"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2930892", "OA papers": [{"PaperId": "https://openalex.org/W2967441842", "PaperTitle": "A Dual-Output Step-Down Switched-Capacitor Voltage Regulator With a Flying Capacitor Crossing Technique for Enhanced Power Efficiency", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Washington State University": 6.0, "Korea Food Research Institute": 1.0}, "Authors": ["Wookpyo Hong", "Bai Nguyen", "Zhiyuan Zhou", "Nghia Tang", "Joungho Kim", "Partha Pratim Pande", "Deukhyoun Heo"]}]}, {"DBLP title": "Golden-Chip-Free Hardware Trojan Detection Through Quiescent Thermal Maps.", "DBLP authors": ["Yongkang Tang", "Shaoqing Li", "Liang Fang", "Xiao Hu", "Jihua Chen"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2933441", "OA papers": [{"PaperId": "https://openalex.org/W2969756042", "PaperTitle": "Golden-Chip-Free Hardware Trojan Detection Through Quiescent Thermal Maps", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Yongkang Tang", "Shaoqing Li", "Liang Fang", "Xiao Hu", "Jihua Chen"]}]}, {"DBLP title": "System-Level Counterfeit Detection Using On-Chip Ring Oscillator Array.", "DBLP authors": ["Xiaoxiao Wang", "Yueying Han", "Mark M. Tehranipoor"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2930532", "OA papers": [{"PaperId": "https://openalex.org/W2977298796", "PaperTitle": "System-Level Counterfeit Detection Using On-Chip Ring Oscillator Array", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Beihang University": 2.0, "University of Florida": 1.0}, "Authors": ["Xiaoxiao Wang", "Yueying Han", "Mark Tehranipoor"]}]}, {"DBLP title": "Recycled FPGA Detection Using Exhaustive LUT Path Delay Characterization and Voltage Scaling.", "DBLP authors": ["Md. Mahbub Alam", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2933278", "OA papers": [{"PaperId": "https://openalex.org/W2969597218", "PaperTitle": "Recycled FPGA Detection Using Exhaustive LUT Path Delay Characterization and Voltage Scaling", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Md. Mahbub Alam", "Mark Tehranipoor", "Domenic Forte"]}]}, {"DBLP title": "Formal Modeling and Verification of PCHB Asynchronous Circuits.", "DBLP authors": ["Ashiq A. Sakib", "Scott C. Smith", "Sudarshan K. Srinivasan"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2937087", "OA papers": [{"PaperId": "https://openalex.org/W2973076780", "PaperTitle": "Formal Modeling and Verification of PCHB Asynchronous Circuits", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Florida Polytechnic University": 1.0, "Texas A&M University \u2013 Kingsville": 1.0, "North Dakota State University": 1.0}, "Authors": ["Ashiq A. Sakib", "Scott T Smith", "Sudarshan K. Srinivasan"]}]}, {"DBLP title": "Performing Stochastic Computation Deterministically.", "DBLP authors": ["M. Hassan Najafi", "Devon Jenson", "David J. Lilja", "Marc D. Riedel"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2929354", "OA papers": [{"PaperId": "https://openalex.org/W2967456992", "PaperTitle": "Performing Stochastic Computation Deterministically", "Year": 2019, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Louisiana at Lafayette": 1.0, "Twin Cities Orthopedics": 1.5, "University of Minnesota": 1.5}, "Authors": ["M. Hassan Najafi", "Devon Jenson", "David J. Lilja", "Marc D. Riedel"]}]}, {"DBLP title": "A 3.89-GOPS/mW Scalable Recurrent Neural Network Processor With Improved Efficiency on Memory and Computation.", "DBLP authors": ["Jiaquan Wu", "Feiteng Li", "Zhijian Chen", "Xiaoyan Xiang"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2927375", "OA papers": [{"PaperId": "https://openalex.org/W2963300701", "PaperTitle": "A 3.89-GOPS/mW Scalable Recurrent Neural Network Processor With Improved Efficiency on Memory and Computation", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 1.5, "Zhejiang University": 1.5, "Fudan University": 1.0}, "Authors": ["Jiaquan Wu", "Feiteng Li", "Zhijian J. Chen", "Xiaoyan Xiang"]}]}, {"DBLP title": "A Fully Digital Semirotational Frequency Detection Algorithm for Bang-Bang CDRs.", "DBLP authors": ["Soon-Won Kwon", "Hyeon-Min Bae"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2940438", "OA papers": [{"PaperId": "https://openalex.org/W2976912469", "PaperTitle": "A Fully Digital Semirotational Frequency Detection Algorithm for Bang\u2013Bang CDRs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Soon-Won Kwon", "Hyeon-Min Bae"]}]}, {"DBLP title": "A Low-Power Sensitive Integrated Sensor System for Thermal Flow Monitoring.", "DBLP authors": ["Ruikuan Lu", "A. K. M. Arifuzzman", "Md. Kamal Hossain", "Steven D. Gardner", "Sazia A. Eliza", "J. Iwan D. Alexander", "Yehia Massoud", "Mohammad Rafiqul Haider"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2935790", "OA papers": [{"PaperId": "https://openalex.org/W2972972758", "PaperTitle": "A Low-Power Sensitive Integrated Sensor System for Thermal Flow Monitoring", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Alabama at Birmingham": 6.0, "Georgia Institute of Technology": 1.0, "Stevens Institute of Technology": 1.0}, "Authors": ["Ruikuan Lu", "A. K. M. Arifuzzman", "Kamal Hossain", "Steven D. Gardner", "S.A. Eliza", "J. Iwan D. Alexander", "Yehia Massoud", "Mohammad Rafiqul Haider"]}]}, {"DBLP title": "A Reliability-Oriented Startup Analysis of Injection-Locked Frequency Divider Based on Broken Symmetry Theory.", "DBLP authors": ["Yun Fang", "Zhong Tang", "Xiao-Peng Yu", "Zheng Shi", "Kiat Seng Yeo"], "year": 2019, "doi": "https://doi.org/10.1109/TVLSI.2019.2932759", "OA papers": [{"PaperId": "https://openalex.org/W2968293626", "PaperTitle": "A Reliability-Oriented Startup Analysis of Injection-Locked Frequency Divider Based on Broken Symmetry Theory", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Zhejiang Province Institute of Architectural Design and Research": 2.0, "Zhejiang University": 2.0, "Singapore University of Technology and Design": 1.0}, "Authors": ["Yun Fang", "Zhong Tang", "Xiaopeng Yu", "Zheng Shi", "Kiat Seng Yeo"]}]}]