Metric,Value
design__instance__count, 306
design__instance_unmapped__count, 0
synthesis__check_error__count, 0
clock__max_slew_violation__count__corner:nom_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80, 103
design__max_cap_violation__count__corner:nom_tt_025C_1v80, 0
clock__skew__worst_hold__corner:nom_tt_025C_1v80, 0.033192
clock__skew__worst_setup__corner:nom_tt_025C_1v80, 0.033192
timing__hold__ws__corner:nom_tt_025C_1v80, 0.280836
timing__setup__ws__corner:nom_tt_025C_1v80, 4.947449
timing__hold__tns__corner:nom_tt_025C_1v80, 0.0
timing__setup__tns__corner:nom_tt_025C_1v80, 0.0
timing__hold__wns__corner:nom_tt_025C_1v80, 0.0
timing__setup__wns__corner:nom_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80, 0
clock__max_slew_violation__count, 6
design__max_fanout_violation__count, 927
design__max_cap_violation__count, 0
clock__skew__worst_hold, 0.019094
clock__skew__worst_setup, 0.019094
timing__hold__ws, -0.525601
timing__setup__ws, 2.645797
timing__hold__tns, -65.261505
timing__setup__tns, 0.0
timing__hold__wns, -0.525601
timing__setup__wns, 0.0
timing__hold_vio__count, 323
timing__hold_r2r_vio__count, 0
timing__setup_vio__count, 0
timing__setup_r2r_vio__count, 0
design__die__bbox, 0.0 0.0 1400.0 1400.0
design__core__bbox, 5.52 10.88 1394.26 1387.2
design__instance__displacement__total, 0
design__instance__displacement__mean, 0
design__instance__displacement__max, 0
route__wirelength__estimated, 248650
design__violations, 0
design__instance__count__setup_buffer, 0
design__instance__count__hold_buffer, 0
antenna__violating__nets, 1
antenna__violating__pins, 1
antenna__count, 18
route__net, 960
route__net__special, 2
route__drc_errors__iter:1, 2960
route__wirelength__iter:1, 335218
route__drc_errors__iter:2, 230
route__wirelength__iter:2, 334517
route__drc_errors__iter:3, 3
route__wirelength__iter:3, 334450
route__drc_errors__iter:4, 0
route__wirelength__iter:4, 334450
route__drc_errors, 0
route__wirelength, 334450
route__vias, 9445
route__vias__singlecut, 9445
route__vias__multicut, 0
design__disconnected_pins__count, 0
route__wirelength__max, 2390.24
clock__max_slew_violation__count__corner:nom_ss_100C_1v60, 2
design__max_fanout_violation__count__corner:nom_ss_100C_1v60, 103
design__max_cap_violation__count__corner:nom_ss_100C_1v60, 0
clock__skew__worst_hold__corner:nom_ss_100C_1v60, 0.058592
clock__skew__worst_setup__corner:nom_ss_100C_1v60, 0.058592
timing__hold__ws__corner:nom_ss_100C_1v60, -0.43871
timing__setup__ws__corner:nom_ss_100C_1v60, 2.763242
timing__hold__tns__corner:nom_ss_100C_1v60, -22.447859
timing__setup__tns__corner:nom_ss_100C_1v60, 0.0
timing__hold__wns__corner:nom_ss_100C_1v60, -0.43871
timing__setup__wns__corner:nom_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60, 103
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:nom_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95, 103
design__max_cap_violation__count__corner:nom_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95, 0.020896
clock__skew__worst_setup__corner:nom_ff_n40C_1v95, 0.020896
timing__hold__ws__corner:nom_ff_n40C_1v95, 0.078827
timing__setup__ws__corner:nom_ff_n40C_1v95, 5.831983
timing__hold__tns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__tns__corner:nom_ff_n40C_1v95, 0.0
timing__hold__wns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__wns__corner:nom_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:min_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:min_tt_025C_1v80, 103
design__max_cap_violation__count__corner:min_tt_025C_1v80, 0
clock__skew__worst_hold__corner:min_tt_025C_1v80, 0.030481
clock__skew__worst_setup__corner:min_tt_025C_1v80, 0.030481
timing__hold__ws__corner:min_tt_025C_1v80, 0.280836
timing__setup__ws__corner:min_tt_025C_1v80, 5.057632
timing__hold__tns__corner:min_tt_025C_1v80, 0.0
timing__setup__tns__corner:min_tt_025C_1v80, 0.0
timing__hold__wns__corner:min_tt_025C_1v80, 0.0
timing__setup__wns__corner:min_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:min_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:min_ss_100C_1v60, 2
design__max_fanout_violation__count__corner:min_ss_100C_1v60, 103
design__max_cap_violation__count__corner:min_ss_100C_1v60, 0
clock__skew__worst_hold__corner:min_ss_100C_1v60, 0.053709
clock__skew__worst_setup__corner:min_ss_100C_1v60, 0.053709
timing__hold__ws__corner:min_ss_100C_1v60, -0.306956
timing__setup__ws__corner:min_ss_100C_1v60, 2.940978
timing__hold__tns__corner:min_ss_100C_1v60, -10.511533
timing__setup__tns__corner:min_ss_100C_1v60, 0.0
timing__hold__wns__corner:min_ss_100C_1v60, -0.306956
timing__setup__wns__corner:min_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:min_ss_100C_1v60, 78
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:min_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95, 103
design__max_cap_violation__count__corner:min_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:min_ff_n40C_1v95, 0.019094
clock__skew__worst_setup__corner:min_ff_n40C_1v95, 0.019094
timing__hold__ws__corner:min_ff_n40C_1v95, 0.078827
timing__setup__ws__corner:min_ff_n40C_1v95, 5.918272
timing__hold__tns__corner:min_ff_n40C_1v95, 0.0
timing__setup__tns__corner:min_ff_n40C_1v95, 0.0
timing__hold__wns__corner:min_ff_n40C_1v95, 0.0
timing__setup__wns__corner:min_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:max_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:max_tt_025C_1v80, 103
design__max_cap_violation__count__corner:max_tt_025C_1v80, 0
clock__skew__worst_hold__corner:max_tt_025C_1v80, 0.038882
clock__skew__worst_setup__corner:max_tt_025C_1v80, 0.038882
timing__hold__ws__corner:max_tt_025C_1v80, 0.280836
timing__setup__ws__corner:max_tt_025C_1v80, 4.860821
timing__hold__tns__corner:max_tt_025C_1v80, 0.0
timing__setup__tns__corner:max_tt_025C_1v80, 0.0
timing__hold__wns__corner:max_tt_025C_1v80, 0.0
timing__setup__wns__corner:max_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:max_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:max_ss_100C_1v60, 2
design__max_fanout_violation__count__corner:max_ss_100C_1v60, 103
design__max_cap_violation__count__corner:max_ss_100C_1v60, 0
clock__skew__worst_hold__corner:max_ss_100C_1v60, 0.066397
clock__skew__worst_setup__corner:max_ss_100C_1v60, 0.066397
timing__hold__ws__corner:max_ss_100C_1v60, -0.525601
timing__setup__ws__corner:max_ss_100C_1v60, 2.645797
timing__hold__tns__corner:max_ss_100C_1v60, -32.302113
timing__setup__tns__corner:max_ss_100C_1v60, 0.0
timing__hold__wns__corner:max_ss_100C_1v60, -0.525601
timing__setup__wns__corner:max_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:max_ss_100C_1v60, 142
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:max_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95, 103
design__max_cap_violation__count__corner:max_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:max_ff_n40C_1v95, 0.024655
clock__skew__worst_setup__corner:max_ff_n40C_1v95, 0.024655
timing__hold__ws__corner:max_ff_n40C_1v95, 0.078827
timing__setup__ws__corner:max_ff_n40C_1v95, 5.739466
timing__hold__tns__corner:max_ff_n40C_1v95, 0.0
timing__setup__tns__corner:max_ff_n40C_1v95, 0.0
timing__hold__wns__corner:max_ff_n40C_1v95, 0.0
timing__setup__wns__corner:max_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95, 0
ir__voltage__worst, 1.8000000000000000444089209850062616169452667236328125
ir__drop__avg, 4.68000000000000038246771540324277227629323760993429459631443023681640625E-9
ir__drop__worst, 8.97000000000000025054109720028250318790696837822906672954559326171875E-9
design__xor_difference__count, 0
magic__drc_error__count, 0
magic__illegal_overlap__count, 0
