// Seed: 2493215262
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output wor id_8,
    output wor id_9,
    output tri id_10,
    input supply1 id_11
);
  logic [-1 : -1] id_13;
  assign id_8 = id_13;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input supply0 id_8,
    output wor id_9,
    input wire id_10,
    input tri id_11,
    input wand id_12,
    input wire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input wire id_18,
    input tri0 id_19,
    output tri id_20,
    input wand id_21
);
  always disable id_23;
  module_0 modCall_1 (
      id_20,
      id_3,
      id_20,
      id_20,
      id_11,
      id_0,
      id_20,
      id_19,
      id_3,
      id_9,
      id_3,
      id_8
  );
  assign modCall_1.id_4 = 0;
endmodule
