Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov  2 17:42:36 2022
| Host         : DESKTOP-SAB7C30 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_basicIO_control_sets_placed.rpt
| Design       : fpga_basicIO
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |              14 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1164 |          307 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                   Enable Signal                   |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  inst_clkdiv/CLK     |                                                   |                                                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG       |                                                   | inst_circuit/inst_control/next_state[1]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/cnt_en                  | inst_circuit/inst_control/cnt_rst               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       |                                                   |                                                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/state_count[3]_i_1_n_0  |                                                 |                4 |             14 |         3.50 |
|  inst_clkdiv/clk10hz |                                                   |                                                 |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG       |                                                   | inst_clkdiv/clear                               |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/sign_reg_count_reg[3]_0 | btnDreg                                         |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/sign_reg_count_reg[3]_1 | btnDreg                                         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/m0                      | btnDreg                                         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/oper_reg[2]_0           | btnDreg                                         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/sign_reg_count_reg[3]_2 | btnDreg                                         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG       | inst_circuit/inst_linecalc4/I1                    | inst_circuit/inst_control/y_delay_2             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/en_reg                  | inst_circuit/inst_control/y_delay_2             |              110 |            480 |         4.36 |
|  clk_IBUF_BUFG       | inst_circuit/inst_control/en_reg                  | btnDreg                                         |              128 |            488 |         3.81 |
+----------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


