<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p329" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_329{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_329{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_329{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_329{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_329{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_329{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_329{left:792px;bottom:1059px;letter-spacing:-0.14px;}
#t8_329{left:70px;bottom:1042px;letter-spacing:-0.16px;}
#t9_329{left:109px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#ta_329{left:70px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tb_329{left:70px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_329{left:70px;bottom:982px;}
#td_329{left:96px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#te_329{left:70px;bottom:959px;}
#tf_329{left:96px;bottom:962px;letter-spacing:-0.16px;}
#tg_329{left:139px;bottom:962px;letter-spacing:-0.18px;word-spacing:-1.01px;}
#th_329{left:96px;bottom:946px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_329{left:628px;bottom:952px;}
#tj_329{left:70px;bottom:919px;}
#tk_329{left:96px;bottom:923px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tl_329{left:70px;bottom:896px;}
#tm_329{left:96px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tn_329{left:70px;bottom:873px;}
#to_329{left:96px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tp_329{left:70px;bottom:850px;}
#tq_329{left:96px;bottom:854px;letter-spacing:-0.16px;}
#tr_329{left:139px;bottom:854px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#ts_329{left:96px;bottom:837px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tt_329{left:96px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_329{left:70px;bottom:796px;letter-spacing:-0.16px;word-spacing:-1.37px;}
#tv_329{left:70px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_329{left:70px;bottom:762px;letter-spacing:-0.15px;}
#tx_329{left:140px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#ty_329{left:70px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_329{left:70px;bottom:687px;letter-spacing:0.13px;}
#t10_329{left:152px;bottom:687px;letter-spacing:0.16px;word-spacing:0.01px;}
#t11_329{left:70px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_329{left:312px;bottom:670px;}
#t13_329{left:328px;bottom:663px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_329{left:70px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_329{left:670px;bottom:646px;}
#t16_329{left:678px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_329{left:70px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t18_329{left:160px;bottom:629px;}
#t19_329{left:164px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t1a_329{left:70px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_329{left:755px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1c_329{left:830px;bottom:613px;}
#t1d_329{left:70px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t1e_329{left:70px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1f_329{left:70px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1g_329{left:70px;bottom:530px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1h_329{left:70px;bottom:513px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1i_329{left:70px;bottom:496px;letter-spacing:-0.14px;}
#t1j_329{left:70px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_329{left:70px;bottom:455px;letter-spacing:-0.13px;word-spacing:-1.07px;}
#t1l_329{left:228px;bottom:455px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#t1m_329{left:705px;bottom:455px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t1n_329{left:70px;bottom:438px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1o_329{left:70px;bottom:422px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1p_329{left:70px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1q_329{left:632px;bottom:405px;}
#t1r_329{left:636px;bottom:405px;letter-spacing:-0.18px;}
#t1s_329{left:689px;bottom:405px;}
#t1t_329{left:697px;bottom:405px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1u_329{left:815px;bottom:405px;}
#t1v_329{left:819px;bottom:405px;letter-spacing:-0.06px;}
#t1w_329{left:70px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1x_329{left:113px;bottom:388px;}
#t1y_329{left:125px;bottom:388px;}
#t1z_329{left:134px;bottom:388px;}
#t20_329{left:146px;bottom:388px;letter-spacing:-0.13px;}
#t21_329{left:70px;bottom:364px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t22_329{left:70px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t23_329{left:70px;bottom:330px;letter-spacing:-0.16px;}
#t24_329{left:140px;bottom:330px;letter-spacing:-0.15px;word-spacing:-1px;}
#t25_329{left:70px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t26_329{left:70px;bottom:254px;letter-spacing:0.13px;}
#t27_329{left:152px;bottom:254px;letter-spacing:0.17px;word-spacing:0.01px;}
#t28_329{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t29_329{left:312px;bottom:237px;}
#t2a_329{left:328px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2b_329{left:70px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2c_329{left:199px;bottom:214px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t2d_329{left:316px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2e_329{left:70px;bottom:197px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#t2f_329{left:386px;bottom:197px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t2g_329{left:493px;bottom:197px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t2h_329{left:70px;bottom:180px;letter-spacing:-0.16px;}
#t2i_329{left:136px;bottom:180px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t2j_329{left:212px;bottom:180px;}
#t2k_329{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t2l_329{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t2m_329{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_329{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_329{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_329{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_329{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_329{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_329{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_329{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_329{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_329{font-size:14px;font-family:Symbol_b5z;color:#000;}
.sa_329{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts329" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg329Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg329" style="-webkit-user-select: none;"><object width="935" height="1210" data="329/329.svg" type="image/svg+xml" id="pdf329" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_329" class="t s1_329">Vol. 1 </span><span id="t2_329" class="t s1_329">13-11 </span>
<span id="t3_329" class="t s2_329">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_329" class="t s3_329">13.5.2 </span><span id="t5_329" class="t s3_329">SSE State </span>
<span id="t6_329" class="t s4_329">Instructions in the XSAVE feature set can manage the registers used by the streaming SIMD extensions (</span><span id="t7_329" class="t s5_329">SSE </span>
<span id="t8_329" class="t s5_329">state</span><span id="t9_329" class="t s4_329">) just as the FXSAVE and FXRSTOR instructions do. They organize all SSE state as a user state component in </span>
<span id="ta_329" class="t s4_329">the legacy region of the XSAVE area (see Section 13.4.1). This region is illustrated in Table 13-1; the SSE state is </span>
<span id="tb_329" class="t s4_329">listed below, along with details of its interactions with the XSAVE feature set: </span>
<span id="tc_329" class="t s6_329">• </span><span id="td_329" class="t s4_329">Bytes 23:0 are used for x87 state (see Section 13.5.1). </span>
<span id="te_329" class="t s6_329">• </span><span id="tf_329" class="t s4_329">Bytes </span><span id="tg_329" class="t s4_329">27:24 are used for the MXCSR register. XRSTOR and XRSTORS generate general-protection faults (#GP) </span>
<span id="th_329" class="t s4_329">in response to attempts to set any of the reserved bits of the MXCSR register. </span>
<span id="ti_329" class="t s7_329">1 </span>
<span id="tj_329" class="t s6_329">• </span><span id="tk_329" class="t s4_329">Bytes 31:28 are used for the MXCSR_MASK value. XRSTOR and XRSTORS ignore this field. </span>
<span id="tl_329" class="t s6_329">• </span><span id="tm_329" class="t s4_329">Bytes 159:32 are used for x87 state. </span>
<span id="tn_329" class="t s6_329">• </span><span id="to_329" class="t s4_329">Bytes 287:160 are used for the registers XMM0–XMM7. </span>
<span id="tp_329" class="t s6_329">• </span><span id="tq_329" class="t s4_329">Bytes </span><span id="tr_329" class="t s4_329">415:288 are used for the registers XMM8–XMM15. These fields are used only in 64-bit mode. Executions </span>
<span id="ts_329" class="t s4_329">of XSAVE, XSAVEOPT, XSAVEC, and XSAVES outside 64-bit mode do not modify these bytes; executions of </span>
<span id="tt_329" class="t s4_329">XRSTOR and XRSTORS outside 64-bit mode do not update XMM8–XMM15. See Section 13.13. </span>
<span id="tu_329" class="t s4_329">SSE state is XSAVE-managed but the SSE feature is not XSAVE-enabled. The XSAVE feature set can operate on SSE </span>
<span id="tv_329" class="t s4_329">state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage SSE state </span>
<span id="tw_329" class="t s4_329">(XCR0[1] </span><span id="tx_329" class="t s4_329">= 1). Software can otherwise use SSE state even if the XSAVE feature set is not enabled or has not been </span>
<span id="ty_329" class="t s4_329">configured to manage SSE state. </span>
<span id="tz_329" class="t s3_329">13.5.3 </span><span id="t10_329" class="t s3_329">AVX State </span>
<span id="t11_329" class="t s4_329">The register state used by the Intel </span>
<span id="t12_329" class="t s7_329">® </span>
<span id="t13_329" class="t s4_329">Advanced Vector Extensions (Intel AVX) comprises the MXCSR register and </span>
<span id="t14_329" class="t s4_329">16 256-bit vector registers called YMM0–YMM15. The low 128 bits of each register YMM</span><span id="t15_329" class="t s8_329">i </span><span id="t16_329" class="t s4_329">is identical to the SSE </span>
<span id="t17_329" class="t s4_329">register XMM</span><span id="t18_329" class="t s8_329">i</span><span id="t19_329" class="t s4_329">. Thus, the new state register state added by Intel AVX comprises the upper 128 bits of the registers </span>
<span id="t1a_329" class="t s4_329">YMM0–YMM15. These 16 128-bit values are denoted YMM0_H–YMM15_H and are collectively called </span><span id="t1b_329" class="t s5_329">AVX state</span><span id="t1c_329" class="t s4_329">. </span>
<span id="t1d_329" class="t s4_329">As noted in Section 13.1, the XSAVE feature set manages AVX state as user state component 2. Thus, AVX state is </span>
<span id="t1e_329" class="t s4_329">located in the extended region of the XSAVE area (see Section 13.4.3). </span>
<span id="t1f_329" class="t s4_329">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=2):EBX enumerates the offset (in bytes, from the base of the </span>
<span id="t1g_329" class="t s4_329">XSAVE area) of the section of the extended region of the XSAVE area used for AVX state (when the standard format </span>
<span id="t1h_329" class="t s4_329">of the extended region is used). CPUID.(EAX=0DH,ECX=2):EAX enumerates the size (in bytes) required for AVX </span>
<span id="t1i_329" class="t s4_329">state. </span>
<span id="t1j_329" class="t s4_329">The XSAVE feature set partitions YMM0_H–YMM15_H in a manner similar to that used for the XMM registers (see </span>
<span id="t1k_329" class="t s4_329">Section 13.5.2). Bytes </span><span id="t1l_329" class="t s4_329">127:0 of the AVX-state section are used for YMM0_H–YMM7_H. Bytes </span><span id="t1m_329" class="t s4_329">255:128 are used for </span>
<span id="t1n_329" class="t s4_329">YMM8_H–YMM15_H, but they are used only in 64-bit mode. Executions of XSAVE, XSAVEOPT, XSAVEC, and </span>
<span id="t1o_329" class="t s4_329">XSAVES outside 64-bit mode do not modify bytes 255:128; executions of XRSTOR and XRSTORS outside 64-bit </span>
<span id="t1p_329" class="t s4_329">mode do not update YMM8_H–YMM15_H. See Section 13.13. In general, bytes 16</span><span id="t1q_329" class="t s8_329">i</span><span id="t1r_329" class="t s4_329">+15:16</span><span id="t1s_329" class="t s8_329">i </span><span id="t1t_329" class="t s4_329">are used for YMM</span><span id="t1u_329" class="t s8_329">i</span><span id="t1v_329" class="t s4_329">_H </span>
<span id="t1w_329" class="t s4_329">(for 0 </span><span id="t1x_329" class="t s9_329">≤ </span><span id="t1y_329" class="t s8_329">i </span><span id="t1z_329" class="t s9_329">≤ </span><span id="t20_329" class="t s4_329">15). </span>
<span id="t21_329" class="t s4_329">AVX state is XSAVE-managed and the Intel AVX feature is XSAVE-enabled. The XSAVE feature set can operate on </span>
<span id="t22_329" class="t s4_329">AVX state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage AVX state </span>
<span id="t23_329" class="t s4_329">(XCR0[2] </span><span id="t24_329" class="t s4_329">= 1). Intel AVX instructions cannot be used unless the XSAVE feature set is enabled and has been config- </span>
<span id="t25_329" class="t s4_329">ured to manage AVX state. </span>
<span id="t26_329" class="t s3_329">13.5.4 </span><span id="t27_329" class="t s3_329">MPX State </span>
<span id="t28_329" class="t s4_329">The register state used by the Intel </span>
<span id="t29_329" class="t s7_329">® </span>
<span id="t2a_329" class="t s4_329">Memory Protection Extensions (MPX) comprises the 4 128-bit bounds regis- </span>
<span id="t2b_329" class="t s4_329">ters BND0–BND3 (</span><span id="t2c_329" class="t s5_329">BNDREGS state</span><span id="t2d_329" class="t s4_329">); and the 64-bit user-mode configuration register BNDCFGU and the 64-bit </span>
<span id="t2e_329" class="t s4_329">MPX status register BNDSTATUS (collectively, </span><span id="t2f_329" class="t s5_329">BNDCSR state</span><span id="t2g_329" class="t s4_329">). Together, these two user state components </span>
<span id="t2h_329" class="t s4_329">compose </span><span id="t2i_329" class="t s5_329">MPX state</span><span id="t2j_329" class="t s4_329">. </span>
<span id="t2k_329" class="t sa_329">1. </span><span id="t2l_329" class="t sa_329">While MXCSR and MXCSR_MASK are part of SSE state, their treatment by the XSAVE feature set is not the same as that of the XMM </span>
<span id="t2m_329" class="t sa_329">registers. See Section 13.7 through Section 13.11 for details. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
