
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401890 <.init>:
  401890:	stp	x29, x30, [sp, #-16]!
  401894:	mov	x29, sp
  401898:	bl	401da0 <ferror@plt+0x60>
  40189c:	ldp	x29, x30, [sp], #16
  4018a0:	ret

Disassembly of section .plt:

00000000004018b0 <memcpy@plt-0x20>:
  4018b0:	stp	x16, x30, [sp, #-16]!
  4018b4:	adrp	x16, 415000 <ferror@plt+0x132c0>
  4018b8:	ldr	x17, [x16, #4088]
  4018bc:	add	x16, x16, #0xff8
  4018c0:	br	x17
  4018c4:	nop
  4018c8:	nop
  4018cc:	nop

00000000004018d0 <memcpy@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4018d4:	ldr	x17, [x16]
  4018d8:	add	x16, x16, #0x0
  4018dc:	br	x17

00000000004018e0 <memmove@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4018e4:	ldr	x17, [x16, #8]
  4018e8:	add	x16, x16, #0x8
  4018ec:	br	x17

00000000004018f0 <mkstemps@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4018f4:	ldr	x17, [x16, #16]
  4018f8:	add	x16, x16, #0x10
  4018fc:	br	x17

0000000000401900 <strlen@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401904:	ldr	x17, [x16, #24]
  401908:	add	x16, x16, #0x18
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401914:	ldr	x17, [x16, #32]
  401918:	add	x16, x16, #0x20
  40191c:	br	x17

0000000000401920 <bfd_scan_vma@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401924:	ldr	x17, [x16, #40]
  401928:	add	x16, x16, #0x28
  40192c:	br	x17

0000000000401930 <exit@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401934:	ldr	x17, [x16, #48]
  401938:	add	x16, x16, #0x30
  40193c:	br	x17

0000000000401940 <bfd_core_file_failing_command@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401944:	ldr	x17, [x16, #56]
  401948:	add	x16, x16, #0x38
  40194c:	br	x17

0000000000401950 <bfd_arch_list@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401954:	ldr	x17, [x16, #64]
  401958:	add	x16, x16, #0x40
  40195c:	br	x17

0000000000401960 <bfd_set_default_target@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401964:	ldr	x17, [x16, #72]
  401968:	add	x16, x16, #0x48
  40196c:	br	x17

0000000000401970 <ftell@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401974:	ldr	x17, [x16, #80]
  401978:	add	x16, x16, #0x50
  40197c:	br	x17

0000000000401980 <sprintf@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401984:	ldr	x17, [x16, #88]
  401988:	add	x16, x16, #0x58
  40198c:	br	x17

0000000000401990 <putc@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401994:	ldr	x17, [x16, #96]
  401998:	add	x16, x16, #0x60
  40199c:	br	x17

00000000004019a0 <fputc@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019a4:	ldr	x17, [x16, #104]
  4019a8:	add	x16, x16, #0x68
  4019ac:	br	x17

00000000004019b0 <ctime@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019b4:	ldr	x17, [x16, #112]
  4019b8:	add	x16, x16, #0x70
  4019bc:	br	x17

00000000004019c0 <bfd_openr@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019c4:	ldr	x17, [x16, #120]
  4019c8:	add	x16, x16, #0x78
  4019cc:	br	x17

00000000004019d0 <fclose@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019d4:	ldr	x17, [x16, #128]
  4019d8:	add	x16, x16, #0x80
  4019dc:	br	x17

00000000004019e0 <fopen@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019e4:	ldr	x17, [x16, #136]
  4019e8:	add	x16, x16, #0x88
  4019ec:	br	x17

00000000004019f0 <xrealloc@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  4019f4:	ldr	x17, [x16, #144]
  4019f8:	add	x16, x16, #0x90
  4019fc:	br	x17

0000000000401a00 <bindtextdomain@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a04:	ldr	x17, [x16, #152]
  401a08:	add	x16, x16, #0x98
  401a0c:	br	x17

0000000000401a10 <bfd_target_list@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a14:	ldr	x17, [x16, #160]
  401a18:	add	x16, x16, #0xa0
  401a1c:	br	x17

0000000000401a20 <__libc_start_main@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a24:	ldr	x17, [x16, #168]
  401a28:	add	x16, x16, #0xa8
  401a2c:	br	x17

0000000000401a30 <bfd_get_error@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a34:	ldr	x17, [x16, #176]
  401a38:	add	x16, x16, #0xb0
  401a3c:	br	x17

0000000000401a40 <memset@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a44:	ldr	x17, [x16, #184]
  401a48:	add	x16, x16, #0xb8
  401a4c:	br	x17

0000000000401a50 <xmalloc@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a54:	ldr	x17, [x16, #192]
  401a58:	add	x16, x16, #0xc0
  401a5c:	br	x17

0000000000401a60 <bfd_set_error@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a64:	ldr	x17, [x16, #200]
  401a68:	add	x16, x16, #0xc8
  401a6c:	br	x17

0000000000401a70 <xmalloc_set_program_name@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a74:	ldr	x17, [x16, #208]
  401a78:	add	x16, x16, #0xd0
  401a7c:	br	x17

0000000000401a80 <xstrdup@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a84:	ldr	x17, [x16, #216]
  401a88:	add	x16, x16, #0xd8
  401a8c:	br	x17

0000000000401a90 <bfd_init@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401a94:	ldr	x17, [x16, #224]
  401a98:	add	x16, x16, #0xe0
  401a9c:	br	x17

0000000000401aa0 <strerror@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401aa4:	ldr	x17, [x16, #232]
  401aa8:	add	x16, x16, #0xe8
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ab4:	ldr	x17, [x16, #240]
  401ab8:	add	x16, x16, #0xf0
  401abc:	br	x17

0000000000401ac0 <strrchr@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ac4:	ldr	x17, [x16, #248]
  401ac8:	add	x16, x16, #0xf8
  401acc:	br	x17

0000000000401ad0 <__gmon_start__@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ad4:	ldr	x17, [x16, #256]
  401ad8:	add	x16, x16, #0x100
  401adc:	br	x17

0000000000401ae0 <bfd_set_format@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ae4:	ldr	x17, [x16, #264]
  401ae8:	add	x16, x16, #0x108
  401aec:	br	x17

0000000000401af0 <mkdtemp@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401af4:	ldr	x17, [x16, #272]
  401af8:	add	x16, x16, #0x110
  401afc:	br	x17

0000000000401b00 <fseek@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b04:	ldr	x17, [x16, #280]
  401b08:	add	x16, x16, #0x118
  401b0c:	br	x17

0000000000401b10 <abort@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b14:	ldr	x17, [x16, #288]
  401b18:	add	x16, x16, #0x120
  401b1c:	br	x17

0000000000401b20 <access@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b24:	ldr	x17, [x16, #296]
  401b28:	add	x16, x16, #0x128
  401b2c:	br	x17

0000000000401b30 <bfd_close_all_done@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b34:	ldr	x17, [x16, #304]
  401b38:	add	x16, x16, #0x130
  401b3c:	br	x17

0000000000401b40 <puts@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b44:	ldr	x17, [x16, #312]
  401b48:	add	x16, x16, #0x138
  401b4c:	br	x17

0000000000401b50 <fread_unlocked@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b54:	ldr	x17, [x16, #320]
  401b58:	add	x16, x16, #0x140
  401b5c:	br	x17

0000000000401b60 <textdomain@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b64:	ldr	x17, [x16, #328]
  401b68:	add	x16, x16, #0x148
  401b6c:	br	x17

0000000000401b70 <getopt_long@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b74:	ldr	x17, [x16, #336]
  401b78:	add	x16, x16, #0x150
  401b7c:	br	x17

0000000000401b80 <strcmp@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b84:	ldr	x17, [x16, #344]
  401b88:	add	x16, x16, #0x158
  401b8c:	br	x17

0000000000401b90 <bfd_printable_arch_mach@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401b94:	ldr	x17, [x16, #352]
  401b98:	add	x16, x16, #0x160
  401b9c:	br	x17

0000000000401ba0 <strtol@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ba4:	ldr	x17, [x16, #360]
  401ba8:	add	x16, x16, #0x168
  401bac:	br	x17

0000000000401bb0 <bfd_iterate_over_targets@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bb4:	ldr	x17, [x16, #368]
  401bb8:	add	x16, x16, #0x170
  401bbc:	br	x17

0000000000401bc0 <free@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bc4:	ldr	x17, [x16, #376]
  401bc8:	add	x16, x16, #0x178
  401bcc:	br	x17

0000000000401bd0 <bfd_openw@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bd4:	ldr	x17, [x16, #384]
  401bd8:	add	x16, x16, #0x180
  401bdc:	br	x17

0000000000401be0 <fwrite@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401be4:	ldr	x17, [x16, #392]
  401be8:	add	x16, x16, #0x188
  401bec:	br	x17

0000000000401bf0 <bfd_set_error_program_name@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401bf4:	ldr	x17, [x16, #400]
  401bf8:	add	x16, x16, #0x190
  401bfc:	br	x17

0000000000401c00 <fflush@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c04:	ldr	x17, [x16, #408]
  401c08:	add	x16, x16, #0x198
  401c0c:	br	x17

0000000000401c10 <strcpy@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c14:	ldr	x17, [x16, #416]
  401c18:	add	x16, x16, #0x1a0
  401c1c:	br	x17

0000000000401c20 <mkstemp@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c24:	ldr	x17, [x16, #424]
  401c28:	add	x16, x16, #0x1a8
  401c2c:	br	x17

0000000000401c30 <xexit@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c34:	ldr	x17, [x16, #432]
  401c38:	add	x16, x16, #0x1b0
  401c3c:	br	x17

0000000000401c40 <bfd_close@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c44:	ldr	x17, [x16, #440]
  401c48:	add	x16, x16, #0x1b8
  401c4c:	br	x17

0000000000401c50 <bfd_check_format_matches@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c54:	ldr	x17, [x16, #448]
  401c58:	add	x16, x16, #0x1c0
  401c5c:	br	x17

0000000000401c60 <bfd_errmsg@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c64:	ldr	x17, [x16, #456]
  401c68:	add	x16, x16, #0x1c8
  401c6c:	br	x17

0000000000401c70 <dcgettext@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c74:	ldr	x17, [x16, #464]
  401c78:	add	x16, x16, #0x1d0
  401c7c:	br	x17

0000000000401c80 <bfd_check_format@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c84:	ldr	x17, [x16, #472]
  401c88:	add	x16, x16, #0x1d8
  401c8c:	br	x17

0000000000401c90 <bfd_openr_next_archived_file@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401c94:	ldr	x17, [x16, #480]
  401c98:	add	x16, x16, #0x1e0
  401c9c:	br	x17

0000000000401ca0 <vfprintf@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ca4:	ldr	x17, [x16, #488]
  401ca8:	add	x16, x16, #0x1e8
  401cac:	br	x17

0000000000401cb0 <printf@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cb4:	ldr	x17, [x16, #496]
  401cb8:	add	x16, x16, #0x1f0
  401cbc:	br	x17

0000000000401cc0 <bfd_map_over_sections@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cc4:	ldr	x17, [x16, #504]
  401cc8:	add	x16, x16, #0x1f8
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cd4:	ldr	x17, [x16, #512]
  401cd8:	add	x16, x16, #0x200
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401ce4:	ldr	x17, [x16, #520]
  401ce8:	add	x16, x16, #0x208
  401cec:	br	x17

0000000000401cf0 <getenv@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401cf4:	ldr	x17, [x16, #528]
  401cf8:	add	x16, x16, #0x210
  401cfc:	br	x17

0000000000401d00 <__xstat@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d04:	ldr	x17, [x16, #536]
  401d08:	add	x16, x16, #0x218
  401d0c:	br	x17

0000000000401d10 <unlink@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d14:	ldr	x17, [x16, #544]
  401d18:	add	x16, x16, #0x220
  401d1c:	br	x17

0000000000401d20 <fprintf@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d24:	ldr	x17, [x16, #552]
  401d28:	add	x16, x16, #0x228
  401d2c:	br	x17

0000000000401d30 <setlocale@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d34:	ldr	x17, [x16, #560]
  401d38:	add	x16, x16, #0x230
  401d3c:	br	x17

0000000000401d40 <ferror@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x142c0>
  401d44:	ldr	x17, [x16, #568]
  401d48:	add	x16, x16, #0x238
  401d4c:	br	x17

Disassembly of section .text:

0000000000401d50 <.text>:
  401d50:	mov	x29, #0x0                   	// #0
  401d54:	mov	x30, #0x0                   	// #0
  401d58:	mov	x5, x0
  401d5c:	ldr	x1, [sp]
  401d60:	add	x2, sp, #0x8
  401d64:	mov	x6, sp
  401d68:	movz	x0, #0x0, lsl #48
  401d6c:	movk	x0, #0x0, lsl #32
  401d70:	movk	x0, #0x40, lsl #16
  401d74:	movk	x0, #0x1e5c
  401d78:	movz	x3, #0x0, lsl #48
  401d7c:	movk	x3, #0x0, lsl #32
  401d80:	movk	x3, #0x40, lsl #16
  401d84:	movk	x3, #0x4958
  401d88:	movz	x4, #0x0, lsl #48
  401d8c:	movk	x4, #0x0, lsl #32
  401d90:	movk	x4, #0x40, lsl #16
  401d94:	movk	x4, #0x49d8
  401d98:	bl	401a20 <__libc_start_main@plt>
  401d9c:	bl	401b10 <abort@plt>
  401da0:	adrp	x0, 415000 <ferror@plt+0x132c0>
  401da4:	ldr	x0, [x0, #4064]
  401da8:	cbz	x0, 401db0 <ferror@plt+0x70>
  401dac:	b	401ad0 <__gmon_start__@plt>
  401db0:	ret
  401db4:	nop
  401db8:	adrp	x0, 416000 <ferror@plt+0x142c0>
  401dbc:	add	x0, x0, #0x350
  401dc0:	adrp	x1, 416000 <ferror@plt+0x142c0>
  401dc4:	add	x1, x1, #0x350
  401dc8:	cmp	x1, x0
  401dcc:	b.eq	401de4 <ferror@plt+0xa4>  // b.none
  401dd0:	adrp	x1, 404000 <ferror@plt+0x22c0>
  401dd4:	ldr	x1, [x1, #2552]
  401dd8:	cbz	x1, 401de4 <ferror@plt+0xa4>
  401ddc:	mov	x16, x1
  401de0:	br	x16
  401de4:	ret
  401de8:	adrp	x0, 416000 <ferror@plt+0x142c0>
  401dec:	add	x0, x0, #0x350
  401df0:	adrp	x1, 416000 <ferror@plt+0x142c0>
  401df4:	add	x1, x1, #0x350
  401df8:	sub	x1, x1, x0
  401dfc:	lsr	x2, x1, #63
  401e00:	add	x1, x2, x1, asr #3
  401e04:	cmp	xzr, x1, asr #1
  401e08:	asr	x1, x1, #1
  401e0c:	b.eq	401e24 <ferror@plt+0xe4>  // b.none
  401e10:	adrp	x2, 404000 <ferror@plt+0x22c0>
  401e14:	ldr	x2, [x2, #2560]
  401e18:	cbz	x2, 401e24 <ferror@plt+0xe4>
  401e1c:	mov	x16, x2
  401e20:	br	x16
  401e24:	ret
  401e28:	stp	x29, x30, [sp, #-32]!
  401e2c:	mov	x29, sp
  401e30:	str	x19, [sp, #16]
  401e34:	adrp	x19, 416000 <ferror@plt+0x142c0>
  401e38:	ldrb	w0, [x19, #2000]
  401e3c:	cbnz	w0, 401e4c <ferror@plt+0x10c>
  401e40:	bl	401db8 <ferror@plt+0x78>
  401e44:	mov	w0, #0x1                   	// #1
  401e48:	strb	w0, [x19, #2000]
  401e4c:	ldr	x19, [sp, #16]
  401e50:	ldp	x29, x30, [sp], #32
  401e54:	ret
  401e58:	b	401de8 <ferror@plt+0xa8>
  401e5c:	sub	sp, sp, #0xa0
  401e60:	stp	x20, x19, [sp, #144]
  401e64:	adrp	x20, 404000 <ferror@plt+0x22c0>
  401e68:	add	x20, x20, #0xe3e
  401e6c:	mov	x19, x1
  401e70:	str	w0, [sp, #20]
  401e74:	str	x1, [sp, #8]
  401e78:	mov	w0, #0x5                   	// #5
  401e7c:	mov	x1, x20
  401e80:	stp	x29, x30, [sp, #64]
  401e84:	stp	x28, x27, [sp, #80]
  401e88:	stp	x26, x25, [sp, #96]
  401e8c:	stp	x24, x23, [sp, #112]
  401e90:	stp	x22, x21, [sp, #128]
  401e94:	add	x29, sp, #0x40
  401e98:	bl	401d30 <setlocale@plt>
  401e9c:	mov	w0, wzr
  401ea0:	mov	x1, x20
  401ea4:	bl	401d30 <setlocale@plt>
  401ea8:	adrp	x20, 404000 <ferror@plt+0x22c0>
  401eac:	add	x20, x20, #0xa94
  401eb0:	adrp	x1, 404000 <ferror@plt+0x22c0>
  401eb4:	add	x1, x1, #0xa9d
  401eb8:	mov	x0, x20
  401ebc:	bl	401a00 <bindtextdomain@plt>
  401ec0:	mov	x0, x20
  401ec4:	bl	401b60 <textdomain@plt>
  401ec8:	ldr	x0, [x19]
  401ecc:	adrp	x19, 416000 <ferror@plt+0x142c0>
  401ed0:	str	x0, [x19, #2160]
  401ed4:	bl	401a70 <xmalloc_set_program_name@plt>
  401ed8:	ldr	x0, [x19, #2160]
  401edc:	bl	401bf0 <bfd_set_error_program_name@plt>
  401ee0:	add	x0, sp, #0x14
  401ee4:	add	x1, sp, #0x8
  401ee8:	bl	404388 <ferror@plt+0x2648>
  401eec:	bl	401a90 <bfd_init@plt>
  401ef0:	cmp	w0, #0x118
  401ef4:	b.ne	402298 <ferror@plt+0x558>  // b.any
  401ef8:	bl	4032cc <ferror@plt+0x158c>
  401efc:	adrp	x19, 404000 <ferror@plt+0x22c0>
  401f00:	adrp	x20, 416000 <ferror@plt+0x142c0>
  401f04:	adrp	x25, 404000 <ferror@plt+0x22c0>
  401f08:	add	x19, x19, #0xad0
  401f0c:	add	x20, x20, #0x250
  401f10:	add	x25, x25, #0xa08
  401f14:	adrp	x21, 416000 <ferror@plt+0x142c0>
  401f18:	mov	w26, #0x1                   	// #1
  401f1c:	mov	w28, #0x2                   	// #2
  401f20:	adrp	x27, 416000 <ferror@plt+0x142c0>
  401f24:	adrp	x23, 416000 <ferror@plt+0x142c0>
  401f28:	adrp	x22, 416000 <ferror@plt+0x142c0>
  401f2c:	adrp	x24, 416000 <ferror@plt+0x142c0>
  401f30:	b	401f40 <ferror@plt+0x200>
  401f34:	ldr	x8, [x24, #856]
  401f38:	adrp	x9, 416000 <ferror@plt+0x142c0>
  401f3c:	str	x8, [x9, #2072]
  401f40:	ldr	w0, [sp, #20]
  401f44:	ldr	x1, [sp, #8]
  401f48:	mov	x2, x19
  401f4c:	mov	x3, x20
  401f50:	mov	x4, xzr
  401f54:	bl	401b70 <getopt_long@plt>
  401f58:	sub	w8, w0, #0x3f
  401f5c:	cmp	w8, #0x8b
  401f60:	b.hi	401f7c <ferror@plt+0x23c>  // b.pmore
  401f64:	adr	x9, 401f34 <ferror@plt+0x1f4>
  401f68:	ldrb	w10, [x25, x8]
  401f6c:	add	x9, x9, x10, lsl #2
  401f70:	br	x9
  401f74:	str	w26, [x27, #2048]
  401f78:	b	401f40 <ferror@plt+0x200>
  401f7c:	cmn	w0, #0x1
  401f80:	b.ne	401f40 <ferror@plt+0x200>  // b.any
  401f84:	b	402050 <ferror@plt+0x310>
  401f88:	ldr	x8, [x24, #856]
  401f8c:	ldrb	w8, [x8]
  401f90:	sub	w8, w8, #0x42
  401f94:	cmp	w8, #0x31
  401f98:	b.hi	40228c <ferror@plt+0x54c>  // b.pmore
  401f9c:	lsl	x9, x26, x8
  401fa0:	tst	x9, #0x100000001
  401fa4:	b.ne	402024 <ferror@plt+0x2e4>  // b.any
  401fa8:	lsl	x9, x26, x8
  401fac:	tst	x9, #0x2000000020
  401fb0:	b.eq	40202c <ferror@plt+0x2ec>  // b.none
  401fb4:	str	w28, [x21, #2040]
  401fb8:	b	401f40 <ferror@plt+0x200>
  401fbc:	str	w28, [x21, #2040]
  401fc0:	b	401f40 <ferror@plt+0x200>
  401fc4:	str	w26, [x22, #2052]
  401fc8:	b	401f40 <ferror@plt+0x200>
  401fcc:	str	wzr, [x21, #2040]
  401fd0:	b	401f40 <ferror@plt+0x200>
  401fd4:	str	wzr, [x23, #2044]
  401fd8:	b	401f40 <ferror@plt+0x200>
  401fdc:	str	w26, [x23, #2044]
  401fe0:	b	401f40 <ferror@plt+0x200>
  401fe4:	str	w28, [x23, #2044]
  401fe8:	b	401f40 <ferror@plt+0x200>
  401fec:	ldr	x0, [x24, #856]
  401ff0:	mov	w2, #0xa                   	// #10
  401ff4:	mov	x1, xzr
  401ff8:	bl	401ba0 <strtol@plt>
  401ffc:	cmp	w0, #0x8
  402000:	b.eq	402048 <ferror@plt+0x308>  // b.none
  402004:	cmp	w0, #0x10
  402008:	b.eq	402040 <ferror@plt+0x300>  // b.none
  40200c:	cmp	w0, #0xa
  402010:	b.ne	4022b0 <ferror@plt+0x570>  // b.any
  402014:	str	wzr, [x23, #2044]
  402018:	b	401f40 <ferror@plt+0x200>
  40201c:	str	w26, [x21, #2040]
  402020:	b	401f40 <ferror@plt+0x200>
  402024:	str	wzr, [x21, #2040]
  402028:	b	401f40 <ferror@plt+0x200>
  40202c:	lsl	x8, x26, x8
  402030:	tst	x8, #0x2000000020000
  402034:	b.eq	40228c <ferror@plt+0x54c>  // b.none
  402038:	str	w26, [x21, #2040]
  40203c:	b	401f40 <ferror@plt+0x200>
  402040:	str	w28, [x23, #2044]
  402044:	b	401f40 <ferror@plt+0x200>
  402048:	str	w26, [x23, #2044]
  40204c:	b	401f40 <ferror@plt+0x200>
  402050:	ldr	w8, [x27, #2048]
  402054:	cbz	w8, 402064 <ferror@plt+0x324>
  402058:	adrp	x0, 404000 <ferror@plt+0x22c0>
  40205c:	add	x0, x0, #0xb11
  402060:	bl	403e74 <ferror@plt+0x2134>
  402064:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402068:	ldr	w8, [x8, #2056]
  40206c:	cbnz	w8, 4022dc <ferror@plt+0x59c>
  402070:	adrp	x19, 416000 <ferror@plt+0x142c0>
  402074:	ldr	w8, [x19, #864]
  402078:	ldr	w9, [sp, #20]
  40207c:	cmp	w8, w9
  402080:	b.ne	402094 <ferror@plt+0x354>  // b.any
  402084:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402088:	add	x0, x0, #0xb16
  40208c:	bl	4023d4 <ferror@plt+0x694>
  402090:	b	4020bc <ferror@plt+0x37c>
  402094:	b.ge	4020bc <ferror@plt+0x37c>  // b.tcont
  402098:	ldr	x9, [sp, #8]
  40209c:	add	w10, w8, #0x1
  4020a0:	str	w10, [x19, #864]
  4020a4:	ldr	x0, [x9, w8, sxtw #3]
  4020a8:	bl	4023d4 <ferror@plt+0x694>
  4020ac:	ldr	w8, [x19, #864]
  4020b0:	ldr	w9, [sp, #20]
  4020b4:	cmp	w8, w9
  4020b8:	b.lt	402098 <ferror@plt+0x358>  // b.tstop
  4020bc:	ldr	w8, [x22, #2052]
  4020c0:	cbz	w8, 402264 <ferror@plt+0x524>
  4020c4:	ldr	w20, [x21, #2040]
  4020c8:	tst	w20, #0xfffffffd
  4020cc:	b.ne	402264 <ferror@plt+0x524>  // b.any
  4020d0:	adrp	x25, 416000 <ferror@plt+0x142c0>
  4020d4:	add	x25, x25, #0x7f8
  4020d8:	ldp	x2, x8, [x25, #40]
  4020dc:	ldr	w9, [x25, #4]
  4020e0:	ldr	x10, [x25, #56]
  4020e4:	adrp	x26, 405000 <ferror@plt+0x32c0>
  4020e8:	adrp	x27, 404000 <ferror@plt+0x22c0>
  4020ec:	add	x26, x26, #0xcd
  4020f0:	add	x27, x27, #0xee3
  4020f4:	adrp	x28, 404000 <ferror@plt+0x22c0>
  4020f8:	add	x8, x8, x2
  4020fc:	cmp	w9, #0x1
  402100:	add	x28, x28, #0xedf
  402104:	add	x19, x8, x10
  402108:	csel	x8, x27, x26, eq  // eq = none
  40210c:	cmp	w9, #0x0
  402110:	csel	x1, x28, x8, eq  // eq = none
  402114:	add	x0, sp, #0x18
  402118:	bl	401980 <sprintf@plt>
  40211c:	cmp	w20, #0x0
  402120:	mov	w8, #0xa                   	// #10
  402124:	mov	w9, #0x7                   	// #7
  402128:	adrp	x22, 405000 <ferror@plt+0x32c0>
  40212c:	csel	w21, w9, w8, eq  // eq = none
  402130:	add	x22, x22, #0x255
  402134:	mov	w8, #0x20                  	// #32
  402138:	mov	w9, #0x9                   	// #9
  40213c:	add	x2, sp, #0x18
  402140:	mov	x0, x22
  402144:	mov	w1, w21
  402148:	csel	w20, w9, w8, eq  // eq = none
  40214c:	bl	401cb0 <printf@plt>
  402150:	adrp	x24, 416000 <ferror@plt+0x142c0>
  402154:	ldr	x1, [x24, #872]
  402158:	mov	w0, w20
  40215c:	bl	401990 <putc@plt>
  402160:	ldr	w8, [x25, #4]
  402164:	ldr	x2, [x25, #48]
  402168:	add	x0, sp, #0x18
  40216c:	cmp	w8, #0x1
  402170:	csel	x9, x27, x26, eq  // eq = none
  402174:	cmp	w8, #0x0
  402178:	csel	x1, x28, x9, eq  // eq = none
  40217c:	bl	401980 <sprintf@plt>
  402180:	add	x2, sp, #0x18
  402184:	mov	x0, x22
  402188:	mov	w1, w21
  40218c:	bl	401cb0 <printf@plt>
  402190:	ldr	x1, [x24, #872]
  402194:	mov	w0, w20
  402198:	bl	401990 <putc@plt>
  40219c:	ldr	w8, [x25, #4]
  4021a0:	ldr	x2, [x25, #56]
  4021a4:	add	x0, sp, #0x18
  4021a8:	cmp	w8, #0x1
  4021ac:	csel	x9, x27, x26, eq  // eq = none
  4021b0:	cmp	w8, #0x0
  4021b4:	csel	x1, x28, x9, eq  // eq = none
  4021b8:	bl	401980 <sprintf@plt>
  4021bc:	add	x2, sp, #0x18
  4021c0:	mov	x0, x22
  4021c4:	mov	w1, w21
  4021c8:	bl	401cb0 <printf@plt>
  4021cc:	ldr	x1, [x24, #872]
  4021d0:	mov	w0, w20
  4021d4:	bl	401990 <putc@plt>
  4021d8:	ldr	w8, [x25]
  4021dc:	cbz	w8, 402218 <ferror@plt+0x4d8>
  4021e0:	ldr	w8, [x23, #2044]
  4021e4:	add	x0, sp, #0x18
  4021e8:	mov	x2, x19
  4021ec:	cmp	w8, #0x1
  4021f0:	csel	x9, x27, x26, eq  // eq = none
  4021f4:	cmp	w8, #0x0
  4021f8:	csel	x1, x28, x9, eq  // eq = none
  4021fc:	bl	401980 <sprintf@plt>
  402200:	adrp	x0, 405000 <ferror@plt+0x32c0>
  402204:	add	x0, x0, #0x255
  402208:	add	x2, sp, #0x18
  40220c:	mov	w1, w21
  402210:	bl	401cb0 <printf@plt>
  402214:	b	402240 <ferror@plt+0x500>
  402218:	ldr	w8, [x23, #2044]
  40221c:	adrp	x9, 404000 <ferror@plt+0x22c0>
  402220:	adrp	x10, 404000 <ferror@plt+0x22c0>
  402224:	add	x9, x9, #0xb26
  402228:	add	x10, x10, #0xb1c
  40222c:	cmp	w8, #0x1
  402230:	csel	x0, x10, x9, eq  // eq = none
  402234:	mov	x1, x19
  402238:	mov	x2, x19
  40223c:	bl	401cb0 <printf@plt>
  402240:	ldr	x1, [x24, #872]
  402244:	mov	w0, w20
  402248:	bl	401990 <putc@plt>
  40224c:	ldr	x3, [x24, #872]
  402250:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402254:	add	x0, x0, #0xb30
  402258:	mov	w1, #0x9                   	// #9
  40225c:	mov	w2, #0x1                   	// #1
  402260:	bl	401be0 <fwrite@plt>
  402264:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402268:	ldr	w0, [x8, #2060]
  40226c:	ldp	x20, x19, [sp, #144]
  402270:	ldp	x22, x21, [sp, #128]
  402274:	ldp	x24, x23, [sp, #112]
  402278:	ldp	x26, x25, [sp, #96]
  40227c:	ldp	x28, x27, [sp, #80]
  402280:	ldp	x29, x30, [sp, #64]
  402284:	add	sp, sp, #0xa0
  402288:	ret
  40228c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402290:	add	x1, x1, #0xadd
  402294:	b	4022b8 <ferror@plt+0x578>
  402298:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40229c:	add	x1, x1, #0xaaf
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	bl	401c70 <dcgettext@plt>
  4022ac:	bl	40319c <ferror@plt+0x145c>
  4022b0:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4022b4:	add	x1, x1, #0xafe
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	mov	x0, xzr
  4022c0:	bl	401c70 <dcgettext@plt>
  4022c4:	ldr	x1, [x24, #856]
  4022c8:	bl	403208 <ferror@plt+0x14c8>
  4022cc:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4022d0:	ldr	x0, [x8, #848]
  4022d4:	mov	w1, #0x1                   	// #1
  4022d8:	bl	4022ec <ferror@plt+0x5ac>
  4022dc:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4022e0:	ldr	x0, [x8, #872]
  4022e4:	mov	w1, wzr
  4022e8:	bl	4022ec <ferror@plt+0x5ac>
  4022ec:	stp	x29, x30, [sp, #-48]!
  4022f0:	stp	x20, x19, [sp, #32]
  4022f4:	mov	w19, w1
  4022f8:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4022fc:	mov	x20, x0
  402300:	add	x1, x1, #0xb69
  402304:	mov	w2, #0x5                   	// #5
  402308:	mov	x0, xzr
  40230c:	str	x21, [sp, #16]
  402310:	mov	x29, sp
  402314:	bl	401c70 <dcgettext@plt>
  402318:	adrp	x21, 416000 <ferror@plt+0x142c0>
  40231c:	ldr	x2, [x21, #2160]
  402320:	mov	x1, x0
  402324:	mov	x0, x20
  402328:	bl	401d20 <fprintf@plt>
  40232c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402330:	add	x1, x1, #0xb8a
  402334:	mov	w2, #0x5                   	// #5
  402338:	mov	x0, xzr
  40233c:	bl	401c70 <dcgettext@plt>
  402340:	mov	x1, x0
  402344:	mov	x0, x20
  402348:	bl	401d20 <fprintf@plt>
  40234c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402350:	add	x1, x1, #0xbbf
  402354:	mov	w2, #0x5                   	// #5
  402358:	mov	x0, xzr
  40235c:	bl	401c70 <dcgettext@plt>
  402360:	mov	x1, x0
  402364:	mov	x0, x20
  402368:	bl	401d20 <fprintf@plt>
  40236c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402370:	add	x1, x1, #0xbf5
  402374:	mov	w2, #0x5                   	// #5
  402378:	mov	x0, xzr
  40237c:	bl	401c70 <dcgettext@plt>
  402380:	adrp	x2, 404000 <ferror@plt+0x22c0>
  402384:	mov	x1, x0
  402388:	add	x2, x2, #0xe3f
  40238c:	mov	x0, x20
  402390:	bl	401d20 <fprintf@plt>
  402394:	ldr	x0, [x21, #2160]
  402398:	mov	x1, x20
  40239c:	bl	4033c0 <ferror@plt+0x1680>
  4023a0:	cbnz	w19, 4023cc <ferror@plt+0x68c>
  4023a4:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4023a8:	add	x1, x1, #0xe48
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, xzr
  4023b4:	bl	401c70 <dcgettext@plt>
  4023b8:	adrp	x2, 404000 <ferror@plt+0x22c0>
  4023bc:	mov	x1, x0
  4023c0:	add	x2, x2, #0xe5b
  4023c4:	mov	x0, x20
  4023c8:	bl	401d20 <fprintf@plt>
  4023cc:	mov	w0, w19
  4023d0:	bl	401930 <exit@plt>
  4023d4:	stp	x29, x30, [sp, #-48]!
  4023d8:	stp	x22, x21, [sp, #16]
  4023dc:	stp	x20, x19, [sp, #32]
  4023e0:	mov	x29, sp
  4023e4:	mov	x19, x0
  4023e8:	bl	403ad8 <ferror@plt+0x1d98>
  4023ec:	cmp	x0, #0x1
  4023f0:	b.lt	4024d4 <ferror@plt+0x794>  // b.tstop
  4023f4:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4023f8:	ldr	x1, [x8, #2072]
  4023fc:	mov	x0, x19
  402400:	bl	4019c0 <bfd_openr@plt>
  402404:	cbz	x0, 4024cc <ferror@plt+0x78c>
  402408:	mov	w1, #0x2                   	// #2
  40240c:	mov	x20, x0
  402410:	bl	401c80 <bfd_check_format@plt>
  402414:	cbz	w0, 402474 <ferror@plt+0x734>
  402418:	mov	w0, wzr
  40241c:	bl	401a60 <bfd_set_error@plt>
  402420:	mov	x0, x20
  402424:	mov	x1, xzr
  402428:	bl	401c90 <bfd_openr_next_archived_file@plt>
  40242c:	cbz	x0, 402480 <ferror@plt+0x740>
  402430:	mov	x22, xzr
  402434:	b	402454 <ferror@plt+0x714>
  402438:	mov	w0, wzr
  40243c:	bl	401a60 <bfd_set_error@plt>
  402440:	mov	x0, x20
  402444:	mov	x1, x21
  402448:	bl	401c90 <bfd_openr_next_archived_file@plt>
  40244c:	mov	x22, x21
  402450:	cbz	x0, 402484 <ferror@plt+0x744>
  402454:	mov	x21, x0
  402458:	bl	4024f0 <ferror@plt+0x7b0>
  40245c:	cbz	x22, 402438 <ferror@plt+0x6f8>
  402460:	mov	x0, x22
  402464:	bl	401c40 <bfd_close@plt>
  402468:	cmp	x22, x21
  40246c:	b.ne	402438 <ferror@plt+0x6f8>  // b.any
  402470:	b	4024b0 <ferror@plt+0x770>
  402474:	mov	x0, x20
  402478:	bl	4024f0 <ferror@plt+0x7b0>
  40247c:	b	4024b0 <ferror@plt+0x770>
  402480:	mov	x21, xzr
  402484:	bl	401a30 <bfd_get_error@plt>
  402488:	cmp	w0, #0x9
  40248c:	b.eq	4024a4 <ferror@plt+0x764>  // b.none
  402490:	ldr	x0, [x20]
  402494:	bl	402e2c <ferror@plt+0x10ec>
  402498:	adrp	x8, 416000 <ferror@plt+0x142c0>
  40249c:	mov	w9, #0x2                   	// #2
  4024a0:	str	w9, [x8, #2060]
  4024a4:	cbz	x21, 4024b0 <ferror@plt+0x770>
  4024a8:	mov	x0, x21
  4024ac:	bl	401c40 <bfd_close@plt>
  4024b0:	mov	x0, x20
  4024b4:	bl	401c40 <bfd_close@plt>
  4024b8:	cbz	w0, 4024cc <ferror@plt+0x78c>
  4024bc:	ldp	x20, x19, [sp, #32]
  4024c0:	ldp	x22, x21, [sp, #16]
  4024c4:	ldp	x29, x30, [sp], #48
  4024c8:	ret
  4024cc:	mov	x0, x19
  4024d0:	bl	402e2c <ferror@plt+0x10ec>
  4024d4:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4024d8:	mov	w9, #0x1                   	// #1
  4024dc:	str	w9, [x8, #2060]
  4024e0:	ldp	x20, x19, [sp, #32]
  4024e4:	ldp	x22, x21, [sp, #16]
  4024e8:	ldp	x29, x30, [sp], #48
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-32]!
  4024f4:	mov	w1, #0x2                   	// #2
  4024f8:	str	x19, [sp, #16]
  4024fc:	mov	x29, sp
  402500:	mov	x19, x0
  402504:	bl	401c80 <bfd_check_format@plt>
  402508:	cbz	w0, 402518 <ferror@plt+0x7d8>
  40250c:	ldr	x19, [sp, #16]
  402510:	ldp	x29, x30, [sp], #32
  402514:	ret
  402518:	add	x2, x29, #0x18
  40251c:	mov	w1, #0x1                   	// #1
  402520:	mov	x0, x19
  402524:	bl	401c50 <bfd_check_format_matches@plt>
  402528:	cbz	w0, 402550 <ferror@plt+0x810>
  40252c:	mov	x0, x19
  402530:	bl	402610 <ferror@plt+0x8d0>
  402534:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402538:	ldr	x1, [x8, #872]
  40253c:	mov	w0, #0xa                   	// #10
  402540:	bl	401990 <putc@plt>
  402544:	ldr	x19, [sp, #16]
  402548:	ldp	x29, x30, [sp], #32
  40254c:	ret
  402550:	bl	401a30 <bfd_get_error@plt>
  402554:	cmp	w0, #0xd
  402558:	b.ne	40258c <ferror@plt+0x84c>  // b.any
  40255c:	ldr	x0, [x19]
  402560:	bl	402e2c <ferror@plt+0x10ec>
  402564:	ldr	x0, [x29, #24]
  402568:	bl	403328 <ferror@plt+0x15e8>
  40256c:	ldr	x0, [x29, #24]
  402570:	bl	401bc0 <free@plt>
  402574:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402578:	mov	w9, #0x3                   	// #3
  40257c:	str	w9, [x8, #2060]
  402580:	ldr	x19, [sp, #16]
  402584:	ldp	x29, x30, [sp], #32
  402588:	ret
  40258c:	add	x2, x29, #0x18
  402590:	mov	w1, #0x3                   	// #3
  402594:	mov	x0, x19
  402598:	bl	401c50 <bfd_check_format_matches@plt>
  40259c:	cbz	w0, 4025f8 <ferror@plt+0x8b8>
  4025a0:	mov	x0, x19
  4025a4:	bl	402610 <ferror@plt+0x8d0>
  4025a8:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4025ac:	ldr	x3, [x8, #872]
  4025b0:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4025b4:	add	x0, x0, #0xe81
  4025b8:	mov	w1, #0xb                   	// #11
  4025bc:	mov	w2, #0x1                   	// #1
  4025c0:	bl	401be0 <fwrite@plt>
  4025c4:	mov	x0, x19
  4025c8:	bl	401940 <bfd_core_file_failing_command@plt>
  4025cc:	cbz	x0, 4025e0 <ferror@plt+0x8a0>
  4025d0:	mov	x1, x0
  4025d4:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4025d8:	add	x0, x0, #0xe8d
  4025dc:	bl	401cb0 <printf@plt>
  4025e0:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4025e4:	add	x0, x0, #0xb37
  4025e8:	bl	401b40 <puts@plt>
  4025ec:	ldr	x19, [sp, #16]
  4025f0:	ldp	x29, x30, [sp], #32
  4025f4:	ret
  4025f8:	ldr	x0, [x19]
  4025fc:	bl	402e2c <ferror@plt+0x10ec>
  402600:	bl	401a30 <bfd_get_error@plt>
  402604:	cmp	w0, #0xd
  402608:	b.eq	402564 <ferror@plt+0x824>  // b.none
  40260c:	b	402574 <ferror@plt+0x834>
  402610:	sub	sp, sp, #0x90
  402614:	stp	x22, x21, [sp, #112]
  402618:	adrp	x21, 416000 <ferror@plt+0x142c0>
  40261c:	ldr	w8, [x21, #2064]
  402620:	stp	x20, x19, [sp, #128]
  402624:	mov	x19, x0
  402628:	stp	x29, x30, [sp, #48]
  40262c:	stp	x28, x27, [sp, #64]
  402630:	stp	x26, x25, [sp, #80]
  402634:	stp	x24, x23, [sp, #96]
  402638:	add	x29, sp, #0x30
  40263c:	cbz	w8, 4026ec <ferror@plt+0x9ac>
  402640:	adrp	x22, 416000 <ferror@plt+0x142c0>
  402644:	str	xzr, [x22, #2104]
  402648:	ldr	w8, [x19, #72]
  40264c:	mov	w9, #0x52                  	// #82
  402650:	and	w8, w8, w9
  402654:	cmp	w8, #0x10
  402658:	b.ne	4026ec <ferror@plt+0x9ac>  // b.any
  40265c:	ldr	x8, [x19, #8]
  402660:	mov	x0, x19
  402664:	ldr	x8, [x8, #496]
  402668:	blr	x8
  40266c:	tbnz	x0, #63, 402bfc <ferror@plt+0xebc>
  402670:	cbz	x0, 402680 <ferror@plt+0x940>
  402674:	bl	401a50 <xmalloc@plt>
  402678:	mov	x20, x0
  40267c:	b	402684 <ferror@plt+0x944>
  402680:	mov	x20, xzr
  402684:	ldr	x8, [x19, #8]
  402688:	mov	x0, x19
  40268c:	mov	x1, x20
  402690:	ldr	x8, [x8, #504]
  402694:	blr	x8
  402698:	tbnz	x0, #63, 402bfc <ferror@plt+0xebc>
  40269c:	cbz	x0, 4026e4 <ferror@plt+0x9a4>
  4026a0:	sub	x8, x20, #0x8
  4026a4:	b	4026b4 <ferror@plt+0x974>
  4026a8:	add	x9, x0, #0x1
  4026ac:	cmp	x9, #0x1
  4026b0:	b.le	4026e4 <ferror@plt+0x9a4>
  4026b4:	ldr	x9, [x8, x0, lsl #3]
  4026b8:	sub	x0, x0, #0x1
  4026bc:	ldr	x10, [x9, #32]
  4026c0:	ldrb	w10, [x10, #33]
  4026c4:	tbz	w10, #4, 4026a8 <ferror@plt+0x968>
  4026c8:	ldrb	w10, [x9, #25]
  4026cc:	tbnz	w10, #0, 4026a8 <ferror@plt+0x968>
  4026d0:	ldr	x9, [x9, #16]
  4026d4:	ldr	x10, [x22, #2104]
  4026d8:	add	x9, x10, x9
  4026dc:	str	x9, [x22, #2104]
  4026e0:	b	4026a8 <ferror@plt+0x968>
  4026e4:	mov	x0, x20
  4026e8:	bl	401bc0 <free@plt>
  4026ec:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4026f0:	ldr	w22, [x8, #2040]
  4026f4:	cmp	w22, #0x1
  4026f8:	b.ne	402980 <ferror@plt+0xc40>  // b.any
  4026fc:	adrp	x1, 402000 <ferror@plt+0x2c0>
  402700:	adrp	x22, 416000 <ferror@plt+0x142c0>
  402704:	adrp	x20, 416000 <ferror@plt+0x142c0>
  402708:	adrp	x23, 416000 <ferror@plt+0x142c0>
  40270c:	add	x1, x1, #0xc04
  402710:	mov	x0, x19
  402714:	mov	x2, xzr
  402718:	str	xzr, [x22, #2008]
  40271c:	str	xzr, [x20, #2016]
  402720:	str	wzr, [x23, #2024]
  402724:	bl	401cc0 <bfd_map_over_sections@plt>
  402728:	ldr	w8, [x21, #2064]
  40272c:	cbz	w8, 402758 <ferror@plt+0xa18>
  402730:	ldr	w8, [x23, #2024]
  402734:	cmp	w8, #0x4
  402738:	b.gt	402744 <ferror@plt+0xa04>
  40273c:	mov	w8, #0x5                   	// #5
  402740:	str	w8, [x23, #2024]
  402744:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402748:	ldr	x8, [x8, #2104]
  40274c:	ldr	x9, [x22, #2008]
  402750:	add	x8, x9, x8
  402754:	str	x8, [x22, #2008]
  402758:	adrp	x28, 416000 <ferror@plt+0x142c0>
  40275c:	ldr	w8, [x28, #2044]
  402760:	ldr	x2, [x20, #2016]
  402764:	adrp	x25, 405000 <ferror@plt+0x32c0>
  402768:	adrp	x26, 404000 <ferror@plt+0x22c0>
  40276c:	add	x25, x25, #0xcd
  402770:	add	x26, x26, #0xee3
  402774:	adrp	x27, 404000 <ferror@plt+0x22c0>
  402778:	cmp	w8, #0x1
  40277c:	add	x27, x27, #0xedf
  402780:	csel	x9, x26, x25, eq  // eq = none
  402784:	cmp	w8, #0x0
  402788:	csel	x1, x27, x9, eq  // eq = none
  40278c:	add	x0, sp, #0x8
  402790:	bl	401980 <sprintf@plt>
  402794:	add	x0, sp, #0x8
  402798:	bl	401900 <strlen@plt>
  40279c:	ldr	w8, [x28, #2044]
  4027a0:	cmp	w0, #0x4
  4027a4:	mov	w20, #0x4                   	// #4
  4027a8:	ldr	x2, [x22, #2008]
  4027ac:	adrp	x24, 416000 <ferror@plt+0x142c0>
  4027b0:	csel	w9, w0, w20, hi  // hi = pmore
  4027b4:	cmp	w8, #0x1
  4027b8:	str	w9, [x24, #2028]
  4027bc:	csel	x9, x26, x25, eq  // eq = none
  4027c0:	cmp	w8, #0x0
  4027c4:	csel	x1, x27, x9, eq  // eq = none
  4027c8:	add	x0, sp, #0x8
  4027cc:	bl	401980 <sprintf@plt>
  4027d0:	add	x0, sp, #0x8
  4027d4:	bl	401900 <strlen@plt>
  4027d8:	cmp	w0, #0x4
  4027dc:	adrp	x28, 416000 <ferror@plt+0x142c0>
  4027e0:	csel	w8, w0, w20, hi  // hi = pmore
  4027e4:	str	w8, [x28, #2032]
  4027e8:	str	xzr, [x22, #2008]
  4027ec:	ldr	x1, [x19]
  4027f0:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4027f4:	add	x0, x0, #0xe9c
  4027f8:	bl	401cb0 <printf@plt>
  4027fc:	ldr	x8, [x19, #208]
  402800:	cbz	x8, 402814 <ferror@plt+0xad4>
  402804:	ldr	x1, [x8]
  402808:	adrp	x0, 404000 <ferror@plt+0x22c0>
  40280c:	add	x0, x0, #0xea1
  402810:	bl	401cb0 <printf@plt>
  402814:	ldr	w1, [x23, #2024]
  402818:	ldr	w3, [x28, #2032]
  40281c:	ldr	w5, [x24, #2028]
  402820:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402824:	adrp	x2, 404000 <ferror@plt+0x22c0>
  402828:	adrp	x4, 404000 <ferror@plt+0x22c0>
  40282c:	adrp	x6, 404000 <ferror@plt+0x22c0>
  402830:	add	x0, x0, #0xeaa
  402834:	add	x2, x2, #0xebe
  402838:	add	x4, x4, #0xb11
  40283c:	add	x6, x6, #0xec6
  402840:	bl	401cb0 <printf@plt>
  402844:	adrp	x1, 402000 <ferror@plt+0x2c0>
  402848:	add	x1, x1, #0xc94
  40284c:	mov	x0, x19
  402850:	mov	x2, xzr
  402854:	bl	401cc0 <bfd_map_over_sections@plt>
  402858:	ldr	w8, [x21, #2064]
  40285c:	cbz	w8, 40291c <ferror@plt+0xbdc>
  402860:	adrp	x21, 416000 <ferror@plt+0x142c0>
  402864:	add	x21, x21, #0x7fc
  402868:	ldur	x19, [x21, #60]
  40286c:	ldr	x8, [x22, #2008]
  402870:	ldr	w1, [x23, #2024]
  402874:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402878:	adrp	x2, 404000 <ferror@plt+0x22c0>
  40287c:	add	x8, x8, x19
  402880:	add	x0, x0, #0xed1
  402884:	add	x2, x2, #0xecb
  402888:	str	x8, [x22, #2008]
  40288c:	bl	401cb0 <printf@plt>
  402890:	ldr	w8, [x21]
  402894:	ldr	w20, [x28, #2032]
  402898:	add	x0, sp, #0x8
  40289c:	mov	x2, x19
  4028a0:	cmp	w8, #0x1
  4028a4:	csel	x9, x26, x25, eq  // eq = none
  4028a8:	cmp	w8, #0x0
  4028ac:	csel	x1, x27, x9, eq  // eq = none
  4028b0:	bl	401980 <sprintf@plt>
  4028b4:	adrp	x19, 405000 <ferror@plt+0x32c0>
  4028b8:	add	x19, x19, #0x255
  4028bc:	add	x2, sp, #0x8
  4028c0:	mov	x0, x19
  4028c4:	mov	w1, w20
  4028c8:	bl	401cb0 <printf@plt>
  4028cc:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4028d0:	add	x0, x0, #0xed5
  4028d4:	bl	401cb0 <printf@plt>
  4028d8:	ldr	w8, [x21]
  4028dc:	ldr	w20, [x24, #2028]
  4028e0:	add	x0, sp, #0x8
  4028e4:	mov	x2, xzr
  4028e8:	cmp	w8, #0x1
  4028ec:	csel	x9, x26, x25, eq  // eq = none
  4028f0:	cmp	w8, #0x0
  4028f4:	csel	x1, x27, x9, eq  // eq = none
  4028f8:	bl	401980 <sprintf@plt>
  4028fc:	add	x2, sp, #0x8
  402900:	mov	x0, x19
  402904:	mov	w1, w20
  402908:	bl	401cb0 <printf@plt>
  40290c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402910:	ldr	x1, [x8, #872]
  402914:	mov	w0, #0xa                   	// #10
  402918:	bl	401990 <putc@plt>
  40291c:	ldr	w1, [x23, #2024]
  402920:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402924:	adrp	x2, 404000 <ferror@plt+0x22c0>
  402928:	add	x0, x0, #0xed1
  40292c:	add	x2, x2, #0xed9
  402930:	bl	401cb0 <printf@plt>
  402934:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402938:	ldr	w8, [x8, #2044]
  40293c:	ldr	x2, [x22, #2008]
  402940:	ldr	w19, [x28, #2032]
  402944:	add	x0, sp, #0x8
  402948:	cmp	w8, #0x1
  40294c:	csel	x9, x26, x25, eq  // eq = none
  402950:	cmp	w8, #0x0
  402954:	csel	x1, x27, x9, eq  // eq = none
  402958:	bl	401980 <sprintf@plt>
  40295c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  402960:	add	x0, x0, #0x255
  402964:	add	x2, sp, #0x8
  402968:	mov	w1, w19
  40296c:	bl	401cb0 <printf@plt>
  402970:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402974:	add	x0, x0, #0xe3d
  402978:	bl	401b40 <puts@plt>
  40297c:	b	402bdc <ferror@plt+0xe9c>
  402980:	adrp	x21, 416000 <ferror@plt+0x142c0>
  402984:	adrp	x1, 402000 <ferror@plt+0x2c0>
  402988:	cmp	w22, #0x0
  40298c:	mov	w8, #0xa                   	// #10
  402990:	mov	w9, #0x7                   	// #7
  402994:	add	x21, x21, #0x814
  402998:	add	x1, x1, #0xdd8
  40299c:	mov	x0, x19
  4029a0:	mov	x2, xzr
  4029a4:	csel	w20, w9, w8, eq  // eq = none
  4029a8:	stur	xzr, [x21, #52]
  4029ac:	stur	xzr, [x21, #44]
  4029b0:	stur	xzr, [x21, #60]
  4029b4:	bl	401cc0 <bfd_map_over_sections@plt>
  4029b8:	ldur	x8, [x21, #36]
  4029bc:	ldur	x9, [x21, #44]
  4029c0:	ldr	w10, [x21]
  4029c4:	adrp	x24, 416000 <ferror@plt+0x142c0>
  4029c8:	add	x24, x24, #0x7f8
  4029cc:	add	x8, x9, x8
  4029d0:	add	w9, w10, #0x1
  4029d4:	stur	x8, [x21, #44]
  4029d8:	str	w9, [x21]
  4029dc:	cbnz	w10, 402a10 <ferror@plt+0xcd0>
  4029e0:	ldp	w8, w9, [x24]
  4029e4:	adrp	x10, 404000 <ferror@plt+0x22c0>
  4029e8:	adrp	x11, 404000 <ferror@plt+0x22c0>
  4029ec:	add	x10, x10, #0xf19
  4029f0:	add	x11, x11, #0xee8
  4029f4:	adrp	x12, 404000 <ferror@plt+0x22c0>
  4029f8:	cmp	w9, #0x1
  4029fc:	add	x12, x12, #0xf4a
  402a00:	csel	x9, x11, x10, eq  // eq = none
  402a04:	cmp	w8, #0x0
  402a08:	csel	x0, x9, x12, eq  // eq = none
  402a0c:	bl	401b40 <puts@plt>
  402a10:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402a14:	add	x10, x10, #0x804
  402a18:	ldur	x2, [x10, #76]
  402a1c:	ldur	x8, [x10, #68]
  402a20:	ldur	x9, [x10, #60]
  402a24:	ldr	w10, [x10]
  402a28:	add	x11, x8, x2
  402a2c:	add	x21, x11, x9
  402a30:	cbz	w10, 402a58 <ferror@plt+0xd18>
  402a34:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402a38:	add	x10, x10, #0x820
  402a3c:	ldp	x11, x12, [x10]
  402a40:	ldr	x13, [x10, #16]
  402a44:	add	x11, x11, x2
  402a48:	add	x8, x12, x8
  402a4c:	add	x9, x13, x9
  402a50:	stp	x11, x8, [x10]
  402a54:	str	x9, [x10, #16]
  402a58:	ldr	w8, [x24, #4]
  402a5c:	adrp	x26, 405000 <ferror@plt+0x32c0>
  402a60:	adrp	x27, 404000 <ferror@plt+0x22c0>
  402a64:	add	x26, x26, #0xcd
  402a68:	add	x27, x27, #0xee3
  402a6c:	adrp	x28, 404000 <ferror@plt+0x22c0>
  402a70:	cmp	w8, #0x1
  402a74:	add	x28, x28, #0xedf
  402a78:	csel	x9, x27, x26, eq  // eq = none
  402a7c:	cmp	w8, #0x0
  402a80:	csel	x1, x28, x9, eq  // eq = none
  402a84:	add	x0, sp, #0x8
  402a88:	bl	401980 <sprintf@plt>
  402a8c:	adrp	x23, 405000 <ferror@plt+0x32c0>
  402a90:	add	x23, x23, #0x255
  402a94:	add	x2, sp, #0x8
  402a98:	mov	x0, x23
  402a9c:	mov	w1, w20
  402aa0:	bl	401cb0 <printf@plt>
  402aa4:	adrp	x25, 416000 <ferror@plt+0x142c0>
  402aa8:	ldr	x1, [x25, #872]
  402aac:	cmp	w22, #0x0
  402ab0:	mov	w8, #0x20                  	// #32
  402ab4:	mov	w9, #0x9                   	// #9
  402ab8:	csel	w22, w9, w8, eq  // eq = none
  402abc:	mov	w0, w22
  402ac0:	bl	401990 <putc@plt>
  402ac4:	ldr	w8, [x24, #4]
  402ac8:	ldr	x2, [x24, #80]
  402acc:	add	x0, sp, #0x8
  402ad0:	cmp	w8, #0x1
  402ad4:	csel	x9, x27, x26, eq  // eq = none
  402ad8:	cmp	w8, #0x0
  402adc:	csel	x1, x28, x9, eq  // eq = none
  402ae0:	bl	401980 <sprintf@plt>
  402ae4:	add	x2, sp, #0x8
  402ae8:	mov	x0, x23
  402aec:	mov	w1, w20
  402af0:	bl	401cb0 <printf@plt>
  402af4:	ldr	x1, [x25, #872]
  402af8:	mov	w0, w22
  402afc:	bl	401990 <putc@plt>
  402b00:	ldr	w8, [x24, #4]
  402b04:	ldr	x2, [x24, #72]
  402b08:	add	x0, sp, #0x8
  402b0c:	cmp	w8, #0x1
  402b10:	csel	x9, x27, x26, eq  // eq = none
  402b14:	cmp	w8, #0x0
  402b18:	csel	x1, x28, x9, eq  // eq = none
  402b1c:	bl	401980 <sprintf@plt>
  402b20:	add	x2, sp, #0x8
  402b24:	mov	x0, x23
  402b28:	mov	w1, w20
  402b2c:	bl	401cb0 <printf@plt>
  402b30:	ldr	x1, [x25, #872]
  402b34:	mov	w0, w22
  402b38:	bl	401990 <putc@plt>
  402b3c:	ldr	w8, [x24]
  402b40:	cbz	w8, 402b80 <ferror@plt+0xe40>
  402b44:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402b48:	ldr	w8, [x8, #2044]
  402b4c:	add	x0, sp, #0x8
  402b50:	mov	x2, x21
  402b54:	cmp	w8, #0x1
  402b58:	csel	x9, x27, x26, eq  // eq = none
  402b5c:	cmp	w8, #0x0
  402b60:	csel	x1, x28, x9, eq  // eq = none
  402b64:	bl	401980 <sprintf@plt>
  402b68:	adrp	x0, 405000 <ferror@plt+0x32c0>
  402b6c:	add	x0, x0, #0x255
  402b70:	add	x2, sp, #0x8
  402b74:	mov	w1, w20
  402b78:	bl	401cb0 <printf@plt>
  402b7c:	b	402bac <ferror@plt+0xe6c>
  402b80:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402b84:	ldr	w8, [x8, #2044]
  402b88:	adrp	x9, 404000 <ferror@plt+0x22c0>
  402b8c:	adrp	x10, 404000 <ferror@plt+0x22c0>
  402b90:	add	x9, x9, #0xb26
  402b94:	add	x10, x10, #0xb1c
  402b98:	cmp	w8, #0x1
  402b9c:	csel	x0, x10, x9, eq  // eq = none
  402ba0:	mov	x1, x21
  402ba4:	mov	x2, x21
  402ba8:	bl	401cb0 <printf@plt>
  402bac:	ldr	x1, [x25, #872]
  402bb0:	mov	w0, w22
  402bb4:	bl	401990 <putc@plt>
  402bb8:	ldr	x0, [x19]
  402bbc:	ldr	x1, [x25, #872]
  402bc0:	bl	401910 <fputs@plt>
  402bc4:	ldr	x8, [x19, #208]
  402bc8:	cbz	x8, 402bdc <ferror@plt+0xe9c>
  402bcc:	ldr	x1, [x8]
  402bd0:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402bd4:	add	x0, x0, #0xea1
  402bd8:	bl	401cb0 <printf@plt>
  402bdc:	ldp	x20, x19, [sp, #128]
  402be0:	ldp	x22, x21, [sp, #112]
  402be4:	ldp	x24, x23, [sp, #96]
  402be8:	ldp	x26, x25, [sp, #80]
  402bec:	ldp	x28, x27, [sp, #64]
  402bf0:	ldp	x29, x30, [sp, #48]
  402bf4:	add	sp, sp, #0x90
  402bf8:	ret
  402bfc:	ldr	x0, [x19]
  402c00:	bl	403108 <ferror@plt+0x13c8>
  402c04:	stp	x29, x30, [sp, #-32]!
  402c08:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c0c:	add	x8, x8, #0x488
  402c10:	cmp	x1, x8
  402c14:	stp	x20, x19, [sp, #16]
  402c18:	mov	x29, sp
  402c1c:	b.eq	402c88 <ferror@plt+0xf48>  // b.none
  402c20:	ldr	w8, [x1, #32]
  402c24:	mov	x19, x1
  402c28:	cbz	w8, 402c88 <ferror@plt+0xf48>
  402c2c:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402c30:	add	x9, x9, #0x5a0
  402c34:	cmp	x19, x9
  402c38:	b.eq	402c88 <ferror@plt+0xf48>  // b.none
  402c3c:	tbnz	w8, #12, 402c88 <ferror@plt+0xf48>
  402c40:	ldr	x0, [x19]
  402c44:	ldr	x20, [x19, #56]
  402c48:	bl	401900 <strlen@plt>
  402c4c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c50:	ldr	w9, [x8, #2024]
  402c54:	cmp	w9, w0
  402c58:	b.ge	402c60 <ferror@plt+0xf20>  // b.tcont
  402c5c:	str	w0, [x8, #2024]
  402c60:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402c64:	ldr	x10, [x9, #2008]
  402c68:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c6c:	add	x10, x10, x20
  402c70:	str	x10, [x9, #2008]
  402c74:	ldr	x9, [x19, #40]
  402c78:	ldr	x10, [x8, #2016]
  402c7c:	cmp	x9, x10
  402c80:	b.ls	402c88 <ferror@plt+0xf48>  // b.plast
  402c84:	str	x9, [x8, #2016]
  402c88:	ldp	x20, x19, [sp, #16]
  402c8c:	ldp	x29, x30, [sp], #32
  402c90:	ret
  402c94:	sub	sp, sp, #0x80
  402c98:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402c9c:	add	x8, x8, #0x488
  402ca0:	cmp	x1, x8
  402ca4:	stp	x29, x30, [sp, #48]
  402ca8:	str	x25, [sp, #64]
  402cac:	stp	x24, x23, [sp, #80]
  402cb0:	stp	x22, x21, [sp, #96]
  402cb4:	stp	x20, x19, [sp, #112]
  402cb8:	add	x29, sp, #0x30
  402cbc:	b.eq	402dbc <ferror@plt+0x107c>  // b.none
  402cc0:	ldr	w8, [x1, #32]
  402cc4:	cbz	w8, 402dbc <ferror@plt+0x107c>
  402cc8:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402ccc:	add	x9, x9, #0x5a0
  402cd0:	cmp	x1, x9
  402cd4:	b.eq	402dbc <ferror@plt+0x107c>  // b.none
  402cd8:	tbnz	w8, #12, 402dbc <ferror@plt+0x107c>
  402cdc:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402ce0:	ldr	x19, [x1, #56]
  402ce4:	ldr	x9, [x8, #2008]
  402ce8:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402cec:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402cf0:	add	x0, x0, #0xed1
  402cf4:	add	x9, x9, x19
  402cf8:	str	x9, [x8, #2008]
  402cfc:	ldr	x2, [x1]
  402d00:	ldr	x20, [x1, #40]
  402d04:	ldr	w1, [x10, #2024]
  402d08:	bl	401cb0 <printf@plt>
  402d0c:	adrp	x22, 416000 <ferror@plt+0x142c0>
  402d10:	ldr	w9, [x22, #2044]
  402d14:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402d18:	adrp	x23, 405000 <ferror@plt+0x32c0>
  402d1c:	adrp	x24, 404000 <ferror@plt+0x22c0>
  402d20:	add	x23, x23, #0xcd
  402d24:	add	x24, x24, #0xee3
  402d28:	adrp	x25, 404000 <ferror@plt+0x22c0>
  402d2c:	ldr	w21, [x8, #2032]
  402d30:	cmp	w9, #0x1
  402d34:	add	x25, x25, #0xedf
  402d38:	csel	x8, x24, x23, eq  // eq = none
  402d3c:	cmp	w9, #0x0
  402d40:	csel	x1, x25, x8, eq  // eq = none
  402d44:	add	x0, sp, #0x8
  402d48:	mov	x2, x19
  402d4c:	bl	401980 <sprintf@plt>
  402d50:	adrp	x19, 405000 <ferror@plt+0x32c0>
  402d54:	add	x19, x19, #0x255
  402d58:	add	x2, sp, #0x8
  402d5c:	mov	x0, x19
  402d60:	mov	w1, w21
  402d64:	bl	401cb0 <printf@plt>
  402d68:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402d6c:	add	x0, x0, #0xed5
  402d70:	bl	401cb0 <printf@plt>
  402d74:	ldr	w8, [x22, #2044]
  402d78:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402d7c:	ldr	w21, [x9, #2028]
  402d80:	add	x0, sp, #0x8
  402d84:	cmp	w8, #0x1
  402d88:	csel	x9, x24, x23, eq  // eq = none
  402d8c:	cmp	w8, #0x0
  402d90:	csel	x1, x25, x9, eq  // eq = none
  402d94:	mov	x2, x20
  402d98:	bl	401980 <sprintf@plt>
  402d9c:	add	x2, sp, #0x8
  402da0:	mov	x0, x19
  402da4:	mov	w1, w21
  402da8:	bl	401cb0 <printf@plt>
  402dac:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402db0:	ldr	x1, [x8, #872]
  402db4:	mov	w0, #0xa                   	// #10
  402db8:	bl	401990 <putc@plt>
  402dbc:	ldp	x20, x19, [sp, #112]
  402dc0:	ldp	x22, x21, [sp, #96]
  402dc4:	ldp	x24, x23, [sp, #80]
  402dc8:	ldr	x25, [sp, #64]
  402dcc:	ldp	x29, x30, [sp, #48]
  402dd0:	add	sp, sp, #0x80
  402dd4:	ret
  402dd8:	ldr	w9, [x1, #32]
  402ddc:	tbz	w9, #0, 402e28 <ferror@plt+0x10e8>
  402de0:	ldr	x8, [x1, #56]
  402de4:	tbnz	w9, #4, 402e14 <ferror@plt+0x10d4>
  402de8:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402dec:	add	x10, x10, #0x7f8
  402df0:	ldr	w11, [x10], #88
  402df4:	tbz	w9, #3, 402dfc <ferror@plt+0x10bc>
  402df8:	cbz	w11, 402e1c <ferror@plt+0x10dc>
  402dfc:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402e00:	add	x10, x10, #0x840
  402e04:	add	x11, x10, #0x8
  402e08:	tst	w9, #0x100
  402e0c:	csel	x10, x10, x11, eq  // eq = none
  402e10:	b	402e1c <ferror@plt+0x10dc>
  402e14:	adrp	x10, 416000 <ferror@plt+0x142c0>
  402e18:	add	x10, x10, #0x850
  402e1c:	ldr	x9, [x10]
  402e20:	add	x8, x9, x8
  402e24:	str	x8, [x10]
  402e28:	ret
  402e2c:	stp	x29, x30, [sp, #-32]!
  402e30:	stp	x20, x19, [sp, #16]
  402e34:	mov	x29, sp
  402e38:	mov	x19, x0
  402e3c:	bl	401a30 <bfd_get_error@plt>
  402e40:	cbnz	w0, 402e5c <ferror@plt+0x111c>
  402e44:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402e48:	add	x1, x1, #0xf7f
  402e4c:	mov	w2, #0x5                   	// #5
  402e50:	mov	x0, xzr
  402e54:	bl	401c70 <dcgettext@plt>
  402e58:	b	402e60 <ferror@plt+0x1120>
  402e5c:	bl	401c60 <bfd_errmsg@plt>
  402e60:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402e64:	mov	x20, x0
  402e68:	ldr	x0, [x8, #872]
  402e6c:	bl	401c00 <fflush@plt>
  402e70:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402e74:	adrp	x9, 416000 <ferror@plt+0x142c0>
  402e78:	ldr	x0, [x8, #848]
  402e7c:	ldr	x2, [x9, #2160]
  402e80:	cbnz	x19, 402e9c <ferror@plt+0x115c>
  402e84:	mov	x3, x20
  402e88:	ldp	x20, x19, [sp, #16]
  402e8c:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402e90:	add	x1, x1, #0xf9a
  402e94:	ldp	x29, x30, [sp], #32
  402e98:	b	401d20 <fprintf@plt>
  402e9c:	mov	x3, x19
  402ea0:	mov	x4, x20
  402ea4:	ldp	x20, x19, [sp, #16]
  402ea8:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402eac:	add	x1, x1, #0xf96
  402eb0:	ldp	x29, x30, [sp], #32
  402eb4:	b	401d20 <fprintf@plt>
  402eb8:	sub	sp, sp, #0x130
  402ebc:	stp	x29, x30, [sp, #224]
  402ec0:	add	x29, sp, #0xe0
  402ec4:	str	x28, [sp, #240]
  402ec8:	stp	x24, x23, [sp, #256]
  402ecc:	stp	x22, x21, [sp, #272]
  402ed0:	stp	x20, x19, [sp, #288]
  402ed4:	mov	x19, x3
  402ed8:	mov	x22, x2
  402edc:	mov	x23, x1
  402ee0:	mov	x21, x0
  402ee4:	stp	x4, x5, [x29, #-96]
  402ee8:	stp	x6, x7, [x29, #-80]
  402eec:	stp	q0, q1, [sp]
  402ef0:	stp	q2, q3, [sp, #32]
  402ef4:	stp	q4, q5, [sp, #64]
  402ef8:	stp	q6, q7, [sp, #96]
  402efc:	bl	401a30 <bfd_get_error@plt>
  402f00:	cbnz	w0, 402f1c <ferror@plt+0x11dc>
  402f04:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402f08:	add	x1, x1, #0xf7f
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	mov	x0, xzr
  402f14:	bl	401c70 <dcgettext@plt>
  402f18:	b	402f20 <ferror@plt+0x11e0>
  402f1c:	bl	401c60 <bfd_errmsg@plt>
  402f20:	adrp	x8, 416000 <ferror@plt+0x142c0>
  402f24:	mov	x20, x0
  402f28:	ldr	x0, [x8, #872]
  402f2c:	bl	401c00 <fflush@plt>
  402f30:	adrp	x24, 416000 <ferror@plt+0x142c0>
  402f34:	adrp	x11, 416000 <ferror@plt+0x142c0>
  402f38:	sub	x9, x29, #0x60
  402f3c:	ldr	x1, [x24, #848]
  402f40:	ldr	x0, [x11, #2160]
  402f44:	add	x8, x29, #0x50
  402f48:	add	x9, x9, #0x20
  402f4c:	mov	x10, sp
  402f50:	stp	x8, x9, [x29, #-32]
  402f54:	mov	x8, #0xffffffffffffffe0    	// #-32
  402f58:	add	x10, x10, #0x80
  402f5c:	movk	x8, #0xff80, lsl #32
  402f60:	stp	x10, x8, [x29, #-16]
  402f64:	bl	401910 <fputs@plt>
  402f68:	cbz	x23, 402f80 <ferror@plt+0x1240>
  402f6c:	cbnz	x21, 402f7c <ferror@plt+0x123c>
  402f70:	mov	x0, x23
  402f74:	bl	40301c <ferror@plt+0x12dc>
  402f78:	mov	x21, x0
  402f7c:	cbnz	x22, 402ff8 <ferror@plt+0x12b8>
  402f80:	ldr	x0, [x24, #848]
  402f84:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402f88:	add	x1, x1, #0xfee
  402f8c:	mov	x2, x21
  402f90:	bl	401d20 <fprintf@plt>
  402f94:	cbz	x19, 402fc8 <ferror@plt+0x1288>
  402f98:	ldr	x3, [x24, #848]
  402f9c:	adrp	x0, 404000 <ferror@plt+0x22c0>
  402fa0:	add	x0, x0, #0xfad
  402fa4:	mov	w1, #0x2                   	// #2
  402fa8:	mov	w2, #0x1                   	// #1
  402fac:	bl	401be0 <fwrite@plt>
  402fb0:	ldp	q0, q1, [x29, #-32]
  402fb4:	ldr	x0, [x24, #848]
  402fb8:	sub	x2, x29, #0x40
  402fbc:	mov	x1, x19
  402fc0:	stp	q0, q1, [x29, #-64]
  402fc4:	bl	401ca0 <vfprintf@plt>
  402fc8:	ldr	x0, [x24, #848]
  402fcc:	adrp	x1, 404000 <ferror@plt+0x22c0>
  402fd0:	add	x1, x1, #0xf9c
  402fd4:	mov	x2, x20
  402fd8:	bl	401d20 <fprintf@plt>
  402fdc:	ldp	x20, x19, [sp, #288]
  402fe0:	ldp	x22, x21, [sp, #272]
  402fe4:	ldp	x24, x23, [sp, #256]
  402fe8:	ldr	x28, [sp, #240]
  402fec:	ldp	x29, x30, [sp, #224]
  402ff0:	add	sp, sp, #0x130
  402ff4:	ret
  402ff8:	ldr	x3, [x22]
  402ffc:	ldr	x0, [x24, #848]
  403000:	cbz	x3, 402f84 <ferror@plt+0x1244>
  403004:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403008:	add	x1, x1, #0xfa2
  40300c:	mov	x2, x21
  403010:	bl	401d20 <fprintf@plt>
  403014:	cbnz	x19, 402f98 <ferror@plt+0x1258>
  403018:	b	402fc8 <ferror@plt+0x1288>
  40301c:	stp	x29, x30, [sp, #-48]!
  403020:	stp	x22, x21, [sp, #16]
  403024:	stp	x20, x19, [sp, #32]
  403028:	mov	x29, sp
  40302c:	cbz	x0, 4030e8 <ferror@plt+0x13a8>
  403030:	ldr	x8, [x0, #208]
  403034:	mov	x19, x0
  403038:	cbz	x8, 4030d4 <ferror@plt+0x1394>
  40303c:	ldrb	w9, [x8, #76]
  403040:	tbnz	w9, #7, 4030d4 <ferror@plt+0x1394>
  403044:	ldr	x20, [x8]
  403048:	mov	x0, x20
  40304c:	bl	401900 <strlen@plt>
  403050:	ldr	x21, [x19]
  403054:	mov	x22, x0
  403058:	mov	x0, x21
  40305c:	bl	401900 <strlen@plt>
  403060:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403064:	ldr	x8, [x8, #2136]
  403068:	add	x9, x22, x0
  40306c:	add	x22, x9, #0x3
  403070:	cmp	x22, x8
  403074:	b.ls	4030b0 <ferror@plt+0x1370>  // b.plast
  403078:	cbz	x8, 403088 <ferror@plt+0x1348>
  40307c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403080:	ldr	x0, [x8, #2144]
  403084:	bl	401bc0 <free@plt>
  403088:	adrp	x20, 416000 <ferror@plt+0x142c0>
  40308c:	add	x0, x22, x22, lsr #1
  403090:	add	x20, x20, #0x858
  403094:	str	x0, [x20]
  403098:	bl	401a50 <xmalloc@plt>
  40309c:	str	x0, [x20, #8]
  4030a0:	ldr	x8, [x19, #208]
  4030a4:	ldr	x21, [x19]
  4030a8:	ldr	x20, [x8]
  4030ac:	b	4030b8 <ferror@plt+0x1378>
  4030b0:	adrp	x8, 416000 <ferror@plt+0x142c0>
  4030b4:	ldr	x0, [x8, #2144]
  4030b8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4030bc:	add	x1, x1, #0x1f9
  4030c0:	mov	x2, x20
  4030c4:	mov	x3, x21
  4030c8:	bl	401980 <sprintf@plt>
  4030cc:	adrp	x19, 416000 <ferror@plt+0x142c0>
  4030d0:	add	x19, x19, #0x860
  4030d4:	ldr	x0, [x19]
  4030d8:	ldp	x20, x19, [sp, #32]
  4030dc:	ldp	x22, x21, [sp, #16]
  4030e0:	ldp	x29, x30, [sp], #48
  4030e4:	ret
  4030e8:	adrp	x0, 405000 <ferror@plt+0x32c0>
  4030ec:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4030f0:	adrp	x3, 405000 <ferror@plt+0x32c0>
  4030f4:	add	x0, x0, #0x1a2
  4030f8:	add	x1, x1, #0x1af
  4030fc:	add	x3, x3, #0x1c7
  403100:	mov	w2, #0x281                 	// #641
  403104:	bl	401cd0 <__assert_fail@plt>
  403108:	stp	x29, x30, [sp, #-16]!
  40310c:	mov	x29, sp
  403110:	bl	402e2c <ferror@plt+0x10ec>
  403114:	mov	w0, #0x1                   	// #1
  403118:	bl	401c30 <xexit@plt>
  40311c:	sub	sp, sp, #0x50
  403120:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403124:	ldr	x8, [x8, #872]
  403128:	stp	x20, x19, [sp, #64]
  40312c:	mov	x20, x0
  403130:	stp	x29, x30, [sp, #32]
  403134:	mov	x0, x8
  403138:	str	x21, [sp, #48]
  40313c:	add	x29, sp, #0x20
  403140:	mov	x19, x1
  403144:	bl	401c00 <fflush@plt>
  403148:	adrp	x21, 416000 <ferror@plt+0x142c0>
  40314c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403150:	ldr	x0, [x21, #848]
  403154:	ldr	x2, [x8, #2160]
  403158:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40315c:	add	x1, x1, #0xfab
  403160:	bl	401d20 <fprintf@plt>
  403164:	ldp	q1, q0, [x19]
  403168:	ldr	x0, [x21, #848]
  40316c:	mov	x2, sp
  403170:	mov	x1, x20
  403174:	stp	q1, q0, [sp]
  403178:	bl	401ca0 <vfprintf@plt>
  40317c:	ldr	x1, [x21, #848]
  403180:	mov	w0, #0xa                   	// #10
  403184:	bl	401990 <putc@plt>
  403188:	ldp	x20, x19, [sp, #64]
  40318c:	ldr	x21, [sp, #48]
  403190:	ldp	x29, x30, [sp, #32]
  403194:	add	sp, sp, #0x50
  403198:	ret
  40319c:	sub	sp, sp, #0x120
  4031a0:	stp	x29, x30, [sp, #256]
  4031a4:	add	x29, sp, #0x100
  4031a8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4031ac:	mov	x9, sp
  4031b0:	sub	x10, x29, #0x78
  4031b4:	movk	x8, #0xff80, lsl #32
  4031b8:	add	x11, x29, #0x20
  4031bc:	add	x9, x9, #0x80
  4031c0:	add	x10, x10, #0x38
  4031c4:	stp	x9, x8, [x29, #-16]
  4031c8:	stp	x11, x10, [x29, #-32]
  4031cc:	stp	x1, x2, [x29, #-120]
  4031d0:	stp	x3, x4, [x29, #-104]
  4031d4:	stp	x5, x6, [x29, #-88]
  4031d8:	stur	x7, [x29, #-72]
  4031dc:	stp	q0, q1, [sp]
  4031e0:	ldp	q0, q1, [x29, #-32]
  4031e4:	sub	x1, x29, #0x40
  4031e8:	str	x28, [sp, #272]
  4031ec:	stp	q2, q3, [sp, #32]
  4031f0:	stp	q4, q5, [sp, #64]
  4031f4:	stp	q6, q7, [sp, #96]
  4031f8:	stp	q0, q1, [x29, #-64]
  4031fc:	bl	40311c <ferror@plt+0x13dc>
  403200:	mov	w0, #0x1                   	// #1
  403204:	bl	401c30 <xexit@plt>
  403208:	sub	sp, sp, #0x150
  40320c:	stp	x29, x30, [sp, #288]
  403210:	add	x29, sp, #0x120
  403214:	mov	x8, #0xffffffffffffffc8    	// #-56
  403218:	mov	x9, sp
  40321c:	add	x10, sp, #0x88
  403220:	movk	x8, #0xff80, lsl #32
  403224:	add	x11, x29, #0x30
  403228:	add	x9, x9, #0x80
  40322c:	add	x10, x10, #0x38
  403230:	adrp	x12, 416000 <ferror@plt+0x142c0>
  403234:	stp	x9, x8, [x29, #-48]
  403238:	stp	x11, x10, [x29, #-64]
  40323c:	stp	x20, x19, [sp, #320]
  403240:	mov	x19, x0
  403244:	stp	q0, q1, [sp]
  403248:	ldr	x0, [x12, #872]
  40324c:	ldp	q0, q1, [x29, #-64]
  403250:	str	x28, [sp, #304]
  403254:	stp	x1, x2, [sp, #136]
  403258:	stp	x3, x4, [sp, #152]
  40325c:	stp	x5, x6, [sp, #168]
  403260:	str	x7, [sp, #184]
  403264:	stp	q2, q3, [sp, #32]
  403268:	stp	q4, q5, [sp, #64]
  40326c:	stp	q6, q7, [sp, #96]
  403270:	stp	q0, q1, [x29, #-96]
  403274:	bl	401c00 <fflush@plt>
  403278:	adrp	x20, 416000 <ferror@plt+0x142c0>
  40327c:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403280:	ldr	x0, [x20, #848]
  403284:	ldr	x2, [x8, #2160]
  403288:	adrp	x1, 404000 <ferror@plt+0x22c0>
  40328c:	add	x1, x1, #0xfab
  403290:	bl	401d20 <fprintf@plt>
  403294:	ldp	q0, q1, [x29, #-96]
  403298:	ldr	x0, [x20, #848]
  40329c:	sub	x2, x29, #0x20
  4032a0:	mov	x1, x19
  4032a4:	stp	q0, q1, [x29, #-32]
  4032a8:	bl	401ca0 <vfprintf@plt>
  4032ac:	ldr	x1, [x20, #848]
  4032b0:	mov	w0, #0xa                   	// #10
  4032b4:	bl	401990 <putc@plt>
  4032b8:	ldp	x20, x19, [sp, #320]
  4032bc:	ldr	x28, [sp, #304]
  4032c0:	ldp	x29, x30, [sp, #288]
  4032c4:	add	sp, sp, #0x150
  4032c8:	ret
  4032cc:	stp	x29, x30, [sp, #-32]!
  4032d0:	adrp	x0, 404000 <ferror@plt+0x22c0>
  4032d4:	add	x0, x0, #0xfb0
  4032d8:	str	x19, [sp, #16]
  4032dc:	mov	x29, sp
  4032e0:	bl	401960 <bfd_set_default_target@plt>
  4032e4:	cbz	w0, 4032f4 <ferror@plt+0x15b4>
  4032e8:	ldr	x19, [sp, #16]
  4032ec:	ldp	x29, x30, [sp], #32
  4032f0:	ret
  4032f4:	adrp	x1, 404000 <ferror@plt+0x22c0>
  4032f8:	add	x1, x1, #0xfca
  4032fc:	mov	w2, #0x5                   	// #5
  403300:	mov	x0, xzr
  403304:	bl	401c70 <dcgettext@plt>
  403308:	mov	x19, x0
  40330c:	bl	401a30 <bfd_get_error@plt>
  403310:	bl	401c60 <bfd_errmsg@plt>
  403314:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403318:	mov	x2, x0
  40331c:	add	x1, x1, #0xfb0
  403320:	mov	x0, x19
  403324:	bl	40319c <ferror@plt+0x145c>
  403328:	stp	x29, x30, [sp, #-48]!
  40332c:	stp	x20, x19, [sp, #32]
  403330:	adrp	x8, 416000 <ferror@plt+0x142c0>
  403334:	ldr	x8, [x8, #872]
  403338:	mov	x19, x0
  40333c:	str	x21, [sp, #16]
  403340:	mov	x29, sp
  403344:	mov	x0, x8
  403348:	bl	401c00 <fflush@plt>
  40334c:	adrp	x21, 416000 <ferror@plt+0x142c0>
  403350:	ldr	x20, [x21, #848]
  403354:	adrp	x1, 404000 <ferror@plt+0x22c0>
  403358:	add	x1, x1, #0xff3
  40335c:	mov	w2, #0x5                   	// #5
  403360:	mov	x0, xzr
  403364:	bl	401c70 <dcgettext@plt>
  403368:	adrp	x8, 416000 <ferror@plt+0x142c0>
  40336c:	ldr	x2, [x8, #2160]
  403370:	mov	x1, x0
  403374:	mov	x0, x20
  403378:	bl	401d20 <fprintf@plt>
  40337c:	ldr	x2, [x19]
  403380:	ldr	x1, [x21, #848]
  403384:	cbz	x2, 4033ac <ferror@plt+0x166c>
  403388:	add	x20, x19, #0x8
  40338c:	adrp	x19, 404000 <ferror@plt+0x22c0>
  403390:	add	x19, x19, #0xfef
  403394:	mov	x0, x1
  403398:	mov	x1, x19
  40339c:	bl	401d20 <fprintf@plt>
  4033a0:	ldr	x2, [x20], #8
  4033a4:	ldr	x1, [x21, #848]
  4033a8:	cbnz	x2, 403394 <ferror@plt+0x1654>
  4033ac:	ldp	x20, x19, [sp, #32]
  4033b0:	ldr	x21, [sp, #16]
  4033b4:	mov	w0, #0xa                   	// #10
  4033b8:	ldp	x29, x30, [sp], #48
  4033bc:	b	4019a0 <fputc@plt>
  4033c0:	stp	x29, x30, [sp, #-48]!
  4033c4:	stp	x20, x19, [sp, #32]
  4033c8:	mov	x19, x1
  4033cc:	stp	x22, x21, [sp, #16]
  4033d0:	mov	x29, sp
  4033d4:	cbz	x0, 403414 <ferror@plt+0x16d4>
  4033d8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4033dc:	mov	x20, x0
  4033e0:	add	x1, x1, #0x1c
  4033e4:	mov	w2, #0x5                   	// #5
  4033e8:	mov	x0, xzr
  4033ec:	bl	401c70 <dcgettext@plt>
  4033f0:	mov	x1, x0
  4033f4:	mov	x0, x19
  4033f8:	mov	x2, x20
  4033fc:	bl	401d20 <fprintf@plt>
  403400:	bl	401a10 <bfd_target_list@plt>
  403404:	ldr	x2, [x0]
  403408:	mov	x20, x0
  40340c:	cbnz	x2, 403440 <ferror@plt+0x1700>
  403410:	b	403460 <ferror@plt+0x1720>
  403414:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403418:	add	x1, x1, #0x9
  40341c:	mov	w2, #0x5                   	// #5
  403420:	bl	401c70 <dcgettext@plt>
  403424:	mov	x1, x0
  403428:	mov	x0, x19
  40342c:	bl	401d20 <fprintf@plt>
  403430:	bl	401a10 <bfd_target_list@plt>
  403434:	ldr	x2, [x0]
  403438:	mov	x20, x0
  40343c:	cbz	x2, 403460 <ferror@plt+0x1720>
  403440:	adrp	x21, 404000 <ferror@plt+0x22c0>
  403444:	add	x22, x20, #0x8
  403448:	add	x21, x21, #0xfef
  40344c:	mov	x0, x19
  403450:	mov	x1, x21
  403454:	bl	401d20 <fprintf@plt>
  403458:	ldr	x2, [x22], #8
  40345c:	cbnz	x2, 40344c <ferror@plt+0x170c>
  403460:	mov	w0, #0xa                   	// #10
  403464:	mov	x1, x19
  403468:	bl	4019a0 <fputc@plt>
  40346c:	mov	x0, x20
  403470:	ldp	x20, x19, [sp, #32]
  403474:	ldp	x22, x21, [sp, #16]
  403478:	ldp	x29, x30, [sp], #48
  40347c:	b	401bc0 <free@plt>
  403480:	stp	x29, x30, [sp, #-48]!
  403484:	stp	x20, x19, [sp, #32]
  403488:	mov	x19, x1
  40348c:	stp	x22, x21, [sp, #16]
  403490:	mov	x29, sp
  403494:	cbz	x0, 4034d4 <ferror@plt+0x1794>
  403498:	adrp	x1, 405000 <ferror@plt+0x32c0>
  40349c:	mov	x20, x0
  4034a0:	add	x1, x1, #0x4c
  4034a4:	mov	w2, #0x5                   	// #5
  4034a8:	mov	x0, xzr
  4034ac:	bl	401c70 <dcgettext@plt>
  4034b0:	mov	x1, x0
  4034b4:	mov	x0, x19
  4034b8:	mov	x2, x20
  4034bc:	bl	401d20 <fprintf@plt>
  4034c0:	bl	401950 <bfd_arch_list@plt>
  4034c4:	ldr	x2, [x0]
  4034c8:	mov	x20, x0
  4034cc:	cbnz	x2, 403500 <ferror@plt+0x17c0>
  4034d0:	b	403520 <ferror@plt+0x17e0>
  4034d4:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4034d8:	add	x1, x1, #0x33
  4034dc:	mov	w2, #0x5                   	// #5
  4034e0:	bl	401c70 <dcgettext@plt>
  4034e4:	mov	x1, x0
  4034e8:	mov	x0, x19
  4034ec:	bl	401d20 <fprintf@plt>
  4034f0:	bl	401950 <bfd_arch_list@plt>
  4034f4:	ldr	x2, [x0]
  4034f8:	mov	x20, x0
  4034fc:	cbz	x2, 403520 <ferror@plt+0x17e0>
  403500:	adrp	x21, 404000 <ferror@plt+0x22c0>
  403504:	add	x22, x20, #0x8
  403508:	add	x21, x21, #0xfef
  40350c:	mov	x0, x19
  403510:	mov	x1, x21
  403514:	bl	401d20 <fprintf@plt>
  403518:	ldr	x2, [x22], #8
  40351c:	cbnz	x2, 40350c <ferror@plt+0x17cc>
  403520:	mov	w0, #0xa                   	// #10
  403524:	mov	x1, x19
  403528:	bl	4019a0 <fputc@plt>
  40352c:	mov	x0, x20
  403530:	ldp	x20, x19, [sp, #32]
  403534:	ldp	x22, x21, [sp, #16]
  403538:	ldp	x29, x30, [sp], #48
  40353c:	b	401bc0 <free@plt>
  403540:	sub	sp, sp, #0x90
  403544:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403548:	add	x1, x1, #0x69
  40354c:	mov	w2, #0x5                   	// #5
  403550:	mov	x0, xzr
  403554:	stp	x29, x30, [sp, #48]
  403558:	stp	x28, x27, [sp, #64]
  40355c:	stp	x26, x25, [sp, #80]
  403560:	stp	x24, x23, [sp, #96]
  403564:	stp	x22, x21, [sp, #112]
  403568:	stp	x20, x19, [sp, #128]
  40356c:	add	x29, sp, #0x30
  403570:	bl	401c70 <dcgettext@plt>
  403574:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403578:	add	x1, x1, #0x85
  40357c:	bl	401cb0 <printf@plt>
  403580:	mov	x0, xzr
  403584:	bl	40494c <ferror@plt+0x2c0c>
  403588:	stp	x0, xzr, [sp, #16]
  40358c:	adrp	x0, 403000 <ferror@plt+0x12c0>
  403590:	add	x0, x0, #0xc70
  403594:	add	x1, sp, #0x10
  403598:	stp	xzr, xzr, [sp, #32]
  40359c:	bl	401bb0 <bfd_iterate_over_targets@plt>
  4035a0:	ldr	x0, [sp, #16]
  4035a4:	bl	401d10 <unlink@plt>
  4035a8:	ldr	x0, [sp, #16]
  4035ac:	bl	401bc0 <free@plt>
  4035b0:	ldr	w8, [sp, #24]
  4035b4:	cbz	w8, 4035dc <ferror@plt+0x189c>
  4035b8:	ldr	w0, [sp, #24]
  4035bc:	ldp	x20, x19, [sp, #128]
  4035c0:	ldp	x22, x21, [sp, #112]
  4035c4:	ldp	x24, x23, [sp, #96]
  4035c8:	ldp	x26, x25, [sp, #80]
  4035cc:	ldp	x28, x27, [sp, #64]
  4035d0:	ldp	x29, x30, [sp, #48]
  4035d4:	add	sp, sp, #0x90
  4035d8:	ret
  4035dc:	mov	w19, wzr
  4035e0:	mov	w20, #0x2                   	// #2
  4035e4:	mov	w0, w20
  4035e8:	mov	x1, xzr
  4035ec:	bl	401b90 <bfd_printable_arch_mach@plt>
  4035f0:	bl	401900 <strlen@plt>
  4035f4:	cmp	w19, w0
  4035f8:	add	w20, w20, #0x1
  4035fc:	csel	w19, w0, w19, lt  // lt = tstop
  403600:	cmp	w20, #0x59
  403604:	b.ne	4035e4 <ferror@plt+0x18a4>  // b.any
  403608:	adrp	x0, 405000 <ferror@plt+0x32c0>
  40360c:	add	x0, x0, #0x24c
  403610:	bl	401cf0 <getenv@plt>
  403614:	cbz	x0, 403628 <ferror@plt+0x18e8>
  403618:	mov	w2, #0xa                   	// #10
  40361c:	mov	x1, xzr
  403620:	bl	401ba0 <strtol@plt>
  403624:	cbnz	w0, 40362c <ferror@plt+0x18ec>
  403628:	mov	w0, #0x50                  	// #80
  40362c:	ldr	w8, [sp, #28]
  403630:	cmp	w8, #0x1
  403634:	b.lt	4035b8 <ferror@plt+0x1878>  // b.tstop
  403638:	mvn	w9, w19
  40363c:	add	w10, w19, #0x1
  403640:	adrp	x23, 405000 <ferror@plt+0x32c0>
  403644:	add	w9, w0, w9
  403648:	mov	w21, wzr
  40364c:	mov	w28, #0x60                  	// #96
  403650:	adrp	x22, 416000 <ferror@plt+0x142c0>
  403654:	add	x23, x23, #0x259
  403658:	stp	w9, w10, [sp, #8]
  40365c:	b	40366c <ferror@plt+0x192c>
  403660:	ldr	w8, [sp, #28]
  403664:	cmp	w21, w8
  403668:	b.ge	4035b8 <ferror@plt+0x1878>  // b.tcont
  40366c:	ldr	x9, [sp, #40]
  403670:	ldr	w27, [sp, #8]
  403674:	mov	w26, w21
  403678:	sxtw	x24, w26
  40367c:	sxtw	x20, w8
  403680:	smaddl	x25, w21, w28, x9
  403684:	mov	x21, x24
  403688:	ldr	x0, [x25]
  40368c:	bl	401900 <strlen@plt>
  403690:	mvn	w8, w0
  403694:	adds	w27, w27, w8
  403698:	b.mi	4036ac <ferror@plt+0x196c>  // b.first
  40369c:	add	x21, x21, #0x1
  4036a0:	cmp	x21, x20
  4036a4:	add	x25, x25, #0x60
  4036a8:	b.lt	403688 <ferror@plt+0x1948>  // b.tstop
  4036ac:	ldr	w1, [sp, #12]
  4036b0:	adrp	x0, 405000 <ferror@plt+0x32c0>
  4036b4:	adrp	x2, 404000 <ferror@plt+0x22c0>
  4036b8:	add	x0, x0, #0x254
  4036bc:	add	x2, x2, #0xed7
  4036c0:	bl	401cb0 <printf@plt>
  4036c4:	adrp	x25, 405000 <ferror@plt+0x32c0>
  4036c8:	cmp	w26, w21
  4036cc:	add	x25, x25, #0xc8
  4036d0:	b.ne	40373c <ferror@plt+0x19fc>  // b.any
  4036d4:	ldr	x1, [x22, #872]
  4036d8:	mov	w0, #0xa                   	// #10
  4036dc:	bl	401990 <putc@plt>
  4036e0:	mov	w26, #0x2                   	// #2
  4036e4:	b	4036f4 <ferror@plt+0x19b4>
  4036e8:	add	w26, w26, #0x1
  4036ec:	cmp	w26, #0x59
  4036f0:	b.eq	403660 <ferror@plt+0x1920>  // b.none
  4036f4:	mov	w0, w26
  4036f8:	mov	x1, xzr
  4036fc:	bl	401b90 <bfd_printable_arch_mach@plt>
  403700:	mov	x1, x23
  403704:	bl	401b80 <strcmp@plt>
  403708:	cbz	w0, 4036e8 <ferror@plt+0x19a8>
  40370c:	mov	w0, w26
  403710:	mov	x1, xzr
  403714:	bl	401b90 <bfd_printable_arch_mach@plt>
  403718:	mov	x2, x0
  40371c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  403720:	add	x0, x0, #0x262
  403724:	mov	w1, w19
  403728:	bl	401cb0 <printf@plt>
  40372c:	ldr	x1, [x22, #872]
  403730:	mov	w0, #0xa                   	// #10
  403734:	bl	401990 <putc@plt>
  403738:	b	4036e8 <ferror@plt+0x19a8>
  40373c:	add	x8, x24, x24, lsl #1
  403740:	lsl	x20, x8, #5
  403744:	ldr	x8, [sp, #40]
  403748:	mov	x0, x25
  40374c:	ldr	x1, [x8, x20]
  403750:	bl	401cb0 <printf@plt>
  403754:	add	w26, w26, #0x1
  403758:	cmp	w21, w26
  40375c:	add	x20, x20, #0x60
  403760:	b.ne	403744 <ferror@plt+0x1a04>  // b.any
  403764:	ldr	x1, [x22, #872]
  403768:	mov	w0, #0xa                   	// #10
  40376c:	bl	401990 <putc@plt>
  403770:	mov	w26, #0x2                   	// #2
  403774:	b	40378c <ferror@plt+0x1a4c>
  403778:	mov	w0, #0xa                   	// #10
  40377c:	bl	401990 <putc@plt>
  403780:	add	x26, x26, #0x1
  403784:	cmp	x26, #0x59
  403788:	b.eq	403660 <ferror@plt+0x1920>  // b.none
  40378c:	mov	w0, w26
  403790:	mov	x1, xzr
  403794:	bl	401b90 <bfd_printable_arch_mach@plt>
  403798:	mov	x1, x23
  40379c:	bl	401b80 <strcmp@plt>
  4037a0:	cbz	w0, 403780 <ferror@plt+0x1a40>
  4037a4:	mov	w0, w26
  4037a8:	mov	x1, xzr
  4037ac:	bl	401b90 <bfd_printable_arch_mach@plt>
  4037b0:	mov	x2, x0
  4037b4:	adrp	x0, 405000 <ferror@plt+0x32c0>
  4037b8:	add	x0, x0, #0x262
  4037bc:	mov	w1, w19
  4037c0:	bl	401cb0 <printf@plt>
  4037c4:	sub	x25, x26, #0x2
  4037c8:	mov	x20, x24
  4037cc:	ldr	x8, [sp, #40]
  4037d0:	madd	x8, x20, x28, x8
  4037d4:	add	x9, x8, x25
  4037d8:	ldrb	w9, [x9, #8]
  4037dc:	ldr	x0, [x8]
  4037e0:	cbz	w9, 4037f0 <ferror@plt+0x1ab0>
  4037e4:	ldr	x1, [x22, #872]
  4037e8:	bl	401910 <fputs@plt>
  4037ec:	b	403810 <ferror@plt+0x1ad0>
  4037f0:	bl	401900 <strlen@plt>
  4037f4:	mov	x27, x0
  4037f8:	cbz	w27, 403810 <ferror@plt+0x1ad0>
  4037fc:	ldr	x1, [x22, #872]
  403800:	mov	w0, #0x2d                  	// #45
  403804:	sub	w27, w27, #0x1
  403808:	bl	401990 <putc@plt>
  40380c:	cbnz	w27, 4037fc <ferror@plt+0x1abc>
  403810:	ldr	x1, [x22, #872]
  403814:	add	x20, x20, #0x1
  403818:	cmp	w21, w20
  40381c:	b.eq	403778 <ferror@plt+0x1a38>  // b.none
  403820:	mov	w0, #0x20                  	// #32
  403824:	bl	401990 <putc@plt>
  403828:	b	4037cc <ferror@plt+0x1a8c>
  40382c:	sub	sp, sp, #0xf0
  403830:	stp	x22, x21, [sp, #208]
  403834:	stp	x20, x19, [sp, #224]
  403838:	mov	w21, w3
  40383c:	mov	x20, x1
  403840:	mov	x19, x0
  403844:	stp	x29, x30, [sp, #192]
  403848:	add	x29, sp, #0xc0
  40384c:	cbz	w2, 4038e8 <ferror@plt+0x1ba8>
  403850:	ldr	x8, [x20, #8]
  403854:	add	x1, sp, #0x40
  403858:	mov	x0, x20
  40385c:	ldr	x8, [x8, #480]
  403860:	blr	x8
  403864:	cbnz	w0, 4038e8 <ferror@plt+0x1ba8>
  403868:	ldr	x8, [sp, #152]
  40386c:	mov	x0, sp
  403870:	str	x8, [sp]
  403874:	bl	4019b0 <ctime@plt>
  403878:	cbz	x0, 403898 <ferror@plt+0x1b58>
  40387c:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403880:	add	x2, x0, #0x4
  403884:	add	x3, x0, #0x14
  403888:	add	x1, x1, #0xad
  40388c:	add	x0, sp, #0xc
  403890:	bl	401980 <sprintf@plt>
  403894:	b	4038b4 <ferror@plt+0x1b74>
  403898:	adrp	x1, 405000 <ferror@plt+0x32c0>
  40389c:	add	x1, x1, #0x99
  4038a0:	mov	w2, #0x5                   	// #5
  4038a4:	bl	401c70 <dcgettext@plt>
  4038a8:	mov	x1, x0
  4038ac:	add	x0, sp, #0xc
  4038b0:	bl	401980 <sprintf@plt>
  4038b4:	ldr	w0, [sp, #80]
  4038b8:	add	x1, sp, #0x34
  4038bc:	add	x22, sp, #0x34
  4038c0:	bl	403ecc <ferror@plt+0x218c>
  4038c4:	ldr	x5, [sp, #112]
  4038c8:	ldp	w3, w4, [sp, #88]
  4038cc:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4038d0:	orr	x2, x22, #0x1
  4038d4:	add	x1, x1, #0xb8
  4038d8:	add	x6, sp, #0xc
  4038dc:	mov	x0, x19
  4038e0:	strb	wzr, [sp, #62]
  4038e4:	bl	401d20 <fprintf@plt>
  4038e8:	ldr	x0, [x20]
  4038ec:	mov	x1, x19
  4038f0:	bl	401910 <fputs@plt>
  4038f4:	cbz	w21, 403918 <ferror@plt+0x1bd8>
  4038f8:	ldrb	w8, [x20, #76]
  4038fc:	tbnz	w8, #7, 403938 <ferror@plt+0x1bf8>
  403900:	ldr	x2, [x20, #88]
  403904:	cbz	x2, 403918 <ferror@plt+0x1bd8>
  403908:	adrp	x1, 405000 <ferror@plt+0x32c0>
  40390c:	add	x1, x1, #0xcc
  403910:	mov	x0, x19
  403914:	bl	401d20 <fprintf@plt>
  403918:	mov	w0, #0xa                   	// #10
  40391c:	mov	x1, x19
  403920:	bl	4019a0 <fputc@plt>
  403924:	ldp	x20, x19, [sp, #224]
  403928:	ldp	x22, x21, [sp, #208]
  40392c:	ldp	x29, x30, [sp, #192]
  403930:	add	sp, sp, #0xf0
  403934:	ret
  403938:	ldr	x2, [x20, #96]
  40393c:	cbnz	x2, 403908 <ferror@plt+0x1bc8>
  403940:	b	403918 <ferror@plt+0x1bd8>
  403944:	stp	x29, x30, [sp, #-48]!
  403948:	mov	w1, #0x2f                  	// #47
  40394c:	stp	x22, x21, [sp, #16]
  403950:	stp	x20, x19, [sp, #32]
  403954:	mov	x29, sp
  403958:	mov	x20, x0
  40395c:	mov	w22, #0x2f                  	// #47
  403960:	bl	401ac0 <strrchr@plt>
  403964:	cbz	x0, 403990 <ferror@plt+0x1c50>
  403968:	sub	x21, x0, x20
  40396c:	add	x0, x21, #0xb
  403970:	bl	401a50 <xmalloc@plt>
  403974:	mov	x1, x20
  403978:	mov	x2, x21
  40397c:	mov	x19, x0
  403980:	bl	4018d0 <memcpy@plt>
  403984:	add	x8, x21, #0x1
  403988:	strb	w22, [x19, x21]
  40398c:	b	4039a0 <ferror@plt+0x1c60>
  403990:	mov	w0, #0x9                   	// #9
  403994:	bl	401a50 <xmalloc@plt>
  403998:	mov	x19, x0
  40399c:	mov	x8, xzr
  4039a0:	adrp	x9, 405000 <ferror@plt+0x32c0>
  4039a4:	add	x9, x9, #0x267
  4039a8:	ldr	x9, [x9]
  4039ac:	add	x8, x19, x8
  4039b0:	mov	x0, x19
  4039b4:	strb	wzr, [x8, #8]
  4039b8:	str	x9, [x8]
  4039bc:	bl	401c20 <mkstemp@plt>
  4039c0:	cmn	w0, #0x1
  4039c4:	b.eq	4039d0 <ferror@plt+0x1c90>  // b.none
  4039c8:	bl	401ab0 <close@plt>
  4039cc:	b	4039dc <ferror@plt+0x1c9c>
  4039d0:	mov	x0, x19
  4039d4:	bl	401bc0 <free@plt>
  4039d8:	mov	x19, xzr
  4039dc:	mov	x0, x19
  4039e0:	ldp	x20, x19, [sp, #32]
  4039e4:	ldp	x22, x21, [sp, #16]
  4039e8:	ldp	x29, x30, [sp], #48
  4039ec:	ret
  4039f0:	stp	x29, x30, [sp, #-48]!
  4039f4:	mov	w1, #0x2f                  	// #47
  4039f8:	stp	x22, x21, [sp, #16]
  4039fc:	stp	x20, x19, [sp, #32]
  403a00:	mov	x29, sp
  403a04:	mov	x20, x0
  403a08:	mov	w22, #0x2f                  	// #47
  403a0c:	bl	401ac0 <strrchr@plt>
  403a10:	cbz	x0, 403a3c <ferror@plt+0x1cfc>
  403a14:	sub	x21, x0, x20
  403a18:	add	x0, x21, #0xb
  403a1c:	bl	401a50 <xmalloc@plt>
  403a20:	mov	x1, x20
  403a24:	mov	x2, x21
  403a28:	mov	x19, x0
  403a2c:	bl	4018d0 <memcpy@plt>
  403a30:	add	x8, x21, #0x1
  403a34:	strb	w22, [x19, x21]
  403a38:	b	403a4c <ferror@plt+0x1d0c>
  403a3c:	mov	w0, #0x9                   	// #9
  403a40:	bl	401a50 <xmalloc@plt>
  403a44:	mov	x19, x0
  403a48:	mov	x8, xzr
  403a4c:	adrp	x9, 405000 <ferror@plt+0x32c0>
  403a50:	add	x9, x9, #0x267
  403a54:	ldr	x9, [x9]
  403a58:	add	x8, x19, x8
  403a5c:	strb	wzr, [x8, #8]
  403a60:	mov	x0, x19
  403a64:	str	x9, [x8]
  403a68:	ldp	x20, x19, [sp, #32]
  403a6c:	ldp	x22, x21, [sp, #16]
  403a70:	ldp	x29, x30, [sp], #48
  403a74:	b	401af0 <mkdtemp@plt>
  403a78:	sub	sp, sp, #0x30
  403a7c:	stp	x20, x19, [sp, #32]
  403a80:	mov	x20, x1
  403a84:	add	x1, sp, #0x8
  403a88:	mov	w2, wzr
  403a8c:	stp	x29, x30, [sp, #16]
  403a90:	add	x29, sp, #0x10
  403a94:	mov	x19, x0
  403a98:	bl	401920 <bfd_scan_vma@plt>
  403a9c:	ldr	x8, [sp, #8]
  403aa0:	ldrb	w8, [x8]
  403aa4:	cbnz	w8, 403ab8 <ferror@plt+0x1d78>
  403aa8:	ldp	x20, x19, [sp, #32]
  403aac:	ldp	x29, x30, [sp, #16]
  403ab0:	add	sp, sp, #0x30
  403ab4:	ret
  403ab8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403abc:	add	x1, x1, #0xd3
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	mov	x0, xzr
  403ac8:	bl	401c70 <dcgettext@plt>
  403acc:	mov	x1, x20
  403ad0:	mov	x2, x19
  403ad4:	bl	40319c <ferror@plt+0x145c>
  403ad8:	sub	sp, sp, #0xa0
  403adc:	stp	x29, x30, [sp, #128]
  403ae0:	stp	x20, x19, [sp, #144]
  403ae4:	add	x29, sp, #0x80
  403ae8:	cbz	x0, 403bc0 <ferror@plt+0x1e80>
  403aec:	mov	x19, x0
  403af0:	mov	x2, sp
  403af4:	mov	w0, wzr
  403af8:	mov	x1, x19
  403afc:	bl	401d00 <__xstat@plt>
  403b00:	tbnz	w0, #31, 403b28 <ferror@plt+0x1de8>
  403b04:	ldr	w8, [sp, #16]
  403b08:	and	w8, w8, #0xf000
  403b0c:	cmp	w8, #0x8, lsl #12
  403b10:	b.eq	403b44 <ferror@plt+0x1e04>  // b.none
  403b14:	cmp	w8, #0x4, lsl #12
  403b18:	b.ne	403b5c <ferror@plt+0x1e1c>  // b.any
  403b1c:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403b20:	add	x1, x1, #0x125
  403b24:	b	403bac <ferror@plt+0x1e6c>
  403b28:	bl	401ce0 <__errno_location@plt>
  403b2c:	ldr	w8, [x0]
  403b30:	cmp	w8, #0x2
  403b34:	b.ne	403b68 <ferror@plt+0x1e28>  // b.any
  403b38:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403b3c:	add	x1, x1, #0xe6
  403b40:	b	403bac <ferror@plt+0x1e6c>
  403b44:	ldr	x0, [sp, #48]
  403b48:	tbnz	x0, #63, 403ba4 <ferror@plt+0x1e64>
  403b4c:	ldp	x20, x19, [sp, #144]
  403b50:	ldp	x29, x30, [sp, #128]
  403b54:	add	sp, sp, #0xa0
  403b58:	ret
  403b5c:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403b60:	add	x1, x1, #0x142
  403b64:	b	403bac <ferror@plt+0x1e6c>
  403b68:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403b6c:	mov	x20, x0
  403b70:	add	x1, x1, #0xf9
  403b74:	mov	w2, #0x5                   	// #5
  403b78:	mov	x0, xzr
  403b7c:	bl	401c70 <dcgettext@plt>
  403b80:	ldr	w8, [x20]
  403b84:	mov	x20, x0
  403b88:	mov	w0, w8
  403b8c:	bl	401aa0 <strerror@plt>
  403b90:	mov	x2, x0
  403b94:	mov	x0, x20
  403b98:	mov	x1, x19
  403b9c:	bl	403208 <ferror@plt+0x14c8>
  403ba0:	b	403bc0 <ferror@plt+0x1e80>
  403ba4:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403ba8:	add	x1, x1, #0x168
  403bac:	mov	w2, #0x5                   	// #5
  403bb0:	mov	x0, xzr
  403bb4:	bl	401c70 <dcgettext@plt>
  403bb8:	mov	x1, x19
  403bbc:	bl	403208 <ferror@plt+0x14c8>
  403bc0:	mov	x0, #0xffffffffffffffff    	// #-1
  403bc4:	ldp	x20, x19, [sp, #144]
  403bc8:	ldp	x29, x30, [sp, #128]
  403bcc:	add	sp, sp, #0xa0
  403bd0:	ret
  403bd4:	ldrb	w9, [x0]
  403bd8:	cmp	w9, #0x2f
  403bdc:	b.ne	403bec <ferror@plt+0x1eac>  // b.any
  403be0:	mov	w8, wzr
  403be4:	mov	w0, w8
  403be8:	ret
  403bec:	and	w8, w9, #0xff
  403bf0:	cmp	w8, #0x2e
  403bf4:	b.eq	403c00 <ferror@plt+0x1ec0>  // b.none
  403bf8:	cbnz	w8, 403c2c <ferror@plt+0x1eec>
  403bfc:	b	403c68 <ferror@plt+0x1f28>
  403c00:	mov	x8, x0
  403c04:	ldrb	w9, [x8, #1]!
  403c08:	cmp	w9, #0x2e
  403c0c:	b.ne	403c28 <ferror@plt+0x1ee8>  // b.any
  403c10:	ldrb	w9, [x0, #2]!
  403c14:	mov	w8, wzr
  403c18:	cbz	w9, 403be4 <ferror@plt+0x1ea4>
  403c1c:	cmp	w9, #0x2f
  403c20:	b.ne	403c2c <ferror@plt+0x1eec>  // b.any
  403c24:	b	403be4 <ferror@plt+0x1ea4>
  403c28:	mov	x0, x8
  403c2c:	mov	x8, x0
  403c30:	sub	x0, x0, #0x1
  403c34:	and	w9, w9, #0xff
  403c38:	cmp	w9, #0x2f
  403c3c:	b.eq	403c58 <ferror@plt+0x1f18>  // b.none
  403c40:	cbz	w9, 403c58 <ferror@plt+0x1f18>
  403c44:	ldrb	w9, [x8, #1]!
  403c48:	add	x0, x0, #0x1
  403c4c:	and	w9, w9, #0xff
  403c50:	cmp	w9, #0x2f
  403c54:	b.ne	403c40 <ferror@plt+0x1f00>  // b.any
  403c58:	ldrb	w9, [x0, #1]!
  403c5c:	cmp	w9, #0x2f
  403c60:	b.eq	403c58 <ferror@plt+0x1f18>  // b.none
  403c64:	b	403bec <ferror@plt+0x1eac>
  403c68:	mov	w0, #0x1                   	// #1
  403c6c:	ret
  403c70:	stp	x29, x30, [sp, #-80]!
  403c74:	stp	x26, x25, [sp, #16]
  403c78:	stp	x24, x23, [sp, #32]
  403c7c:	stp	x22, x21, [sp, #48]
  403c80:	stp	x20, x19, [sp, #64]
  403c84:	ldrsw	x8, [x1, #12]
  403c88:	ldr	x11, [x1, #16]
  403c8c:	mov	x19, x1
  403c90:	mov	x20, x0
  403c94:	add	x9, x8, #0x1
  403c98:	add	x10, x9, x9, lsl #1
  403c9c:	cmp	x11, x10, lsl #5
  403ca0:	mov	x29, sp
  403ca4:	str	w9, [x1, #12]
  403ca8:	b.cs	403ce8 <ferror@plt+0x1fa8>  // b.hs, b.nlast
  403cac:	ldr	x0, [x19, #24]
  403cb0:	lsl	x9, x10, #6
  403cb4:	cmp	w8, #0x3f
  403cb8:	mov	w8, #0x3000                	// #12288
  403cbc:	csel	x21, x8, x9, lt  // lt = tstop
  403cc0:	mov	x1, x21
  403cc4:	bl	4019f0 <xrealloc@plt>
  403cc8:	ldr	x8, [x19, #16]
  403ccc:	str	x0, [x19, #24]
  403cd0:	mov	w1, wzr
  403cd4:	add	x0, x0, x8
  403cd8:	sub	x2, x21, x8
  403cdc:	bl	401a40 <memset@plt>
  403ce0:	ldr	w9, [x19, #12]
  403ce4:	str	x21, [x19, #16]
  403ce8:	ldr	x8, [x20]
  403cec:	ldr	x10, [x19, #24]
  403cf0:	sub	w9, w9, #0x1
  403cf4:	mov	w11, #0x60                  	// #96
  403cf8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403cfc:	smull	x9, w9, w11
  403d00:	add	x1, x1, #0x200
  403d04:	mov	w2, #0x5                   	// #5
  403d08:	mov	x0, xzr
  403d0c:	str	x8, [x10, x9]
  403d10:	bl	401c70 <dcgettext@plt>
  403d14:	ldr	w8, [x20, #16]
  403d18:	adrp	x24, 405000 <ferror@plt+0x32c0>
  403d1c:	adrp	x25, 405000 <ferror@plt+0x32c0>
  403d20:	ldr	x22, [x20]
  403d24:	add	x24, x24, #0x239
  403d28:	add	x25, x25, #0x22b
  403d2c:	adrp	x26, 405000 <ferror@plt+0x32c0>
  403d30:	cmp	w8, #0x1
  403d34:	add	x26, x26, #0x220
  403d38:	csel	x9, x25, x24, eq  // eq = none
  403d3c:	cmp	w8, #0x0
  403d40:	mov	x21, x0
  403d44:	csel	x1, x26, x9, eq  // eq = none
  403d48:	mov	w2, #0x5                   	// #5
  403d4c:	mov	x0, xzr
  403d50:	bl	401c70 <dcgettext@plt>
  403d54:	ldr	w8, [x20, #12]
  403d58:	mov	x23, x0
  403d5c:	mov	w2, #0x5                   	// #5
  403d60:	mov	x0, xzr
  403d64:	cmp	w8, #0x1
  403d68:	csel	x9, x25, x24, eq  // eq = none
  403d6c:	cmp	w8, #0x0
  403d70:	csel	x1, x26, x9, eq  // eq = none
  403d74:	bl	401c70 <dcgettext@plt>
  403d78:	mov	x3, x0
  403d7c:	mov	x0, x21
  403d80:	mov	x1, x22
  403d84:	mov	x2, x23
  403d88:	bl	401cb0 <printf@plt>
  403d8c:	ldr	x0, [x19]
  403d90:	ldr	x1, [x20]
  403d94:	bl	401bd0 <bfd_openw@plt>
  403d98:	cbz	x0, 403e20 <ferror@plt+0x20e0>
  403d9c:	mov	w1, #0x1                   	// #1
  403da0:	mov	x21, x0
  403da4:	mov	w23, #0x1                   	// #1
  403da8:	bl	401ae0 <bfd_set_format@plt>
  403dac:	cbz	w0, 403e34 <ferror@plt+0x20f4>
  403db0:	adrp	x20, 405000 <ferror@plt+0x32c0>
  403db4:	mov	w24, #0x8                   	// #8
  403db8:	add	x20, x20, #0x21a
  403dbc:	mov	w25, #0x60                  	// #96
  403dc0:	b	403dd0 <ferror@plt+0x2090>
  403dc4:	add	x24, x24, #0x1
  403dc8:	cmp	x24, #0x5f
  403dcc:	b.eq	403e50 <ferror@plt+0x2110>  // b.none
  403dd0:	ldr	x8, [x21, #8]
  403dd4:	sub	x22, x24, #0x6
  403dd8:	mov	x0, x21
  403ddc:	mov	w1, w22
  403de0:	ldr	x8, [x8, #656]
  403de4:	mov	x2, xzr
  403de8:	blr	x8
  403dec:	cbz	w0, 403dc4 <ferror@plt+0x2084>
  403df0:	mov	w0, w22
  403df4:	mov	x1, xzr
  403df8:	bl	401b90 <bfd_printable_arch_mach@plt>
  403dfc:	mov	x1, x0
  403e00:	mov	x0, x20
  403e04:	bl	401cb0 <printf@plt>
  403e08:	ldr	x8, [x19, #24]
  403e0c:	ldrsw	x9, [x19, #12]
  403e10:	madd	x8, x9, x25, x8
  403e14:	add	x8, x8, x24
  403e18:	sturb	w23, [x8, #-96]
  403e1c:	b	403dc4 <ferror@plt+0x2084>
  403e20:	ldr	x0, [x19]
  403e24:	bl	402e2c <ferror@plt+0x10ec>
  403e28:	mov	w0, #0x1                   	// #1
  403e2c:	str	w0, [x19, #8]
  403e30:	b	403e5c <ferror@plt+0x211c>
  403e34:	bl	401a30 <bfd_get_error@plt>
  403e38:	cmp	w0, #0x5
  403e3c:	b.eq	403e50 <ferror@plt+0x2110>  // b.none
  403e40:	ldr	x0, [x20]
  403e44:	bl	402e2c <ferror@plt+0x10ec>
  403e48:	mov	w8, #0x1                   	// #1
  403e4c:	str	w8, [x19, #8]
  403e50:	mov	x0, x21
  403e54:	bl	401b30 <bfd_close_all_done@plt>
  403e58:	ldr	w0, [x19, #8]
  403e5c:	ldp	x20, x19, [sp, #64]
  403e60:	ldp	x22, x21, [sp, #48]
  403e64:	ldp	x24, x23, [sp, #32]
  403e68:	ldp	x26, x25, [sp, #16]
  403e6c:	ldp	x29, x30, [sp], #80
  403e70:	ret
  403e74:	stp	x29, x30, [sp, #-16]!
  403e78:	mov	x1, x0
  403e7c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  403e80:	adrp	x2, 405000 <ferror@plt+0x32c0>
  403e84:	add	x0, x0, #0x270
  403e88:	add	x2, x2, #0x85
  403e8c:	mov	x29, sp
  403e90:	bl	401cb0 <printf@plt>
  403e94:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403e98:	add	x1, x1, #0x27b
  403e9c:	mov	w2, #0x5                   	// #5
  403ea0:	mov	x0, xzr
  403ea4:	bl	401c70 <dcgettext@plt>
  403ea8:	bl	401cb0 <printf@plt>
  403eac:	adrp	x1, 405000 <ferror@plt+0x32c0>
  403eb0:	add	x1, x1, #0x2ae
  403eb4:	mov	w2, #0x5                   	// #5
  403eb8:	mov	x0, xzr
  403ebc:	bl	401c70 <dcgettext@plt>
  403ec0:	bl	401cb0 <printf@plt>
  403ec4:	mov	w0, wzr
  403ec8:	bl	401930 <exit@plt>
  403ecc:	and	x8, x0, #0xf000
  403ed0:	sub	x8, x8, #0x1, lsl #12
  403ed4:	lsr	x8, x8, #12
  403ed8:	cmp	x8, #0xb
  403edc:	b.hi	403f0c <ferror@plt+0x21cc>  // b.pmore
  403ee0:	adrp	x9, 405000 <ferror@plt+0x32c0>
  403ee4:	add	x9, x9, #0x372
  403ee8:	adr	x10, 403efc <ferror@plt+0x21bc>
  403eec:	ldrb	w11, [x9, x8]
  403ef0:	add	x10, x10, x11, lsl #2
  403ef4:	mov	w8, #0x64                  	// #100
  403ef8:	br	x10
  403efc:	mov	w8, #0x70                  	// #112
  403f00:	b	403f28 <ferror@plt+0x21e8>
  403f04:	mov	w8, #0x63                  	// #99
  403f08:	b	403f28 <ferror@plt+0x21e8>
  403f0c:	mov	w8, #0x2d                  	// #45
  403f10:	b	403f28 <ferror@plt+0x21e8>
  403f14:	mov	w8, #0x62                  	// #98
  403f18:	b	403f28 <ferror@plt+0x21e8>
  403f1c:	mov	w8, #0x6c                  	// #108
  403f20:	b	403f28 <ferror@plt+0x21e8>
  403f24:	mov	w8, #0x73                  	// #115
  403f28:	strb	w8, [x1]
  403f2c:	tst	x0, #0x100
  403f30:	mov	w8, #0x72                  	// #114
  403f34:	mov	w9, #0x2d                  	// #45
  403f38:	mov	w10, #0x77                  	// #119
  403f3c:	csel	w12, w9, w8, eq  // eq = none
  403f40:	tst	x0, #0x80
  403f44:	mov	w11, #0x78                  	// #120
  403f48:	strb	w12, [x1, #1]
  403f4c:	csel	w12, w9, w10, eq  // eq = none
  403f50:	tst	x0, #0x40
  403f54:	strb	w12, [x1, #2]
  403f58:	csel	w12, w9, w11, eq  // eq = none
  403f5c:	tst	x0, #0x20
  403f60:	strb	w12, [x1, #3]
  403f64:	csel	w12, w9, w8, eq  // eq = none
  403f68:	tst	x0, #0x10
  403f6c:	strb	w12, [x1, #4]
  403f70:	csel	w12, w9, w10, eq  // eq = none
  403f74:	tst	x0, #0x8
  403f78:	strb	w12, [x1, #5]
  403f7c:	csel	w12, w9, w11, eq  // eq = none
  403f80:	tst	x0, #0x4
  403f84:	csel	w8, w9, w8, eq  // eq = none
  403f88:	tst	x0, #0x2
  403f8c:	strb	w8, [x1, #7]
  403f90:	csel	w8, w9, w10, eq  // eq = none
  403f94:	tst	x0, #0x1
  403f98:	strb	w8, [x1, #8]
  403f9c:	csel	w8, w9, w11, eq  // eq = none
  403fa0:	strb	w12, [x1, #6]
  403fa4:	strb	w8, [x1, #9]
  403fa8:	tbnz	w0, #11, 403fb8 <ferror@plt+0x2278>
  403fac:	tbnz	w0, #10, 403fd0 <ferror@plt+0x2290>
  403fb0:	tbnz	w0, #9, 403fe8 <ferror@plt+0x22a8>
  403fb4:	ret
  403fb8:	tst	x0, #0x40
  403fbc:	mov	w8, #0x73                  	// #115
  403fc0:	mov	w9, #0x53                  	// #83
  403fc4:	csel	w8, w9, w8, eq  // eq = none
  403fc8:	strb	w8, [x1, #3]
  403fcc:	tbz	w0, #10, 403fb0 <ferror@plt+0x2270>
  403fd0:	tst	x0, #0x8
  403fd4:	mov	w8, #0x73                  	// #115
  403fd8:	mov	w9, #0x53                  	// #83
  403fdc:	csel	w8, w9, w8, eq  // eq = none
  403fe0:	strb	w8, [x1, #6]
  403fe4:	tbz	w0, #9, 403fb4 <ferror@plt+0x2274>
  403fe8:	tst	x0, #0x1
  403fec:	mov	w8, #0x74                  	// #116
  403ff0:	mov	w9, #0x54                  	// #84
  403ff4:	csel	w8, w9, w8, eq  // eq = none
  403ff8:	strb	w8, [x1, #9]
  403ffc:	ret
  404000:	stp	x29, x30, [sp, #-48]!
  404004:	str	x21, [sp, #16]
  404008:	stp	x20, x19, [sp, #32]
  40400c:	mov	x29, sp
  404010:	cbz	x0, 40406c <ferror@plt+0x232c>
  404014:	mov	x20, x0
  404018:	mov	x8, xzr
  40401c:	ldr	x9, [x20, x8]
  404020:	add	x8, x8, #0x8
  404024:	cbnz	x9, 40401c <ferror@plt+0x22dc>
  404028:	and	x0, x8, #0x7fffffff8
  40402c:	bl	401a50 <xmalloc@plt>
  404030:	ldr	x8, [x20]
  404034:	mov	x19, x0
  404038:	cbz	x8, 404064 <ferror@plt+0x2324>
  40403c:	mov	x21, xzr
  404040:	add	x20, x20, #0x8
  404044:	mov	x0, x8
  404048:	bl	401a80 <xstrdup@plt>
  40404c:	lsl	x8, x21, #3
  404050:	str	x0, [x19, x8]
  404054:	ldr	x8, [x20, x8]
  404058:	add	x21, x21, #0x1
  40405c:	cbnz	x8, 404044 <ferror@plt+0x2304>
  404060:	and	x8, x21, #0xffffffff
  404064:	str	xzr, [x19, x8, lsl #3]
  404068:	b	404070 <ferror@plt+0x2330>
  40406c:	mov	x19, xzr
  404070:	mov	x0, x19
  404074:	ldp	x20, x19, [sp, #32]
  404078:	ldr	x21, [sp, #16]
  40407c:	ldp	x29, x30, [sp], #48
  404080:	ret
  404084:	cbz	x0, 4040c0 <ferror@plt+0x2380>
  404088:	stp	x29, x30, [sp, #-32]!
  40408c:	stp	x20, x19, [sp, #16]
  404090:	mov	x19, x0
  404094:	ldr	x0, [x0]
  404098:	mov	x29, sp
  40409c:	cbz	x0, 4040b0 <ferror@plt+0x2370>
  4040a0:	add	x20, x19, #0x8
  4040a4:	bl	401bc0 <free@plt>
  4040a8:	ldr	x0, [x20], #8
  4040ac:	cbnz	x0, 4040a4 <ferror@plt+0x2364>
  4040b0:	mov	x0, x19
  4040b4:	ldp	x20, x19, [sp, #16]
  4040b8:	ldp	x29, x30, [sp], #32
  4040bc:	b	401bc0 <free@plt>
  4040c0:	ret
  4040c4:	stp	x29, x30, [sp, #-96]!
  4040c8:	str	x27, [sp, #16]
  4040cc:	stp	x26, x25, [sp, #32]
  4040d0:	stp	x24, x23, [sp, #48]
  4040d4:	stp	x22, x21, [sp, #64]
  4040d8:	stp	x20, x19, [sp, #80]
  4040dc:	mov	x29, sp
  4040e0:	cbz	x0, 404288 <ferror@plt+0x2548>
  4040e4:	mov	x19, x0
  4040e8:	bl	401900 <strlen@plt>
  4040ec:	add	x0, x0, #0x1
  4040f0:	bl	401a50 <xmalloc@plt>
  4040f4:	adrp	x23, 415000 <ferror@plt+0x132c0>
  4040f8:	ldrb	w8, [x19]
  4040fc:	ldr	x23, [x23, #4056]
  404100:	mov	x20, x0
  404104:	mov	x22, xzr
  404108:	mov	w26, wzr
  40410c:	mov	w25, wzr
  404110:	mov	w27, wzr
  404114:	mov	w24, wzr
  404118:	mov	x21, xzr
  40411c:	b	404124 <ferror@plt+0x23e4>
  404120:	cbz	w8, 40427c <ferror@plt+0x253c>
  404124:	and	x9, x8, #0xff
  404128:	ldrh	w9, [x23, x9, lsl #1]
  40412c:	tbz	w9, #6, 40413c <ferror@plt+0x23fc>
  404130:	ldrb	w8, [x19, #1]!
  404134:	ldrh	w9, [x23, x8, lsl #1]
  404138:	tbnz	w9, #6, 404130 <ferror@plt+0x23f0>
  40413c:	subs	w9, w24, #0x1
  404140:	b.cc	404150 <ferror@plt+0x2410>  // b.lo, b.ul, b.last
  404144:	sxtw	x9, w9
  404148:	cmp	x22, x9
  40414c:	b.lt	404184 <ferror@plt+0x2444>  // b.tstop
  404150:	cbz	x21, 40416c <ferror@plt+0x242c>
  404154:	lsl	w24, w24, #1
  404158:	sbfiz	x1, x24, #3, #32
  40415c:	mov	x0, x21
  404160:	bl	4019f0 <xrealloc@plt>
  404164:	mov	x21, x0
  404168:	b	40417c <ferror@plt+0x243c>
  40416c:	mov	w0, #0x40                  	// #64
  404170:	bl	401a50 <xmalloc@plt>
  404174:	mov	x21, x0
  404178:	mov	w24, #0x8                   	// #8
  40417c:	str	xzr, [x21, x22, lsl #3]
  404180:	ldrb	w8, [x19]
  404184:	mov	x9, x20
  404188:	tst	w8, #0xff
  40418c:	b.ne	4041dc <ferror@plt+0x249c>  // b.any
  404190:	mov	x0, x20
  404194:	strb	wzr, [x9]
  404198:	bl	401a80 <xstrdup@plt>
  40419c:	str	x0, [x21, x22, lsl #3]
  4041a0:	add	x22, x22, #0x1
  4041a4:	str	xzr, [x21, x22, lsl #3]
  4041a8:	ldrb	w8, [x19]
  4041ac:	ldrh	w9, [x23, x8, lsl #1]
  4041b0:	tbz	w9, #6, 404120 <ferror@plt+0x23e0>
  4041b4:	ldrb	w8, [x19, #1]!
  4041b8:	ldrh	w9, [x23, x8, lsl #1]
  4041bc:	tbnz	w9, #6, 4041b4 <ferror@plt+0x2474>
  4041c0:	b	404120 <ferror@plt+0x23e0>
  4041c4:	mov	w26, wzr
  4041c8:	mov	w25, wzr
  4041cc:	mov	w27, wzr
  4041d0:	strb	w8, [x9], #1
  4041d4:	ldrb	w8, [x19, #1]!
  4041d8:	cbz	w8, 404190 <ferror@plt+0x2450>
  4041dc:	orr	w10, w25, w26
  4041e0:	orr	w10, w10, w27
  4041e4:	cbnz	w10, 4041f4 <ferror@plt+0x24b4>
  4041e8:	and	x10, x8, #0xff
  4041ec:	ldrh	w10, [x23, x10, lsl #1]
  4041f0:	tbnz	w10, #6, 404190 <ferror@plt+0x2450>
  4041f4:	cbnz	w27, 4041cc <ferror@plt+0x248c>
  4041f8:	and	w10, w8, #0xff
  4041fc:	cmp	w10, #0x5c
  404200:	b.ne	40420c <ferror@plt+0x24cc>  // b.any
  404204:	mov	w27, #0x1                   	// #1
  404208:	b	4041d4 <ferror@plt+0x2494>
  40420c:	and	w10, w8, #0xff
  404210:	cbnz	w26, 404238 <ferror@plt+0x24f8>
  404214:	cbnz	w25, 40424c <ferror@plt+0x250c>
  404218:	cmp	w10, #0x27
  40421c:	b.eq	404264 <ferror@plt+0x2524>  // b.none
  404220:	cmp	w10, #0x22
  404224:	b.ne	4041c4 <ferror@plt+0x2484>  // b.any
  404228:	mov	w26, wzr
  40422c:	mov	w27, wzr
  404230:	mov	w25, #0x1                   	// #1
  404234:	b	4041d4 <ferror@plt+0x2494>
  404238:	cmp	w10, #0x27
  40423c:	b.ne	4041cc <ferror@plt+0x248c>  // b.any
  404240:	mov	w26, wzr
  404244:	mov	w27, wzr
  404248:	b	4041d4 <ferror@plt+0x2494>
  40424c:	cmp	w10, #0x22
  404250:	b.ne	404274 <ferror@plt+0x2534>  // b.any
  404254:	mov	w26, wzr
  404258:	mov	w25, wzr
  40425c:	mov	w27, wzr
  404260:	b	4041d4 <ferror@plt+0x2494>
  404264:	mov	w25, wzr
  404268:	mov	w27, wzr
  40426c:	mov	w26, #0x1                   	// #1
  404270:	b	4041d4 <ferror@plt+0x2494>
  404274:	mov	w26, wzr
  404278:	b	4041cc <ferror@plt+0x248c>
  40427c:	mov	x0, x20
  404280:	bl	401bc0 <free@plt>
  404284:	b	40428c <ferror@plt+0x254c>
  404288:	mov	x21, xzr
  40428c:	mov	x0, x21
  404290:	ldp	x20, x19, [sp, #80]
  404294:	ldp	x22, x21, [sp, #64]
  404298:	ldp	x24, x23, [sp, #48]
  40429c:	ldp	x26, x25, [sp, #32]
  4042a0:	ldr	x27, [sp, #16]
  4042a4:	ldp	x29, x30, [sp], #96
  4042a8:	ret
  4042ac:	stp	x29, x30, [sp, #-80]!
  4042b0:	str	x25, [sp, #16]
  4042b4:	stp	x24, x23, [sp, #32]
  4042b8:	stp	x22, x21, [sp, #48]
  4042bc:	stp	x20, x19, [sp, #64]
  4042c0:	mov	x29, sp
  4042c4:	cbz	x1, 404364 <ferror@plt+0x2624>
  4042c8:	adrp	x22, 415000 <ferror@plt+0x132c0>
  4042cc:	ldr	x22, [x22, #4056]
  4042d0:	mov	x24, #0x21                  	// #33
  4042d4:	mov	x19, x1
  4042d8:	mov	x20, x0
  4042dc:	mov	w23, #0x1                   	// #1
  4042e0:	movk	x24, #0x400, lsl #48
  4042e4:	ldr	x25, [x20]
  4042e8:	cbz	x25, 404380 <ferror@plt+0x2640>
  4042ec:	ldrb	w21, [x25]
  4042f0:	cbz	w21, 404344 <ferror@plt+0x2604>
  4042f4:	ldrh	w8, [x22, x21, lsl #1]
  4042f8:	tbnz	w8, #6, 404314 <ferror@plt+0x25d4>
  4042fc:	sub	w8, w21, #0x22
  404300:	cmp	w8, #0x3a
  404304:	b.hi	404328 <ferror@plt+0x25e8>  // b.pmore
  404308:	lsl	x8, x23, x8
  40430c:	tst	x8, x24
  404310:	b.eq	404328 <ferror@plt+0x25e8>  // b.none
  404314:	mov	w0, #0x5c                  	// #92
  404318:	mov	x1, x19
  40431c:	bl	4019a0 <fputc@plt>
  404320:	cmn	w0, #0x1
  404324:	b.eq	404364 <ferror@plt+0x2624>  // b.none
  404328:	mov	w0, w21
  40432c:	mov	x1, x19
  404330:	bl	4019a0 <fputc@plt>
  404334:	cmn	w0, #0x1
  404338:	add	x25, x25, #0x1
  40433c:	b.ne	4042ec <ferror@plt+0x25ac>  // b.any
  404340:	b	404364 <ferror@plt+0x2624>
  404344:	mov	w0, #0xa                   	// #10
  404348:	mov	x1, x19
  40434c:	bl	4019a0 <fputc@plt>
  404350:	add	x20, x20, #0x8
  404354:	cmn	w0, #0x1
  404358:	mov	w0, #0x1                   	// #1
  40435c:	b.ne	4042e4 <ferror@plt+0x25a4>  // b.any
  404360:	b	404368 <ferror@plt+0x2628>
  404364:	mov	w0, #0x1                   	// #1
  404368:	ldp	x20, x19, [sp, #64]
  40436c:	ldp	x22, x21, [sp, #48]
  404370:	ldp	x24, x23, [sp, #32]
  404374:	ldr	x25, [sp, #16]
  404378:	ldp	x29, x30, [sp], #80
  40437c:	ret
  404380:	mov	w0, wzr
  404384:	b	404368 <ferror@plt+0x2628>
  404388:	sub	sp, sp, #0x100
  40438c:	stp	x29, x30, [sp, #160]
  404390:	stp	x28, x27, [sp, #176]
  404394:	stp	x26, x25, [sp, #192]
  404398:	stp	x24, x23, [sp, #208]
  40439c:	stp	x22, x21, [sp, #224]
  4043a0:	stp	x20, x19, [sp, #240]
  4043a4:	ldr	w8, [x0]
  4043a8:	add	x29, sp, #0xa0
  4043ac:	cmp	w8, #0x2
  4043b0:	b.lt	404664 <ferror@plt+0x2924>  // b.tstop
  4043b4:	ldr	x8, [x1]
  4043b8:	adrp	x23, 415000 <ferror@plt+0x132c0>
  4043bc:	ldr	x23, [x23, #4056]
  4043c0:	adrp	x26, 404000 <ferror@plt+0x22c0>
  4043c4:	mov	x20, x0
  4043c8:	mov	x19, x1
  4043cc:	mov	w28, wzr
  4043d0:	mov	w27, #0x7d0                 	// #2000
  4043d4:	mov	w21, #0x1                   	// #1
  4043d8:	add	x26, x26, #0xec9
  4043dc:	add	x25, x8, #0x8
  4043e0:	stp	x25, x8, [sp, #8]
  4043e4:	ldr	x9, [x8, w21, sxtw #3]
  4043e8:	ldrb	w10, [x9]
  4043ec:	cmp	w10, #0x40
  4043f0:	b.eq	40441c <ferror@plt+0x26dc>  // b.none
  4043f4:	mov	w28, w21
  4043f8:	ldr	w8, [x20]
  4043fc:	add	w21, w28, #0x1
  404400:	cmp	w21, w8
  404404:	b.ge	404664 <ferror@plt+0x2924>  // b.tcont
  404408:	ldr	x8, [x19]
  40440c:	ldr	x9, [x8, w21, sxtw #3]
  404410:	ldrb	w10, [x9]
  404414:	cmp	w10, #0x40
  404418:	b.ne	4043f4 <ferror@plt+0x26b4>  // b.any
  40441c:	subs	w27, w27, #0x1
  404420:	b.eq	404684 <ferror@plt+0x2944>  // b.none
  404424:	add	x22, x9, #0x1
  404428:	add	x2, sp, #0x20
  40442c:	mov	w0, wzr
  404430:	mov	x1, x22
  404434:	bl	401d00 <__xstat@plt>
  404438:	tbnz	w0, #31, 4043f4 <ferror@plt+0x26b4>
  40443c:	ldr	w8, [sp, #48]
  404440:	and	w8, w8, #0xf000
  404444:	cmp	w8, #0x4, lsl #12
  404448:	b.eq	40469c <ferror@plt+0x295c>  // b.none
  40444c:	mov	x0, x22
  404450:	mov	x1, x26
  404454:	bl	4019e0 <fopen@plt>
  404458:	cbz	x0, 4043f4 <ferror@plt+0x26b4>
  40445c:	mov	w2, #0x2                   	// #2
  404460:	mov	x1, xzr
  404464:	mov	x22, x0
  404468:	bl	401b00 <fseek@plt>
  40446c:	cmn	w0, #0x1
  404470:	b.eq	4044d4 <ferror@plt+0x2794>  // b.none
  404474:	mov	x0, x22
  404478:	bl	401970 <ftell@plt>
  40447c:	cmn	x0, #0x1
  404480:	b.eq	4044d4 <ferror@plt+0x2794>  // b.none
  404484:	mov	x24, x0
  404488:	mov	x0, x22
  40448c:	mov	x1, xzr
  404490:	mov	w2, wzr
  404494:	bl	401b00 <fseek@plt>
  404498:	cmn	w0, #0x1
  40449c:	b.eq	4044d4 <ferror@plt+0x2794>  // b.none
  4044a0:	add	x0, x24, #0x1
  4044a4:	bl	401a50 <xmalloc@plt>
  4044a8:	mov	w1, #0x1                   	// #1
  4044ac:	mov	x2, x24
  4044b0:	mov	x3, x22
  4044b4:	str	x0, [sp, #24]
  4044b8:	bl	401b50 <fread_unlocked@plt>
  4044bc:	mov	x25, x0
  4044c0:	cmp	x0, x24
  4044c4:	b.eq	4044f4 <ferror@plt+0x27b4>  // b.none
  4044c8:	mov	x0, x22
  4044cc:	bl	401d40 <ferror@plt>
  4044d0:	cbz	w0, 4044f4 <ferror@plt+0x27b4>
  4044d4:	mov	w28, w21
  4044d8:	mov	x0, x22
  4044dc:	bl	4019d0 <fclose@plt>
  4044e0:	ldr	w8, [x20]
  4044e4:	add	w21, w28, #0x1
  4044e8:	cmp	w21, w8
  4044ec:	b.lt	404408 <ferror@plt+0x26c8>  // b.tstop
  4044f0:	b	404664 <ferror@plt+0x2924>
  4044f4:	ldr	x0, [sp, #24]
  4044f8:	strb	wzr, [x0, x25]
  4044fc:	ldrb	w8, [x0]
  404500:	cbz	w8, 404520 <ferror@plt+0x27e0>
  404504:	mov	w9, #0x1                   	// #1
  404508:	and	x8, x8, #0xff
  40450c:	ldrh	w8, [x23, x8, lsl #1]
  404510:	tbz	w8, #6, 404544 <ferror@plt+0x2804>
  404514:	ldrb	w8, [x0, x9]
  404518:	add	x9, x9, #0x1
  40451c:	cbnz	w8, 404508 <ferror@plt+0x27c8>
  404520:	mov	w0, #0x8                   	// #8
  404524:	bl	401a50 <xmalloc@plt>
  404528:	mov	x24, x0
  40452c:	str	xzr, [x0]
  404530:	ldr	x25, [x19]
  404534:	ldr	x23, [sp, #16]
  404538:	cmp	x25, x23
  40453c:	b.ne	4045bc <ferror@plt+0x287c>  // b.any
  404540:	b	40455c <ferror@plt+0x281c>
  404544:	bl	4040c4 <ferror@plt+0x2384>
  404548:	mov	x24, x0
  40454c:	ldr	x25, [x19]
  404550:	ldr	x23, [sp, #16]
  404554:	cmp	x25, x23
  404558:	b.ne	4045bc <ferror@plt+0x287c>  // b.any
  40455c:	cbz	x23, 4045b4 <ferror@plt+0x2874>
  404560:	mov	x8, xzr
  404564:	ldr	x9, [x23, x8]
  404568:	add	x8, x8, #0x8
  40456c:	cbnz	x9, 404564 <ferror@plt+0x2824>
  404570:	and	x0, x8, #0x7fffffff8
  404574:	bl	401a50 <xmalloc@plt>
  404578:	ldr	x8, [x23]
  40457c:	mov	x25, x0
  404580:	cbz	x8, 4045ac <ferror@plt+0x286c>
  404584:	ldr	x23, [sp, #8]
  404588:	mov	x26, xzr
  40458c:	mov	x0, x8
  404590:	bl	401a80 <xstrdup@plt>
  404594:	lsl	x8, x26, #3
  404598:	str	x0, [x25, x8]
  40459c:	ldr	x8, [x23, x8]
  4045a0:	add	x26, x26, #0x1
  4045a4:	cbnz	x8, 40458c <ferror@plt+0x284c>
  4045a8:	and	x8, x26, #0xffffffff
  4045ac:	str	xzr, [x25, x8, lsl #3]
  4045b0:	b	4045b8 <ferror@plt+0x2878>
  4045b4:	mov	x25, xzr
  4045b8:	str	x25, [x19]
  4045bc:	mov	x9, xzr
  4045c0:	sxtw	x8, w21
  4045c4:	ldr	x10, [x24, x9, lsl #3]
  4045c8:	mov	x26, x9
  4045cc:	add	x9, x9, #0x1
  4045d0:	cbnz	x10, 4045c4 <ferror@plt+0x2884>
  4045d4:	lsl	x23, x8, #3
  4045d8:	ldr	x0, [x25, x23]
  4045dc:	bl	401bc0 <free@plt>
  4045e0:	ldrsw	x8, [x20]
  4045e4:	ldr	x0, [x19]
  4045e8:	add	x8, x26, x8
  4045ec:	lsl	x8, x8, #3
  4045f0:	add	x1, x8, #0x8
  4045f4:	bl	4019f0 <xrealloc@plt>
  4045f8:	str	x0, [x19]
  4045fc:	ldr	w9, [x20]
  404600:	add	x8, x0, x23
  404604:	lsl	x25, x26, #3
  404608:	add	x0, x8, x25
  40460c:	add	x1, x8, #0x8
  404610:	sub	w8, w9, w21
  404614:	sbfiz	x2, x8, #3, #32
  404618:	bl	4018e0 <memmove@plt>
  40461c:	ldr	x8, [x19]
  404620:	mov	x1, x24
  404624:	mov	x2, x25
  404628:	add	x0, x8, x23
  40462c:	bl	4018d0 <memcpy@plt>
  404630:	ldr	w8, [x20]
  404634:	mov	x0, x24
  404638:	add	w8, w26, w8
  40463c:	sub	w8, w8, #0x1
  404640:	str	w8, [x20]
  404644:	bl	401bc0 <free@plt>
  404648:	ldr	x0, [sp, #24]
  40464c:	bl	401bc0 <free@plt>
  404650:	adrp	x23, 415000 <ferror@plt+0x132c0>
  404654:	ldr	x23, [x23, #4056]
  404658:	adrp	x26, 404000 <ferror@plt+0x22c0>
  40465c:	add	x26, x26, #0xec9
  404660:	b	4044d8 <ferror@plt+0x2798>
  404664:	ldp	x20, x19, [sp, #240]
  404668:	ldp	x22, x21, [sp, #224]
  40466c:	ldp	x24, x23, [sp, #208]
  404670:	ldp	x26, x25, [sp, #192]
  404674:	ldp	x28, x27, [sp, #176]
  404678:	ldp	x29, x30, [sp, #160]
  40467c:	add	sp, sp, #0x100
  404680:	ret
  404684:	adrp	x9, 415000 <ferror@plt+0x132c0>
  404688:	ldr	x9, [x9, #4048]
  40468c:	ldr	x2, [x8]
  404690:	adrp	x1, 405000 <ferror@plt+0x32c0>
  404694:	add	x1, x1, #0x37e
  404698:	b	4046b4 <ferror@plt+0x2974>
  40469c:	adrp	x9, 415000 <ferror@plt+0x132c0>
  4046a0:	ldr	x8, [x19]
  4046a4:	ldr	x9, [x9, #4048]
  4046a8:	adrp	x1, 405000 <ferror@plt+0x32c0>
  4046ac:	add	x1, x1, #0x3a7
  4046b0:	ldr	x2, [x8]
  4046b4:	ldr	x0, [x9]
  4046b8:	bl	401d20 <fprintf@plt>
  4046bc:	mov	w0, #0x1                   	// #1
  4046c0:	bl	401c30 <xexit@plt>
  4046c4:	cbz	x0, 4046dc <ferror@plt+0x299c>
  4046c8:	mov	x8, x0
  4046cc:	mov	w0, #0xffffffff            	// #-1
  4046d0:	ldr	x9, [x8], #8
  4046d4:	add	w0, w0, #0x1
  4046d8:	cbnz	x9, 4046d0 <ferror@plt+0x2990>
  4046dc:	ret
  4046e0:	stp	x29, x30, [sp, #-48]!
  4046e4:	str	x21, [sp, #16]
  4046e8:	adrp	x21, 416000 <ferror@plt+0x142c0>
  4046ec:	ldr	x0, [x21, #2152]
  4046f0:	stp	x20, x19, [sp, #32]
  4046f4:	mov	x29, sp
  4046f8:	cbz	x0, 40470c <ferror@plt+0x29cc>
  4046fc:	ldp	x20, x19, [sp, #32]
  404700:	ldr	x21, [sp, #16]
  404704:	ldp	x29, x30, [sp], #48
  404708:	ret
  40470c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  404710:	add	x0, x0, #0x3d0
  404714:	bl	401cf0 <getenv@plt>
  404718:	cbz	x0, 40472c <ferror@plt+0x29ec>
  40471c:	mov	w1, #0x7                   	// #7
  404720:	mov	x19, x0
  404724:	bl	401b20 <access@plt>
  404728:	cbz	w0, 4047d0 <ferror@plt+0x2a90>
  40472c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  404730:	add	x0, x0, #0x3d7
  404734:	bl	401cf0 <getenv@plt>
  404738:	cbz	x0, 40474c <ferror@plt+0x2a0c>
  40473c:	mov	w1, #0x7                   	// #7
  404740:	mov	x19, x0
  404744:	bl	401b20 <access@plt>
  404748:	cbz	w0, 4047d0 <ferror@plt+0x2a90>
  40474c:	adrp	x0, 405000 <ferror@plt+0x32c0>
  404750:	add	x0, x0, #0x3db
  404754:	bl	401cf0 <getenv@plt>
  404758:	cbz	x0, 40476c <ferror@plt+0x2a2c>
  40475c:	mov	w1, #0x7                   	// #7
  404760:	mov	x19, x0
  404764:	bl	401b20 <access@plt>
  404768:	cbz	w0, 4047d0 <ferror@plt+0x2a90>
  40476c:	adrp	x19, 405000 <ferror@plt+0x32c0>
  404770:	add	x19, x19, #0x40d
  404774:	mov	w1, #0x7                   	// #7
  404778:	mov	x0, x19
  40477c:	bl	401b20 <access@plt>
  404780:	cbz	w0, 4047d0 <ferror@plt+0x2a90>
  404784:	adrp	x20, 405000 <ferror@plt+0x32c0>
  404788:	add	x20, x20, #0x412
  40478c:	mov	w1, #0x7                   	// #7
  404790:	mov	x0, x20
  404794:	bl	401b20 <access@plt>
  404798:	cbz	w0, 4047cc <ferror@plt+0x2a8c>
  40479c:	adrp	x20, 405000 <ferror@plt+0x32c0>
  4047a0:	add	x20, x20, #0x41b
  4047a4:	mov	w1, #0x7                   	// #7
  4047a8:	mov	x0, x20
  4047ac:	bl	401b20 <access@plt>
  4047b0:	cbz	w0, 4047cc <ferror@plt+0x2a8c>
  4047b4:	mov	w1, #0x7                   	// #7
  4047b8:	mov	x0, x19
  4047bc:	bl	401b20 <access@plt>
  4047c0:	cmp	w0, #0x0
  4047c4:	csel	x19, x19, xzr, eq  // eq = none
  4047c8:	b	4047d0 <ferror@plt+0x2a90>
  4047cc:	mov	x19, x20
  4047d0:	adrp	x8, 405000 <ferror@plt+0x32c0>
  4047d4:	add	x8, x8, #0x3e0
  4047d8:	cmp	x19, #0x0
  4047dc:	csel	x19, x8, x19, eq  // eq = none
  4047e0:	mov	x0, x19
  4047e4:	bl	401900 <strlen@plt>
  4047e8:	mov	x20, x0
  4047ec:	add	w0, w20, #0x2
  4047f0:	bl	401a50 <xmalloc@plt>
  4047f4:	mov	x1, x19
  4047f8:	bl	401c10 <strcpy@plt>
  4047fc:	mov	w8, #0x2f                  	// #47
  404800:	add	w9, w20, #0x1
  404804:	strb	w8, [x0, w20, uxtw]
  404808:	strb	wzr, [x0, w9, uxtw]
  40480c:	str	x0, [x21, #2152]
  404810:	ldp	x20, x19, [sp, #32]
  404814:	ldr	x21, [sp, #16]
  404818:	ldp	x29, x30, [sp], #48
  40481c:	ret
  404820:	stp	x29, x30, [sp, #-80]!
  404824:	str	x25, [sp, #16]
  404828:	stp	x24, x23, [sp, #32]
  40482c:	stp	x22, x21, [sp, #48]
  404830:	stp	x20, x19, [sp, #64]
  404834:	mov	x29, sp
  404838:	mov	x20, x1
  40483c:	mov	x21, x0
  404840:	bl	4046e0 <ferror@plt+0x29a0>
  404844:	adrp	x8, 405000 <ferror@plt+0x32c0>
  404848:	add	x8, x8, #0x3e2
  40484c:	cmp	x21, #0x0
  404850:	adrp	x9, 404000 <ferror@plt+0x22c0>
  404854:	add	x9, x9, #0xe3e
  404858:	csel	x21, x8, x21, eq  // eq = none
  40485c:	cmp	x20, #0x0
  404860:	mov	x19, x0
  404864:	csel	x22, x9, x20, eq  // eq = none
  404868:	bl	401900 <strlen@plt>
  40486c:	mov	x20, x0
  404870:	mov	x0, x21
  404874:	bl	401900 <strlen@plt>
  404878:	mov	x23, x0
  40487c:	mov	x0, x22
  404880:	bl	401900 <strlen@plt>
  404884:	sxtw	x25, w20
  404888:	sxtw	x23, w23
  40488c:	mov	x24, x0
  404890:	add	x8, x25, x23
  404894:	add	x8, x8, w24, sxtw
  404898:	add	x0, x8, #0x7
  40489c:	bl	401a50 <xmalloc@plt>
  4048a0:	mov	x1, x19
  4048a4:	mov	x20, x0
  4048a8:	bl	401c10 <strcpy@plt>
  4048ac:	add	x0, x20, x25
  4048b0:	mov	x1, x21
  4048b4:	bl	401c10 <strcpy@plt>
  4048b8:	add	x8, x0, x23
  4048bc:	mov	w9, #0x5858                	// #22616
  4048c0:	mov	w10, #0x5858                	// #22616
  4048c4:	movk	w9, #0x58, lsl #16
  4048c8:	movk	w10, #0x5858, lsl #16
  4048cc:	add	x0, x8, #0x6
  4048d0:	mov	x1, x22
  4048d4:	stur	w9, [x8, #3]
  4048d8:	str	w10, [x8]
  4048dc:	bl	401c10 <strcpy@plt>
  4048e0:	mov	x0, x20
  4048e4:	mov	w1, w24
  4048e8:	bl	4018f0 <mkstemps@plt>
  4048ec:	cmn	w0, #0x1
  4048f0:	b.eq	404918 <ferror@plt+0x2bd8>  // b.none
  4048f4:	bl	401ab0 <close@plt>
  4048f8:	cbnz	w0, 404948 <ferror@plt+0x2c08>
  4048fc:	mov	x0, x20
  404900:	ldp	x20, x19, [sp, #64]
  404904:	ldp	x22, x21, [sp, #48]
  404908:	ldp	x24, x23, [sp, #32]
  40490c:	ldr	x25, [sp, #16]
  404910:	ldp	x29, x30, [sp], #80
  404914:	ret
  404918:	adrp	x8, 415000 <ferror@plt+0x132c0>
  40491c:	ldr	x8, [x8, #4048]
  404920:	ldr	x20, [x8]
  404924:	bl	401ce0 <__errno_location@plt>
  404928:	ldr	w0, [x0]
  40492c:	bl	401aa0 <strerror@plt>
  404930:	adrp	x1, 405000 <ferror@plt+0x32c0>
  404934:	mov	x3, x0
  404938:	add	x1, x1, #0x3e5
  40493c:	mov	x0, x20
  404940:	mov	x2, x19
  404944:	bl	401d20 <fprintf@plt>
  404948:	bl	401b10 <abort@plt>
  40494c:	mov	x1, x0
  404950:	mov	x0, xzr
  404954:	b	404820 <ferror@plt+0x2ae0>
  404958:	stp	x29, x30, [sp, #-64]!
  40495c:	mov	x29, sp
  404960:	stp	x19, x20, [sp, #16]
  404964:	adrp	x20, 415000 <ferror@plt+0x132c0>
  404968:	add	x20, x20, #0xdb0
  40496c:	stp	x21, x22, [sp, #32]
  404970:	adrp	x21, 415000 <ferror@plt+0x132c0>
  404974:	add	x21, x21, #0xda8
  404978:	sub	x20, x20, x21
  40497c:	mov	w22, w0
  404980:	stp	x23, x24, [sp, #48]
  404984:	mov	x23, x1
  404988:	mov	x24, x2
  40498c:	bl	401890 <memcpy@plt-0x40>
  404990:	cmp	xzr, x20, asr #3
  404994:	b.eq	4049c0 <ferror@plt+0x2c80>  // b.none
  404998:	asr	x20, x20, #3
  40499c:	mov	x19, #0x0                   	// #0
  4049a0:	ldr	x3, [x21, x19, lsl #3]
  4049a4:	mov	x2, x24
  4049a8:	add	x19, x19, #0x1
  4049ac:	mov	x1, x23
  4049b0:	mov	w0, w22
  4049b4:	blr	x3
  4049b8:	cmp	x20, x19
  4049bc:	b.ne	4049a0 <ferror@plt+0x2c60>  // b.any
  4049c0:	ldp	x19, x20, [sp, #16]
  4049c4:	ldp	x21, x22, [sp, #32]
  4049c8:	ldp	x23, x24, [sp, #48]
  4049cc:	ldp	x29, x30, [sp], #64
  4049d0:	ret
  4049d4:	nop
  4049d8:	ret

Disassembly of section .fini:

00000000004049dc <.fini>:
  4049dc:	stp	x29, x30, [sp, #-16]!
  4049e0:	mov	x29, sp
  4049e4:	ldp	x29, x30, [sp], #16
  4049e8:	ret
