// Seed: 786503203
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge 1) 1) $display(id_2, id_2, id_2, id_2 - id_3, id_3, !1, 1);
endmodule
module module_1 (
    input tri0 id_0
);
  tri0 id_2 = 1;
  module_0(
      id_2, id_2
  );
  wire id_3;
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    output uwire id_2
);
  wand id_4;
  tri1 id_5;
  assign id_4 = id_5;
  logic [7:0] id_6;
  assign id_5 = 1;
  wire id_7, id_8, id_9;
  module_0(
      id_4, id_9
  );
  assign id_6 = id_6[1];
  wire id_10;
endmodule
