// Seed: 1512591393
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  module_0();
  always force id_1 = id_1;
endmodule
module module_2 (
    output uwire id_0,
    input  tri   id_1,
    output tri0  id_2,
    output wire  id_3
);
  tri0 id_5;
  module_0();
  integer id_6;
  always @(posedge (1) or id_5) begin
    case (1)
      1: id_2 = 1;
      1'h0: id_0 = id_6;
      1: id_5 = id_1;
    endcase
  end
  nand (id_0, id_1, id_5);
endmodule
