<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `library/core/src/../../stdarch/crates/core_arch/src/arm_shared/hints.rs`."><title>hints.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../../../static.files/rustdoc-bbd8d786.css"><meta name="rustdoc-vars" data-root-path="../../../../../../../" data-static-root-path="../../../../../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.95.0" data-rustdoc-version="1.95.0-nightly (d222ddc4d 2026-01-23)" data-channel="nightly" data-search-js="search-86d08462.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../../../../../static.files/storage-f9617a14.js"></script><script defer src="../../../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../../../src-files1.95.0.js"></script><script defer src="../../../../../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../../../../../static.files/noscript-ffcac47a.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">core/stdarch/crates/core_arch/src/arm_shared/</div>hints.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// # References
<a href=#2 id=2 data-nosnippet>2</a>//
<a href=#3 id=3 data-nosnippet>3</a>// - Section 7.4 "Hints" of ACLE
<a href=#4 id=4 data-nosnippet>4</a>// - Section 7.7 "NOP" of ACLE
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a></span><span class="doccomment">/// Generates a WFI (wait for interrupt) hint instruction, or nothing.
<a href=#7 id=7 data-nosnippet>7</a>///
<a href=#8 id=8 data-nosnippet>8</a>/// The WFI instruction allows (but does not require) the processor to enter a
<a href=#9 id=9 data-nosnippet>9</a>/// low-power state until one of a number of asynchronous events occurs.
<a href=#10 id=10 data-nosnippet>10</a></span><span class="comment">// Section 10.1 of ACLE says that the supported arches are: 8, 6K, 6-M
<a href=#11 id=11 data-nosnippet>11</a>// LLVM says "instruction requires: armv6k"
<a href=#12 id=12 data-nosnippet>12</a></span><span class="attr">#[cfg(any(
<a href=#13 id=13 data-nosnippet>13</a>    target_feature = <span class="string">"v6"</span>,
<a href=#14 id=14 data-nosnippet>14</a>    target_arch = <span class="string">"aarch64"</span>,
<a href=#15 id=15 data-nosnippet>15</a>    target_arch = <span class="string">"arm64ec"</span>,
<a href=#16 id=16 data-nosnippet>16</a>    doc
<a href=#17 id=17 data-nosnippet>17</a>))]
<a href=#18 id=18 data-nosnippet>18</a>#[inline(always)]
<a href=#19 id=19 data-nosnippet>19</a>#[unstable(feature = <span class="string">"stdarch_arm_hints"</span>, issue = <span class="string">"117218"</span>)]
<a href=#20 id=20 data-nosnippet>20</a></span><span class="kw">pub unsafe fn </span>__wfi() {
<a href=#21 id=21 data-nosnippet>21</a>    hint(HINT_WFI);
<a href=#22 id=22 data-nosnippet>22</a>}
<a href=#23 id=23 data-nosnippet>23</a>
<a href=#24 id=24 data-nosnippet>24</a><span class="doccomment">/// Generates a WFE (wait for event) hint instruction, or nothing.
<a href=#25 id=25 data-nosnippet>25</a>///
<a href=#26 id=26 data-nosnippet>26</a>/// The WFE instruction allows (but does not require) the processor to enter a
<a href=#27 id=27 data-nosnippet>27</a>/// low-power state until some event occurs such as a SEV being issued by
<a href=#28 id=28 data-nosnippet>28</a>/// another processor.
<a href=#29 id=29 data-nosnippet>29</a></span><span class="comment">// Section 10.1 of ACLE says that the supported arches are: 8, 6K, 6-M
<a href=#30 id=30 data-nosnippet>30</a>// LLVM says "instruction requires: armv6k"
<a href=#31 id=31 data-nosnippet>31</a></span><span class="attr">#[cfg(any(
<a href=#32 id=32 data-nosnippet>32</a>    target_feature = <span class="string">"v6"</span>,
<a href=#33 id=33 data-nosnippet>33</a>    target_arch = <span class="string">"aarch64"</span>,
<a href=#34 id=34 data-nosnippet>34</a>    target_arch = <span class="string">"arm64ec"</span>,
<a href=#35 id=35 data-nosnippet>35</a>    doc
<a href=#36 id=36 data-nosnippet>36</a>))]
<a href=#37 id=37 data-nosnippet>37</a>#[inline(always)]
<a href=#38 id=38 data-nosnippet>38</a>#[unstable(feature = <span class="string">"stdarch_arm_hints"</span>, issue = <span class="string">"117218"</span>)]
<a href=#39 id=39 data-nosnippet>39</a></span><span class="kw">pub unsafe fn </span>__wfe() {
<a href=#40 id=40 data-nosnippet>40</a>    hint(HINT_WFE);
<a href=#41 id=41 data-nosnippet>41</a>}
<a href=#42 id=42 data-nosnippet>42</a>
<a href=#43 id=43 data-nosnippet>43</a><span class="doccomment">/// Generates a SEV (send a global event) hint instruction.
<a href=#44 id=44 data-nosnippet>44</a>///
<a href=#45 id=45 data-nosnippet>45</a>/// This causes an event to be signaled to all processors in a multiprocessor
<a href=#46 id=46 data-nosnippet>46</a>/// system. It is a NOP on a uniprocessor system.
<a href=#47 id=47 data-nosnippet>47</a></span><span class="comment">// Section 10.1 of ACLE says that the supported arches are: 8, 6K, 6-M, 7-M
<a href=#48 id=48 data-nosnippet>48</a>// LLVM says "instruction requires: armv6k"
<a href=#49 id=49 data-nosnippet>49</a></span><span class="attr">#[cfg(any(
<a href=#50 id=50 data-nosnippet>50</a>    target_feature = <span class="string">"v6"</span>,
<a href=#51 id=51 data-nosnippet>51</a>    target_arch = <span class="string">"aarch64"</span>,
<a href=#52 id=52 data-nosnippet>52</a>    target_arch = <span class="string">"arm64ec"</span>,
<a href=#53 id=53 data-nosnippet>53</a>    doc
<a href=#54 id=54 data-nosnippet>54</a>))]
<a href=#55 id=55 data-nosnippet>55</a>#[inline(always)]
<a href=#56 id=56 data-nosnippet>56</a>#[unstable(feature = <span class="string">"stdarch_arm_hints"</span>, issue = <span class="string">"117218"</span>)]
<a href=#57 id=57 data-nosnippet>57</a></span><span class="kw">pub unsafe fn </span>__sev() {
<a href=#58 id=58 data-nosnippet>58</a>    hint(HINT_SEV);
<a href=#59 id=59 data-nosnippet>59</a>}
<a href=#60 id=60 data-nosnippet>60</a>
<a href=#61 id=61 data-nosnippet>61</a><span class="doccomment">/// Generates a send a local event hint instruction.
<a href=#62 id=62 data-nosnippet>62</a>///
<a href=#63 id=63 data-nosnippet>63</a>/// This causes an event to be signaled to only the processor executing this
<a href=#64 id=64 data-nosnippet>64</a>/// instruction. In a multiprocessor system, it is not required to affect the
<a href=#65 id=65 data-nosnippet>65</a>/// other processors.
<a href=#66 id=66 data-nosnippet>66</a></span><span class="comment">// LLVM says "instruction requires: armv8"
<a href=#67 id=67 data-nosnippet>67</a></span><span class="attr">#[cfg(any(
<a href=#68 id=68 data-nosnippet>68</a>    target_feature = <span class="string">"v8"</span>, <span class="comment">// 32-bit ARMv8
<a href=#69 id=69 data-nosnippet>69</a>    </span>target_arch = <span class="string">"aarch64"</span>, <span class="comment">// AArch64
<a href=#70 id=70 data-nosnippet>70</a>    </span>target_arch = <span class="string">"arm64ec"</span>, <span class="comment">// Arm64EC
<a href=#71 id=71 data-nosnippet>71</a>    </span>doc,
<a href=#72 id=72 data-nosnippet>72</a>))]
<a href=#73 id=73 data-nosnippet>73</a>#[inline(always)]
<a href=#74 id=74 data-nosnippet>74</a>#[unstable(feature = <span class="string">"stdarch_arm_hints"</span>, issue = <span class="string">"117218"</span>)]
<a href=#75 id=75 data-nosnippet>75</a></span><span class="kw">pub unsafe fn </span>__sevl() {
<a href=#76 id=76 data-nosnippet>76</a>    hint(HINT_SEVL);
<a href=#77 id=77 data-nosnippet>77</a>}
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a><span class="doccomment">/// Generates a YIELD hint instruction.
<a href=#80 id=80 data-nosnippet>80</a>///
<a href=#81 id=81 data-nosnippet>81</a>/// This enables multithreading software to indicate to the hardware that it is
<a href=#82 id=82 data-nosnippet>82</a>/// performing a task, for example a spin-lock, that could be swapped out to
<a href=#83 id=83 data-nosnippet>83</a>/// improve overall system performance.
<a href=#84 id=84 data-nosnippet>84</a></span><span class="comment">// Section 10.1 of ACLE says that the supported arches are: 8, 6K, 6-M
<a href=#85 id=85 data-nosnippet>85</a>// LLVM says "instruction requires: armv6k"
<a href=#86 id=86 data-nosnippet>86</a></span><span class="attr">#[cfg(any(
<a href=#87 id=87 data-nosnippet>87</a>    target_feature = <span class="string">"v6"</span>,
<a href=#88 id=88 data-nosnippet>88</a>    target_arch = <span class="string">"aarch64"</span>,
<a href=#89 id=89 data-nosnippet>89</a>    target_arch = <span class="string">"arm64ec"</span>,
<a href=#90 id=90 data-nosnippet>90</a>    doc
<a href=#91 id=91 data-nosnippet>91</a>))]
<a href=#92 id=92 data-nosnippet>92</a>#[inline(always)]
<a href=#93 id=93 data-nosnippet>93</a>#[unstable(feature = <span class="string">"stdarch_arm_hints"</span>, issue = <span class="string">"117218"</span>)]
<a href=#94 id=94 data-nosnippet>94</a></span><span class="kw">pub unsafe fn </span>__yield() {
<a href=#95 id=95 data-nosnippet>95</a>    hint(HINT_YIELD);
<a href=#96 id=96 data-nosnippet>96</a>}
<a href=#97 id=97 data-nosnippet>97</a>
<a href=#98 id=98 data-nosnippet>98</a><span class="doccomment">/// Generates an unspecified no-op instruction.
<a href=#99 id=99 data-nosnippet>99</a>///
<a href=#100 id=100 data-nosnippet>100</a>/// Note that not all architectures provide a distinguished NOP instruction. On
<a href=#101 id=101 data-nosnippet>101</a>/// those that do, it is unspecified whether this intrinsic generates it or
<a href=#102 id=102 data-nosnippet>102</a>/// another instruction. It is not guaranteed that inserting this instruction
<a href=#103 id=103 data-nosnippet>103</a>/// will increase execution time.
<a href=#104 id=104 data-nosnippet>104</a></span><span class="attr">#[inline(always)]
<a href=#105 id=105 data-nosnippet>105</a>#[unstable(feature = <span class="string">"stdarch_arm_hints"</span>, issue = <span class="string">"117218"</span>)]
<a href=#106 id=106 data-nosnippet>106</a></span><span class="kw">pub unsafe fn </span>__nop() {
<a href=#107 id=107 data-nosnippet>107</a>    <span class="macro">crate::arch::asm!</span>(<span class="string">"nop"</span>, options(nomem, nostack, preserves_flags));
<a href=#108 id=108 data-nosnippet>108</a>}
<a href=#109 id=109 data-nosnippet>109</a>
<a href=#110 id=110 data-nosnippet>110</a><span class="kw">unsafe extern </span><span class="string">"unadjusted" </span>{
<a href=#111 id=111 data-nosnippet>111</a>    <span class="attr">#[cfg_attr(
<a href=#112 id=112 data-nosnippet>112</a>        any(target_arch = <span class="string">"aarch64"</span>, target_arch = <span class="string">"arm64ec"</span>),
<a href=#113 id=113 data-nosnippet>113</a>        link_name = <span class="string">"llvm.aarch64.hint"
<a href=#114 id=114 data-nosnippet>114</a>    </span>)]
<a href=#115 id=115 data-nosnippet>115</a>    #[cfg_attr(target_arch = <span class="string">"arm"</span>, link_name = <span class="string">"llvm.arm.hint"</span>)]
<a href=#116 id=116 data-nosnippet>116</a>    </span><span class="kw">fn </span>hint(<span class="kw">_</span>: i32);
<a href=#117 id=117 data-nosnippet>117</a>}
<a href=#118 id=118 data-nosnippet>118</a>
<a href=#119 id=119 data-nosnippet>119</a><span class="comment">// from LLVM 7.0.1's lib/Target/ARM/{ARMInstrThumb,ARMInstrInfo,ARMInstrThumb2}.td
<a href=#120 id=120 data-nosnippet>120</a></span><span class="kw">const </span>HINT_NOP: i32 = <span class="number">0</span>;
<a href=#121 id=121 data-nosnippet>121</a><span class="kw">const </span>HINT_YIELD: i32 = <span class="number">1</span>;
<a href=#122 id=122 data-nosnippet>122</a><span class="kw">const </span>HINT_WFE: i32 = <span class="number">2</span>;
<a href=#123 id=123 data-nosnippet>123</a><span class="kw">const </span>HINT_WFI: i32 = <span class="number">3</span>;
<a href=#124 id=124 data-nosnippet>124</a><span class="kw">const </span>HINT_SEV: i32 = <span class="number">4</span>;
<a href=#125 id=125 data-nosnippet>125</a><span class="kw">const </span>HINT_SEVL: i32 = <span class="number">5</span>;
</code></pre></div></section></main></body></html>