{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728811311982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728811311983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 11:21:51 2024 " "Processing started: Sun Oct 13 11:21:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728811311983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811311983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_fpga -c i2c_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_fpga -c i2c_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811311983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728811312454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728811312454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_fpga_top " "Found entity 1: i2c_fpga_top" {  } { { "i2c_fpga_top.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728811318689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811318689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_fpga " "Found entity 1: i2c_fpga" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728811318691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811318691 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte i2c_fpga_tb.v(98) " "Verilog HDL Declaration warning at i2c_fpga_tb.v(98): \"byte\" is SystemVerilog-2005 keyword" {  } { { "i2c_fpga_tb.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga_tb.v" 98 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1728811318692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_fpga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_fpga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_fpga_tb " "Found entity 1: i2c_fpga_tb" {  } { { "i2c_fpga_tb.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728811318693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811318693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_fpga_top " "Elaborating entity \"i2c_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728811318713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_fpga i2c_fpga:i2c_slave_inst " "Elaborating entity \"i2c_fpga\" for hierarchy \"i2c_fpga:i2c_slave_inst\"" {  } { { "i2c_fpga_top.v" "i2c_slave_inst" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728811318714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_counter i2c_fpga.v(23) " "Verilog HDL or VHDL warning at i2c_fpga.v(23): object \"clk_counter\" assigned a value but never read" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728811318716 "|i2c_fpga_top|i2c_fpga:i2c_slave_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "i2c_fpga.v(42) " "Verilog HDL warning at i2c_fpga.v(42): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 42 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1728811318716 "|i2c_fpga_top|i2c_fpga:i2c_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_fpga.v(94) " "Verilog HDL assignment warning at i2c_fpga.v(94): truncated value with size 32 to match size of target (4)" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811318716 "|i2c_fpga_top|i2c_fpga:i2c_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_fpga.v(113) " "Verilog HDL assignment warning at i2c_fpga.v(113): truncated value with size 32 to match size of target (4)" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811318716 "|i2c_fpga_top|i2c_fpga:i2c_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_fpga.v(127) " "Verilog HDL assignment warning at i2c_fpga.v(127): truncated value with size 32 to match size of target (4)" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811318716 "|i2c_fpga_top|i2c_fpga:i2c_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_fpga.v(142) " "Verilog HDL assignment warning at i2c_fpga.v(142): truncated value with size 32 to match size of target (4)" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728811318716 "|i2c_fpga_top|i2c_fpga:i2c_slave_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i i2c_fpga.v(41) " "Verilog HDL Always Construct warning at i2c_fpga.v(41): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728811318716 "|i2c_fpga_top|i2c_fpga:i2c_slave_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 30 -1 0 } } { "i2c_fpga.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728811318999 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728811319000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728811319091 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "i2c_sda_to_pin sda " "Output pin \"i2c_sda_to_pin\" driven by bidirectional pin \"sda\" cannot be tri-stated" {  } { { "i2c_fpga_top.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga_top.v" 7 -1 0 } } { "i2c_fpga_top.v" "" { Text "C:/Developer/fpga_stm32_i2c/i2c_fpga/i2c_fpga_top.v" 5 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1728811319153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728811319504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728811319605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728811319605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "320 " "Implemented 320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728811319641 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728811319641 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1728811319641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728811319641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728811319641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728811319653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 11:21:59 2024 " "Processing ended: Sun Oct 13 11:21:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728811319653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728811319653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728811319653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728811319653 ""}
