// Seed: 4082246540
module module_0;
  wire id_1;
  final if (1) id_2 <= "";
  wire id_3, id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri1 id_9
);
  assign id_2 = id_0;
  always $display(id_3 == id_0, 1'b0);
  always id_9 = -1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    @(id_3) id_5 = id_3;
  end
  always_ff if (id_0);
  wire id_11;
endmodule
