CTC.BM3_Wafer_Status	D	0
CTC.BM3_Wafer_Status2	D	0
CTC.BM3_Wafer_Status3	D	0
CTC.BM3_Wafer_Status4	D	0
CTC.BM3_Wafer_Status5	D	0
CTC.BM3_Wafer_Status6	D	0
CTC.BM3_Wafer_Status7	D	0
CTC.BM3_Wafer_Status8	D	0
CTC.BM3_Wafer_Status9	D	0
CTC.BM3_Wafer_Status10	D	0
CTC.BM3_Wafer_Status11	D	0
CTC.BM3_Wafer_Status12	D	0
CTC.BM3_Wafer_Status13	D	0
CTC.BM3_Wafer_Status14	D	0
CTC.BM3_Wafer_Status15	D	0
CTC.BM3_Wafer_Status16	D	0
CTC.BM3_Wafer_Status17	D	0
CTC.BM3_Wafer_Status18	D	0
CTC.BM3_Wafer_Status19	D	0
CTC.BM3_Wafer_Status20	D	0
CTC.BM3_Wafer_Status21	D	0
CTC.BM3_Wafer_Status22	D	0
CTC.BM3_Wafer_Status23	D	0
CTC.BM3_Wafer_Status24	D	0
CTC.BM3_Wafer_Status25	D	0
CTC.BM3_Wafer_Status26	D	0
CTC.BM3_Wafer_Status27	D	0
CTC.BM3_Wafer_Status28	D	0
CTC.BM3_Wafer_Status29	D	0
CTC.BM3_Wafer_Status30	D	0
CTC.BM3_Wafer_Source	D	5
CTC.BM3_Wafer_Source2	D	5
CTC.BM3_Wafer_Source3	D	5
CTC.BM3_Wafer_Source4	D	5
CTC.BM3_Wafer_Source5	D	1
CTC.BM3_Wafer_Source6	D	1
CTC.BM3_Wafer_Source7	D	1
CTC.BM3_Wafer_Source8	D	1
CTC.BM3_Wafer_Source9	D	5
CTC.BM3_Wafer_Source10	D	5
CTC.BM3_Wafer_Source11	D	5
CTC.BM3_Wafer_Source12	D	5
CTC.BM3_Wafer_Source13	D	5
CTC.BM3_Wafer_Source14	D	5
CTC.BM3_Wafer_Source15	D	2
CTC.BM3_Wafer_Source16	D	5
CTC.BM3_Wafer_Source17	D	5
CTC.BM3_Wafer_Source18	D	5
CTC.BM3_Wafer_Source19	D	5
CTC.BM3_Wafer_Source20	D	5
CTC.BM3_Wafer_Source21	D	5
CTC.BM3_Wafer_Source22	D	5
CTC.BM3_Wafer_Source23	D	5
CTC.BM3_Wafer_Source24	D	2
CTC.BM3_Wafer_Source25	D	5
CTC.BM3_Wafer_Source26	D	5
CTC.BM3_Wafer_Source27	D	5
CTC.BM3_Wafer_Source28	D	5
CTC.BM3_Wafer_Source29	D	5
CTC.BM3_Wafer_Source30	D	5
CTC.FB_Wafer_Status	D	0
CTC.FB_Wafer_Source	D	0
CTC.FM_AL_Wafer_Status	D	0
CTC.FM_AL_Wafer_Source	D	1
CTC.FM_AL2_Wafer_Status	D	0
CTC.FM_AL2_Wafer_Source	D	0
VTMARM_USING_OPTION	D	0
CTC.PM1_DMinusCount	D	3862
CTC.PM2_DMinusCount	D	5823
CTC.PM3_DMinusCount	D	6878
