// Seed: 2732787927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always if (1) assign id_5 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    output wand id_7
    , id_18,
    output wand id_8,
    input supply0 id_9,
    output wand id_10,
    input tri id_11,
    input tri1 id_12,
    input supply0 id_13,
    output wor id_14,
    input uwire id_15,
    output tri1 id_16
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
