;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 0, <0
	SLT <231, <6
	SPL 0, <0
	SUB @124, 106
	DAT #-240, <10
	SUB @0, @2
	CMP @121, 103
	ADD -250, 10
	SUB @0, @2
	ADD @-21, 2
	JMP 0, 2
	JMP 30, 9
	MOV @-127, @100
	SUB @0, @2
	ADD 240, 60
	MOV -4, <-20
	JMP 500, 61
	SUB #90, @902
	SUB @231, 106
	SUB @124, 106
	SUB @221, 106
	MOV -1, <20
	SUB #90, <902
	MOV -1, <20
	SUB -422, @10
	SUB @221, 106
	SPL 0, <0
	SUB 0, -0
	MOV -4, <-20
	JMP 0, -1
	ADD 210, 30
	SLT @400, -95
	SUB #0, -0
	SLT 100, 206
	SPL <124, 106
	JMN @210, 620
	JMN @210, 620
	SPL <124, 106
	SUB 300, 90
	MOV -794, <-720
	SUB @124, 106
	MOV -4, <-20
	CMP -277, <-126
	CMP -277, <-126
	MOV -4, <-20
	MOV -4, <-20
	MOV -1, <-20
