Welcome to Xilinx CORE Generator.
Help system initialized.
Wrote file for project 'coregen'.
Wrote file for project 'coregen'.
Customize and Generate
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 12.3 - Xilinx CORE Generator IP GUI Launcher M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Finished initialising IP model.
ERROR:coreutil - ERROR:sim - Improperly formatted COE file .\sbox.coe. Parameter assignments
   should be separated by a ";" character.
    Found an illegal assignment on line 1.
ERROR:coreutil - ERROR:sim - Improperly formatted COE file .\sbox.coe. Parameter assignments
   should be separated by a ";" character.
    Found an illegal assignment on line 1.
Finished Customizing.
Generating IP...
Initializing IP model...
Finished initialising IP model.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
Generating Implementation files.
Generating ISE symbol file...
Generating NGC file.
Finished Generation Stage.
Generating IP instantiation template...
Generating the VHDL instantiation template.
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching readme viewer...
Launched readme viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
