[04/20 14:14:03      0s] 
[04/20 14:14:03      0s] Cadence Innovus(TM) Implementation System.
[04/20 14:14:03      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/20 14:14:03      0s] 
[04/20 14:14:03      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[04/20 14:14:03      0s] Options:	-files inv.tcl 
[04/20 14:14:03      0s] Date:		Sun Apr 20 14:14:03 2025
[04/20 14:14:03      0s] Host:		linux10.cse.cuhk.edu.hk (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2630 v2 @ 2.60GHz 15360KB)
[04/20 14:14:03      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/20 14:14:03      0s] 
[04/20 14:14:03      0s] License:
[04/20 14:14:03      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/20 14:14:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/20 14:17:30     28s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/20 14:17:30     28s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[04/20 14:17:30     28s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/20 14:17:30     28s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[04/20 14:17:30     28s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[04/20 14:17:30     28s] @(#)CDS: CPE v20.14-s080
[04/20 14:17:30     28s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/20 14:17:30     28s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[04/20 14:17:30     28s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/20 14:17:30     28s] @(#)CDS: RCDB 11.15.0
[04/20 14:17:30     28s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[04/20 14:17:31     28s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3501_linux10.cse.cuhk.edu.hk_chyu2_vqWUwc.

[04/20 14:17:31     28s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[04/20 14:18:21     32s] 
[04/20 14:18:21     32s] **INFO:  MMMC transition support version v31-84 
[04/20 14:18:21     32s] 
[04/20 14:18:21     32s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/20 14:18:21     32s] <CMD> suppressMessage ENCEXT-2799
[04/20 14:18:26     32s] Sourcing file "inv.tcl" ...
[04/20 14:18:26     32s] <CMD> setMultiCpuUsage -localCpu 8
[04/20 14:18:26     32s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/20 14:18:26     32s] <CMD> set conf_qxconf_file NULL
[04/20 14:18:26     32s] <CMD> set conf_qxlib_file NULL
[04/20 14:18:26     32s] <CMD> set dbgDualViewAwareXTree 1
[04/20 14:18:26     32s] <CMD> set defHierChar /
[04/20 14:18:26     32s] <CMD> set distributed_client_message_echo 1
[04/20 14:18:26     32s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/20 14:18:26     32s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[04/20 14:18:26     32s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/20 14:18:26     32s] <CMD> set init_gnd_net gnd
[04/20 14:18:26     32s] <CMD> set init_lef_file FreePDK45/gscl45nm.lef
[04/20 14:18:26     32s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:18:26     32s] <CMD> set init_pwr_net vdd
[04/20 14:18:26     32s] <CMD> set init_top_cell cla4
[04/20 14:18:26     32s] <CMD> set init_verilog cla4_synth.v
[04/20 14:18:26     32s] <CMD> get_message -id GLOBAL-100 -suppress
[04/20 14:18:26     32s] <CMD> get_message -id GLOBAL-100 -suppress
[04/20 14:18:26     32s] <CMD> set latch_time_borrow_mode max_borrow
[04/20 14:18:27     32s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str path_depth} type {!!str section} title {!!str {Path Depth Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str path_depth_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.min} title {!!str min} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.max} title {!!str max} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.mean} title {!!str mean} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.std_dev} title {!!str std_dev} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.min} title {!!str min} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.max} title {!!str max} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.mean} title {!!str mean} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.std_dev} title {!!str std_dev} group {!!str {Cell Depth}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}} {!!map {id {!!str path_depth_histogram} type {!!str histogram} title {!!str {Path Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.histogram}}}}} show_label_every {!!int 5}}} {!!map {id {!!str cell_depth_histogram} type {!!str histogram} title {!!str {Cell Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.cell_depth.histogram}}}}} show_label_every {!!int 5}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution} graph_type {!!str histogram}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[04/20 14:18:27     32s] <CMD> set pegDefaultResScaleFactor 1
[04/20 14:18:27     32s] <CMD> set pegDetailResScaleFactor 1
[04/20 14:18:27     32s] <CMD> set pegEnableDualViewForTQuantus 1
[04/20 14:18:27     32s] <CMD> get_message -id GLOBAL-100 -suppress
[04/20 14:18:28     32s] <CMD> get_message -id GLOBAL-100 -suppress
[04/20 14:18:28     32s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/20 14:18:28     32s] <CMD> set spgUnflattenIlmInCheckPlace 2
[04/20 14:18:28     33s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/20 14:18:30     33s] <CMD> get_message -id GLOBAL-100 -suppress
[04/20 14:18:30     33s] <CMD> suppressMessage -silent GLOBAL-100
[04/20 14:18:31     33s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/20 14:18:31     33s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/20 14:18:31     33s] <CMD> get_message -id GLOBAL-100 -suppress
[04/20 14:18:31     33s] <CMD> suppressMessage -silent GLOBAL-100
[04/20 14:18:31     33s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/20 14:18:31     33s] <CMD> set timing_enable_default_delay_arc 1
[04/20 14:18:31     33s] <CMD> set init_verilog_tolerate_port_mismatch 0
[04/20 14:18:31     33s] <CMD> set load_netlist_ignore_undefined_cell 1
[04/20 14:18:31     33s] <CMD> floorPlan -r 1.0 0.70 4.0 4.0 4.0 4.0
[04/20 14:18:31     33s] **ERROR: Design must be in memory before running "floorPlan"
[04/20 14:18:31     33s] **ERROR: (IMPSYT-6692):	Invalid return code while executing 'inv.tcl' was returned and script processing was stopped. Review the following error in 'inv.tcl' then restart.
[04/20 14:18:31     33s] **ERROR: (IMPSYT-6693):	Error message: inv.tcl: Design must be in memory before running "floorPlan".
[04/20 14:18:31     33s] <CMD> win
[04/20 14:21:34     40s] <CMD> setMultiCpuUsage -localCpu 8
[04/20 14:21:34     40s] <CMD> set init_verilog cla4_synth.v
[04/20 14:21:34     40s] <CMD> set init_top_cell cla4
[04/20 14:21:34     40s] <CMD> set init_lef_file FreePDK45/gscl45.lef
[04/20 14:21:34     40s] <CMD> set init_pwr_net vdd
[04/20 14:21:34     40s] <CMD> set init_gnd_net gnd
[04/20 14:21:34     40s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:21:34     40s] <CMD> floorPlan -r 1.0 0.70 4.0 4.0 4.0 4.0
[04/20 14:21:34     40s] **ERROR: Design must be in memory before running "floorPlan"
[04/20 14:21:34     40s] Design must be in memory before running "floorPlan"
[04/20 14:22:06     45s] <CMD> set init_verilog cla4_synth.v
[04/20 14:22:06     45s] <CMD> set init_top_cell cla4
[04/20 14:22:06     45s] <CMD> set init_lef_file FreePDK45/gscl45.lef
[04/20 14:22:06     45s] <CMD> set init_pwr_net vdd
[04/20 14:22:06     45s] <CMD> set init_gnd_net gnd
[04/20 14:22:06     45s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:22:17     46s] couldn't read file "inv.tcol": no such file or directory
[04/20 14:22:20     47s] <CMD> setMultiCpuUsage -localCpu 8
[04/20 14:22:20     47s] <CMD> set init_verilog cla4_synth.v
[04/20 14:22:20     47s] <CMD> set init_top_cell cla4
[04/20 14:22:20     47s] <CMD> set init_lef_file FreePDK45/gscl45.lef
[04/20 14:22:20     47s] <CMD> set init_pwr_net vdd
[04/20 14:22:20     47s] <CMD> set init_gnd_net gnd
[04/20 14:22:20     47s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:22:20     47s] <CMD> floorPlan -r 1.0 0.70 4.0 4.0 4.0 4.0
[04/20 14:22:20     47s] **ERROR: Design must be in memory before running "floorPlan"
[04/20 14:22:20     47s] Design must be in memory before running "floorPlan"
[04/20 14:22:36     49s] <CMD> set init_verilog cla4_synth.v
[04/20 14:22:36     49s] <CMD> set init_top_cell cla4
[04/20 14:22:36     49s] <CMD> set init_lef_file FreePDK45/gscl45.lef
[04/20 14:22:36     49s] <CMD> set init_pwr_net vdd
[04/20 14:22:36     49s] <CMD> set init_gnd_net gnd
[04/20 14:22:36     49s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:23:01     52s] <CMD> set init_verilog cla4_synth.v
[04/20 14:23:01     52s] <CMD> set init_top_cell cla4
[04/20 14:23:01     52s] <CMD> set init_lef_file FreePDK45/gscl45.lef
[04/20 14:23:01     52s] <CMD> set init_pwr_net vdd
[04/20 14:23:01     52s] <CMD> set init_gnd_net gnd
[04/20 14:23:01     52s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:23:10     53s] <CMD> init_design
[04/20 14:23:11     53s] #% Begin Load MMMC data ... (date=04/20 14:23:11, mem=179.9M)
[04/20 14:23:12     53s] #% End Load MMMC data ... (date=04/20 14:23:12, total cpu=0:00:00.1, real=0:00:01.0, peak res=184.3M, current mem=184.3M)
[04/20 14:23:13     53s] **ERROR: (IMPSYT-16038):	The specified file 'FreePDK45/gscl45.lef' could not be found. Check your file system, correct the file name.
[04/20 14:23:13     53s] **ERROR: (IMPIMEX-7327):	The file 'FreePDK45/gscl45.lef' from the init_lef_file variable does not exist or does not have read permissions, so it can't be loaded. If the missing file has LEF data needed by the netlist, a fatal error may occur later when reading the netlist. You should correct the filename to avoid this warning message. 
[04/20 14:23:13     53s] Note, the setImportMode -treatUndefinedCellAsBbox option controls if an undefined modules is treated as a black-boxes, and setCheckMode -tapeOut controls if an undefined module (not converted to a blackbox) is treated as a fatal error or empty module when reading the netlist.
[04/20 14:23:58     61s] <CMD> set init_lef_file FreePDK45/gscl45nm.lef
[04/20 14:23:58     61s] <CMD> init_design
[04/20 14:23:58     61s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/20 14:23:58     61s] #% Begin Load MMMC data ... (date=04/20 14:23:58, mem=167.2M)
[04/20 14:23:59     61s] The existing analysis_view 'analysis_default' has been replaced with new attributes.
[04/20 14:23:59     61s] INFO: New setup and hold views overwrite old settings during design initialization
[04/20 14:23:59     61s] #% End Load MMMC data ... (date=04/20 14:23:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=167.2M, current mem=157.7M)
[04/20 14:24:00     61s] 
[04/20 14:24:00     61s] Loading LEF file FreePDK45/gscl45nm.lef ...
[04/20 14:24:01     61s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[04/20 14:24:01     61s] Set DBUPerIGU to M2 pitch 380.
[04/20 14:24:02     61s] 
[04/20 14:24:02     61s] viaInitial starts at Sun Apr 20 14:24:02 2025
viaInitial ends at Sun Apr 20 14:24:02 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/20 14:24:02     61s] Loading view definition file from mmmc.tcl
[04/20 14:24:03     62s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[04/20 14:24:06     62s] Reading libs_typical timing library /data/d0/y22/chyu2/ceng4120/25hw3/FreePDK45/gscl45nm.lib.
[04/20 14:24:06     62s] Read 31 cells in library gscl45nm.
[04/20 14:24:06     62s] Library reading multithread flow ended.
[04/20 14:24:08     62s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:06.0, peak res=175.6M, current mem=145.8M)
[04/20 14:24:08     62s] *** End library_loading (cpu=0.01min, real=0.10min, mem=40.0M, fe_cpu=1.05min, fe_real=10.08min, fe_mem=934.1M) ***
[04/20 14:24:09     62s] #% Begin Load netlist data ... (date=04/20 14:24:09, mem=132.8M)
[04/20 14:24:09     62s] *** Begin netlist parsing (mem=934.1M) ***
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/20 14:24:09     62s] Type 'man IMPVL-159' for more detail.
[04/20 14:24:09     62s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/20 14:24:09     62s] To increase the message display limit, refer to the product command reference manual.
[04/20 14:24:09     62s] Created 31 new cells from 1 timing libraries.
[04/20 14:24:09     62s] Reading netlist ...
[04/20 14:24:09     62s] Backslashed names will retain backslash and a trailing blank character.
[04/20 14:24:09     62s] Reading verilog netlist 'cla4_synth.v'
[04/20 14:24:09     62s] 
[04/20 14:24:09     62s] *** Memory Usage v#1 (Current mem = 934.121M, initial mem = 284.219M) ***
[04/20 14:24:09     62s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=934.1M) ***
[04/20 14:24:09     62s] #% End Load netlist data ... (date=04/20 14:24:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=132.8M, current mem=122.8M)
[04/20 14:24:09     62s] Set top cell to cla4.
[04/20 14:24:16     63s] Hooked 31 DB cells to tlib cells.
[04/20 14:24:16     63s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=128.1M, current mem=128.1M)
[04/20 14:24:16     63s] Starting recursive module instantiation check.
[04/20 14:24:16     63s] No recursion found.
[04/20 14:24:16     63s] Building hierarchical netlist for Cell cla4 ...
[04/20 14:24:19     64s] *** Netlist is unique.
[04/20 14:24:20     64s] Set DBUPerIGU to techSite CoreSite width 760.
[04/20 14:24:20     64s] Setting Std. cell height to 4940 DBU (smallest netlist inst).
[04/20 14:24:21     64s] ** info: there are 46 modules.
[04/20 14:24:21     64s] ** info: there are 49 stdCell insts.
[04/20 14:24:22     64s] 
[04/20 14:24:22     64s] *** Memory Usage v#1 (Current mem = 951.535M, initial mem = 284.219M) ***
[04/20 14:24:23     64s] Horizontal Layer M1 offset = 190 (guessed)
[04/20 14:24:23     64s] Vertical Layer M2 offset = 190 (guessed)
[04/20 14:24:23     64s] Suggestion: specify LAYER OFFSET in LEF file
[04/20 14:24:23     64s] Reason: hard to extract LAYER OFFSET from standard cells
[04/20 14:24:23     64s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/20 14:24:23     64s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:24:23     64s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:24:23     64s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:24:23     64s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:24:24     64s] Set Default Net Delay as 1000 ps.
[04/20 14:24:24     64s] Set Default Net Load as 0.5 pF. 
[04/20 14:24:24     64s] Set Default Input Pin Transition as 0.1 ps.
[04/20 14:24:47     67s] Extraction setup Started 
[04/20 14:24:48     67s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/20 14:24:48     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:48     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:24:49     67s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:24:49     67s] Summary of Active RC-Corners : 
[04/20 14:24:49     67s]  
[04/20 14:24:49     67s]  Analysis View: analysis_default
[04/20 14:24:49     67s]     RC-Corner Name        : default_rc_corner
[04/20 14:24:49     67s]     RC-Corner Index       : 0
[04/20 14:24:49     67s]     RC-Corner Temperature : 25 Celsius
[04/20 14:24:49     67s]     RC-Corner Cap Table   : ''
[04/20 14:24:49     67s]     RC-Corner PreRoute Res Factor         : 1
[04/20 14:24:49     67s]     RC-Corner PreRoute Cap Factor         : 1
[04/20 14:24:49     67s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/20 14:24:49     67s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/20 14:24:49     67s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/20 14:24:49     67s]     RC-Corner PreRoute Clock Res Factor   : 1
[04/20 14:24:49     67s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/20 14:24:49     67s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/20 14:24:49     67s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/20 14:24:49     67s] LayerId::1 widthSet size::1
[04/20 14:24:49     67s] LayerId::2 widthSet size::1
[04/20 14:24:49     67s] LayerId::3 widthSet size::1
[04/20 14:24:49     67s] LayerId::4 widthSet size::1
[04/20 14:24:49     67s] LayerId::5 widthSet size::1
[04/20 14:24:49     67s] LayerId::6 widthSet size::1
[04/20 14:24:49     67s] LayerId::7 widthSet size::1
[04/20 14:24:49     67s] LayerId::8 widthSet size::1
[04/20 14:24:49     67s] LayerId::9 widthSet size::1
[04/20 14:24:49     67s] LayerId::10 widthSet size::1
[04/20 14:24:49     67s] Updating RC grid for preRoute extraction ...
[04/20 14:24:49     67s] eee: pegSigSF::1.070000
[04/20 14:24:50     67s] Initializing multi-corner resistance tables ...
[04/20 14:24:51     67s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:24:51     67s] **Info: Trial Route has Max Route Layer 15/10.
[04/20 14:24:51     67s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/20 14:24:51     67s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[04/20 14:24:51     67s] *Info: initialize multi-corner CTS.
[04/20 14:24:54     68s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:03.0, peak res=215.5M, current mem=148.6M)
[04/20 14:24:59     68s] Reading timing constraints file 'cla4_synth.sdc' ...
[04/20 14:25:01     68s] Current (total cpu=0:01:09, real=0:10:58, peak res=261.4M, current mem=211.8M)
[04/20 14:25:05     69s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File cla4_synth.sdc, Line 8).
[04/20 14:25:05     69s] 
[04/20 14:25:06     69s] INFO (CTE): Reading of timing constraints file cla4_synth.sdc completed, with 1 WARNING
[04/20 14:25:10     69s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:09.0, peak res=211.8M, current mem=207.0M)
[04/20 14:25:10     69s] Current (total cpu=0:01:09, real=0:11:07, peak res=261.4M, current mem=207.0M)
[04/20 14:25:10     69s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/20 14:25:10     69s] 
[04/20 14:25:10     69s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/20 14:25:11     69s] Summary for sequential cells identification: 
[04/20 14:25:11     69s]   Identified SBFF number: 3
[04/20 14:25:11     69s]   Identified MBFF number: 0
[04/20 14:25:11     69s]   Identified SB Latch number: 0
[04/20 14:25:11     69s]   Identified MB Latch number: 0
[04/20 14:25:11     69s]   Not identified SBFF number: 0
[04/20 14:25:11     69s]   Not identified MBFF number: 0
[04/20 14:25:11     69s]   Not identified SB Latch number: 0
[04/20 14:25:11     69s]   Not identified MB Latch number: 0
[04/20 14:25:11     69s]   Number of sequential cells which are not FFs: 1
[04/20 14:25:12     69s] Total number of combinational cells: 25
[04/20 14:25:12     69s] Total number of sequential cells: 4
[04/20 14:25:12     69s] Total number of tristate cells: 2
[04/20 14:25:12     69s] Total number of level shifter cells: 0
[04/20 14:25:12     69s] Total number of power gating cells: 0
[04/20 14:25:12     69s] Total number of isolation cells: 0
[04/20 14:25:12     69s] Total number of power switch cells: 0
[04/20 14:25:12     69s] Total number of pulse generator cells: 0
[04/20 14:25:12     69s] Total number of always on buffers: 0
[04/20 14:25:12     69s] Total number of retention cells: 0
[04/20 14:25:12     69s] List of usable buffers: BUFX2 BUFX4
[04/20 14:25:12     69s] Total number of usable buffers: 2
[04/20 14:25:12     69s] List of unusable buffers:
[04/20 14:25:12     69s] Total number of unusable buffers: 0
[04/20 14:25:12     69s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[04/20 14:25:12     69s] Total number of usable inverters: 4
[04/20 14:25:12     69s] List of unusable inverters:
[04/20 14:25:12     69s] Total number of unusable inverters: 0
[04/20 14:25:12     69s] List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
[04/20 14:25:12     69s] Total number of identified usable delay cells: 3
[04/20 14:25:12     69s] List of identified unusable delay cells:
[04/20 14:25:12     69s] Total number of identified unusable delay cells: 0
[04/20 14:25:12     69s] 
[04/20 14:25:12     69s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/20 14:25:12     69s] 
[04/20 14:25:12     69s] TimeStamp Deleting Cell Server Begin ...
[04/20 14:25:12     69s] 
[04/20 14:25:12     69s] TimeStamp Deleting Cell Server End ...
[04/20 14:25:12     69s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=207.0M, current mem=199.3M)
[04/20 14:25:12     69s] 
[04/20 14:25:12     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/20 14:25:12     69s] Summary for sequential cells identification: 
[04/20 14:25:12     69s]   Identified SBFF number: 3
[04/20 14:25:12     69s]   Identified MBFF number: 0
[04/20 14:25:12     69s]   Identified SB Latch number: 0
[04/20 14:25:12     69s]   Identified MB Latch number: 0
[04/20 14:25:12     69s]   Not identified SBFF number: 0
[04/20 14:25:12     69s]   Not identified MBFF number: 0
[04/20 14:25:12     69s]   Not identified SB Latch number: 0
[04/20 14:25:12     69s]   Not identified MB Latch number: 0
[04/20 14:25:12     69s]   Number of sequential cells which are not FFs: 1
[04/20 14:25:12     69s]  Visiting view : analysis_default
[04/20 14:25:13     69s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = 0
[04/20 14:25:13     69s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[04/20 14:25:13     69s]  Visiting view : analysis_default
[04/20 14:25:13     69s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = 0
[04/20 14:25:13     69s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[04/20 14:25:13     69s] TLC MultiMap info (StdDelay):
[04/20 14:25:13     69s]   : delay_default + libs_typical + 1 + no RcCorner := 2.3ps
[04/20 14:25:13     69s]   : delay_default + libs_typical + 1 + default_rc_corner := 2.3ps
[04/20 14:25:13     69s]  Setting StdDelay to: 2.3ps
[04/20 14:25:13     69s] 
[04/20 14:25:13     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/20 14:25:16     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/20 14:25:58     74s] <CMD> setMultiCpuUsage -localCpu 8
[04/20 14:25:59     74s] <CMD> set init_verilog cla4_synth.v
[04/20 14:25:59     74s] <CMD> set init_top_cell cla4
[04/20 14:25:59     74s] <CMD> set init_lef_file FreePDK45/gscl45nm.lef
[04/20 14:25:59     74s] <CMD> set init_pwr_net vdd
[04/20 14:25:59     74s] <CMD> set init_gnd_net gnd
[04/20 14:25:59     74s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:25:59     74s] <CMD> floorPlan -r 1.0 0.70 4.0 4.0 4.0 4.0
[04/20 14:26:03     74s] Horizontal Layer M1 offset = 190 (guessed)
[04/20 14:26:03     74s] Vertical Layer M2 offset = 190 (guessed)
[04/20 14:26:03     74s] Suggestion: specify LAYER OFFSET in LEF file
[04/20 14:26:03     74s] Reason: hard to extract LAYER OFFSET from standard cells
[04/20 14:26:03     74s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/20 14:26:03     74s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:26:03     74s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:26:03     74s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:26:03     74s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:26:03     74s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -inst *
[04/20 14:26:04     74s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -inst *
[04/20 14:26:04     74s] <CMD> sroute -nets {vdd gnd}
[04/20 14:26:04     74s] #% Begin sroute (date=04/20 14:26:04, mem=151.1M)
[04/20 14:26:07     74s] *** Begin SPECIAL ROUTE on Sun Apr 20 14:26:07 2025 ***
[04/20 14:26:07     74s] SPECIAL ROUTE ran on directory: /data/d0/y22/chyu2/ceng4120/25hw3
[04/20 14:26:07     74s] SPECIAL ROUTE ran on machine: linux10.cse.cuhk.edu.hk (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 1.23Ghz)
[04/20 14:26:07     74s] 
[04/20 14:26:07     74s] Begin option processing ...
[04/20 14:26:07     74s] srouteConnectPowerBump set to false
[04/20 14:26:07     74s] routeSelectNet set to "vdd gnd"
[04/20 14:26:07     74s] routeSpecial set to true
[04/20 14:26:07     74s] srouteConnectConverterPin set to false
[04/20 14:26:07     74s] srouteFollowCorePinEnd set to 3
[04/20 14:26:07     74s] srouteJogControl set to "preferWithChanges differentLayer"
[04/20 14:26:07     74s] sroutePadPinAllPorts set to true
[04/20 14:26:07     74s] sroutePreserveExistingRoutes set to true
[04/20 14:26:07     74s] srouteRoutePowerBarPortOnBothDir set to true
[04/20 14:26:07     74s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2444.00 megs.
[04/20 14:26:07     74s] 
[04/20 14:26:08     74s] Reading DB technology information...
[04/20 14:26:08     74s] Finished reading DB technology information.
[04/20 14:26:08     74s] Reading floorplan and netlist information...
[04/20 14:26:08     74s] Finished reading floorplan and netlist information.
[04/20 14:26:08     74s] Read in 21 layers, 10 routing layers, 1 overlap layer
[04/20 14:26:08     74s] Read in 33 macros, 4 used
[04/20 14:26:08     74s] Read in 4 components
[04/20 14:26:08     74s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[04/20 14:26:08     74s] Read in 15 logical pins
[04/20 14:26:08     74s] Read in 15 nets
[04/20 14:26:08     74s] Read in 2 special nets
[04/20 14:26:08     74s] Read in 8 terminals
[04/20 14:26:08     74s] 2 nets selected.
[04/20 14:26:08     74s] 
[04/20 14:26:08     74s] Begin power routing ...
[04/20 14:26:11     74s] #create default rule from bind_ndr_rule rule=0x7f6e8344a7f0 0x7f6e85c42018
[04/20 14:26:13     74s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/20 14:26:15     74s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/20 14:26:15     74s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/20 14:26:15     74s] Type 'man IMPSR-1256' for more detail.
[04/20 14:26:15     74s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/20 14:26:15     74s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/20 14:26:15     74s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/20 14:26:15     74s] Type 'man IMPSR-1256' for more detail.
[04/20 14:26:15     74s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/20 14:26:16     74s] CPU time for FollowPin 0 seconds
[04/20 14:26:16     74s] CPU time for FollowPin 0 seconds
[04/20 14:26:16     74s]   Number of IO ports routed: 0
[04/20 14:26:16     74s]   Number of Block ports routed: 0
[04/20 14:26:16     74s]   Number of Stripe ports routed: 0
[04/20 14:26:16     74s]   Number of Core ports routed: 0  open: 16
[04/20 14:26:16     74s]   Number of Pad ports routed: 0
[04/20 14:26:16     74s]   Number of Power Bump ports routed: 0
[04/20 14:26:16     74s]   Number of Followpin connections: 8
[04/20 14:26:16     74s] End power routing: cpu: 0:00:00, real: 0:00:08, peak: 2493.00 megs.
[04/20 14:26:16     74s] 
[04/20 14:26:16     74s] 
[04/20 14:26:16     74s] 
[04/20 14:26:16     74s]  Begin updating DB with routing results ...
[04/20 14:26:16     74s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/20 14:26:16     74s] Pin and blockage extraction finished
[04/20 14:26:16     74s] 
[04/20 14:26:16     74s] sroute created 8 wires.
[04/20 14:26:16     74s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/20 14:26:16     74s] +--------+----------------+----------------+
[04/20 14:26:16     74s] |  Layer |     Created    |     Deleted    |
[04/20 14:26:16     74s] +--------+----------------+----------------+
[04/20 14:26:16     74s] | metal1 |        8       |       NA       |
[04/20 14:26:16     74s] +--------+----------------+----------------+
[04/20 14:26:18     74s] #% End sroute (date=04/20 14:26:18, total cpu=0:00:00.6, real=0:00:14.0, peak res=151.1M, current mem=148.7M)
[04/20 14:26:18     74s] <CMD> addRing -center 1 -spacing 0.5 -width 0.5 -layer {top 3 bottom 3 left 4 right 4} -nets {gnd vdd}
[04/20 14:26:18     75s] #% Begin addRing (date=04/20 14:26:18, mem=143.2M)
[04/20 14:26:20     75s] 
[04/20 14:26:20     75s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.4M)
[04/20 14:26:20     75s] Ring generation is complete.
[04/20 14:26:20     75s] vias are now being generated.
[04/20 14:26:20     75s] addRing created 8 wires.
[04/20 14:26:20     75s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/20 14:26:20     75s] +--------+----------------+----------------+
[04/20 14:26:20     75s] |  Layer |     Created    |     Deleted    |
[04/20 14:26:20     75s] +--------+----------------+----------------+
[04/20 14:26:20     75s] | metal3 |        4       |       NA       |
[04/20 14:26:20     75s] |  via3  |        8       |        0       |
[04/20 14:26:20     75s] | metal4 |        4       |       NA       |
[04/20 14:26:20     75s] +--------+----------------+----------------+
[04/20 14:26:20     75s] #% End addRing (date=04/20 14:26:20, total cpu=0:00:00.0, real=0:00:02.0, peak res=143.2M, current mem=143.1M)
[04/20 14:26:20     75s] <CMD> addStripe -nets {vdd gnd} -layer 4 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[04/20 14:26:20     75s] #% Begin addStripe (date=04/20 14:26:20, mem=143.1M)
[04/20 14:26:21     75s] 
[04/20 14:26:21     75s] Initialize fgc environment(mem: 1265.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:21     75s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:21     75s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:21     75s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:21     75s] Starting stripe generation ...
[04/20 14:26:21     75s] Non-Default Mode Option Settings :
[04/20 14:26:21     75s]   NONE
[04/20 14:26:21     75s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:25     75s] Stripe generation is complete.
[04/20 14:26:25     75s] vias are now being generated.
[04/20 14:26:25     75s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:31     75s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:33     75s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:37     75s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:42     76s] addStripe created 8 wires.
[04/20 14:26:42     76s] ViaGen created 112 vias, deleted 0 via to avoid violation.
[04/20 14:26:42     76s] +--------+----------------+----------------+
[04/20 14:26:42     76s] |  Layer |     Created    |     Deleted    |
[04/20 14:26:42     76s] +--------+----------------+----------------+
[04/20 14:26:42     76s] |  via1  |       32       |        0       |
[04/20 14:26:42     76s] |  via2  |       32       |        0       |
[04/20 14:26:42     76s] |  via3  |       48       |        0       |
[04/20 14:26:42     76s] | metal4 |        8       |       NA       |
[04/20 14:26:42     76s] +--------+----------------+----------------+
[04/20 14:26:42     76s] #% End addStripe (date=04/20 14:26:42, total cpu=0:00:01.2, real=0:00:22.0, peak res=143.1M, current mem=105.3M)
[04/20 14:26:42     76s] <CMD> addStripe -nets {vdd gnd} -layer 3 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[04/20 14:26:42     76s] #% Begin addStripe (date=04/20 14:26:42, mem=105.4M)
[04/20 14:26:42     76s] 
[04/20 14:26:42     76s] Initialize fgc environment(mem: 1265.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:42     76s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:42     76s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:42     76s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.4M)
[04/20 14:26:42     76s] Starting stripe generation ...
[04/20 14:26:42     76s] Non-Default Mode Option Settings :
[04/20 14:26:42     76s]   NONE
[04/20 14:26:42     76s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:45     76s] Stripe generation is complete.
[04/20 14:26:45     76s] vias are now being generated.
[04/20 14:26:45     76s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:48     76s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:48     76s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 6.59) (25.46, 6.72).
[04/20 14:26:48     76s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 6.59) (25.46, 6.72).
[04/20 14:26:51     76s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:51     76s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 11.52) (25.46, 11.65).
[04/20 14:26:51     76s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 11.52) (25.46, 11.65).
[04/20 14:26:56     77s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:26:56     77s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 16.47) (25.46, 16.59).
[04/20 14:26:56     77s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 16.47) (25.46, 16.59).
[04/20 14:27:01     77s] addStripe created 7 wires.
[04/20 14:27:01     77s] ViaGen created 42 vias, deleted 12 vias to avoid violation.
[04/20 14:27:01     77s] +--------+----------------+----------------+
[04/20 14:27:01     77s] |  Layer |     Created    |     Deleted    |
[04/20 14:27:01     77s] +--------+----------------+----------------+
[04/20 14:27:01     77s] | metal3 |        7       |       NA       |
[04/20 14:27:01     77s] |  via3  |       42       |       12       |
[04/20 14:27:01     77s] +--------+----------------+----------------+
[04/20 14:27:01     77s] #% End addStripe (date=04/20 14:27:01, total cpu=0:00:01.3, real=0:00:19.0, peak res=105.4M, current mem=105.4M)
[04/20 14:27:01     77s] <CMD> place_design
[04/20 14:27:02     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/20 14:27:04     77s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 29, percentage of missing scan cell = 0.00% (0 / 29)
[04/20 14:27:16     79s] ### Time Record (colorize_geometry) is installed.
[04/20 14:27:16     79s] #Start colorize_geometry on Sun Apr 20 14:27:16 2025
[04/20 14:27:16     79s] #
[04/20 14:27:16     79s] ### Time Record (Pre Callback) is installed.
[04/20 14:27:17     79s] ### Time Record (Pre Callback) is uninstalled.
[04/20 14:27:17     79s] ### Time Record (DB Import) is installed.
[04/20 14:27:18     79s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/20 14:27:18     79s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/20 14:27:18     79s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/20 14:27:18     79s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/20 14:27:18     79s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1080326978 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[04/20 14:27:18     79s] ### Time Record (DB Import) is uninstalled.
[04/20 14:27:18     79s] ### Time Record (DB Export) is installed.
[04/20 14:27:18     79s] Extracting standard cell pins and blockage ...... 
[04/20 14:27:18     79s] Pin and blockage extraction finished
[04/20 14:27:18     79s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1080326978 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[04/20 14:27:18     79s] ### Time Record (DB Export) is uninstalled.
[04/20 14:27:18     79s] ### Time Record (Post Callback) is installed.
[04/20 14:27:18     79s] ### Time Record (Post Callback) is uninstalled.
[04/20 14:27:18     79s] #
[04/20 14:27:18     79s] #colorize_geometry statistics:
[04/20 14:27:18     79s] #Cpu time = 00:00:00
[04/20 14:27:18     79s] #Elapsed time = 00:00:03
[04/20 14:27:18     79s] #Increased memory = -15.04 (MB)
[04/20 14:27:18     79s] #Total memory = 145.91 (MB)
[04/20 14:27:18     79s] #Peak memory = 261.39 (MB)
[04/20 14:27:18     79s] #Number of warnings = 4
[04/20 14:27:18     79s] #Total number of warnings = 4
[04/20 14:27:18     79s] #Number of fails = 0
[04/20 14:27:18     79s] #Total number of fails = 0
[04/20 14:27:18     79s] #Complete colorize_geometry on Sun Apr 20 14:27:18 2025
[04/20 14:27:18     79s] #
[04/20 14:27:18     79s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/20 14:27:18     79s] ### Time Record (colorize_geometry) is uninstalled.
[04/20 14:27:18     79s] ### 
[04/20 14:27:18     79s] ###   Scalability Statistics
[04/20 14:27:18     79s] ### 
[04/20 14:27:18     79s] ### ------------------------+----------------+----------------+----------------+
[04/20 14:27:18     79s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/20 14:27:18     79s] ### ------------------------+----------------+----------------+----------------+
[04/20 14:27:18     79s] ###   Pre Callback          |        00:00:00|        00:00:01|             1.0|
[04/20 14:27:18     79s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/20 14:27:18     79s] ###   DB Import             |        00:00:00|        00:00:01|             0.1|
[04/20 14:27:18     79s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/20 14:27:18     79s] ###   Entire Command        |        00:00:00|        00:00:03|             0.1|
[04/20 14:27:18     79s] ### ------------------------+----------------+----------------+----------------+
[04/20 14:27:18     79s] ### 
[04/20 14:27:19     79s] *** Starting placeDesign default flow ***
[04/20 14:27:22     79s] **Info: Trial Route has Max Route Layer 15/10.
[04/20 14:27:22     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=1233.3M
[04/20 14:27:23     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1233.3M
[04/20 14:27:23     79s] *** Start deleteBufferTree ***
[04/20 14:27:30     80s] Multithreaded Timing Analysis is initialized with 8 threads
[04/20 14:27:30     80s] 
[04/20 14:27:33     80s] Info: Detect buffers to remove automatically.
[04/20 14:27:33     80s] Analyzing netlist ...
[04/20 14:27:33     80s] Updating netlist
[04/20 14:27:33     80s] 
[04/20 14:27:36     80s] *summary: 0 instances (buffers/inverters) removed
[04/20 14:27:36     80s] *** Finish deleteBufferTree (0:00:01.2) ***
[04/20 14:27:36     80s] 
[04/20 14:27:36     80s] TimeStamp Deleting Cell Server Begin ...
[04/20 14:27:36     80s] 
[04/20 14:27:36     80s] TimeStamp Deleting Cell Server End ...
[04/20 14:27:41     80s] **INFO: Enable pre-place timing setting for timing analysis
[04/20 14:27:41     80s] Set Using Default Delay Limit as 101.
[04/20 14:27:41     80s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/20 14:27:41     81s] Set Default Net Delay as 0 ps.
[04/20 14:27:42     81s] Set Default Net Load as 0 pF. 
[04/20 14:27:43     81s] **INFO: Analyzing IO path groups for slack adjustment
[04/20 14:27:46     81s] Effort level <high> specified for reg2reg_tmp.3501 path_group
[04/20 14:27:55     82s] AAE DB initialization (MEM=1283.69 CPU=0:00:00.1 REAL=0:00:01.0) 
[04/20 14:27:55     82s] #################################################################################
[04/20 14:27:55     82s] # Design Stage: PreRoute
[04/20 14:27:55     82s] # Design Name: cla4
[04/20 14:27:55     82s] # Design Mode: 90nm
[04/20 14:27:55     82s] # Analysis Mode: MMMC Non-OCV 
[04/20 14:27:55     82s] # Parasitics Mode: No SPEF/RCDB 
[04/20 14:27:55     82s] # Signoff Settings: SI Off 
[04/20 14:27:55     82s] #################################################################################
[04/20 14:27:57     82s] Topological Sorting (REAL = 0:00:01.0, MEM = 1291.7M, InitMEM = 1291.7M)
[04/20 14:27:57     82s] Calculate delays in Single mode...
[04/20 14:27:57     82s] Start delay calculation (fullDC) (8 T). (MEM=1291.69)
[04/20 14:28:00     82s] siFlow : Timing analysis mode is single, using late cdB files
[04/20 14:28:00     82s] Start AAE Lib Loading. (MEM=1303.21)
[04/20 14:28:01     82s] End AAE Lib Loading. (MEM=1322.29 CPU=0:00:00.0 Real=0:00:01.0)
[04/20 14:28:01     82s] End AAE Lib Interpolated Model. (MEM=1322.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:28:03     82s] First Iteration Infinite Tw... 
[04/20 14:28:06     83s] Total number of fetched objects 59
[04/20 14:28:06     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:28:07     83s] End delay calculation. (MEM=1697.77 CPU=0:00:00.2 REAL=0:00:02.0)
[04/20 14:28:10     83s] End delay calculation (fullDC). (MEM=1653.15 CPU=0:00:01.3 REAL=0:00:13.0)
[04/20 14:28:10     83s] *** CDM Built up (cpu=0:00:01.5  real=0:00:15.0  mem= 1653.1M) ***
[04/20 14:28:12     83s] **INFO: Disable pre-place timing setting for timing analysis
[04/20 14:28:14     83s] Set Using Default Delay Limit as 1000.
[04/20 14:28:14     83s] Set Default Net Delay as 1000 ps.
[04/20 14:28:14     83s] Set Default Net Load as 0.5 pF. 
[04/20 14:28:15     83s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/20 14:28:16     83s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1643.6M
[04/20 14:28:16     83s] Deleted 0 physical inst  (cell - / prefix -).
[04/20 14:28:16     83s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.130, MEM:1643.6M
[04/20 14:28:17     83s] INFO: #ExclusiveGroups=0
[04/20 14:28:17     83s] INFO: There are no Exclusive Groups.
[04/20 14:28:17     83s] *** Starting "NanoPlace(TM) placement v#9 (mem=1643.6M)" ...
[04/20 14:28:18     84s] Wait...
[04/20 14:28:18     84s] *** Build Buffered Sizing Timing Model
[04/20 14:28:18     84s] (cpu=0:00:00.1 mem=1707.7M) ***
[04/20 14:28:18     84s] *** Build Virtual Sizing Timing Model
[04/20 14:28:18     84s] (cpu=0:00:00.1 mem=1707.7M) ***
[04/20 14:28:19     84s] No user-set net weight.
[04/20 14:28:19     84s] Net fanout histogram:
[04/20 14:28:19     84s] 2		: 42 (71.2%) nets
[04/20 14:28:19     84s] 3		: 16 (27.1%) nets
[04/20 14:28:19     84s] 4     -	14	: 0 (0.0%) nets
[04/20 14:28:19     84s] 15    -	39	: 1 (1.7%) nets
[04/20 14:28:19     84s] 40    -	79	: 0 (0.0%) nets
[04/20 14:28:19     84s] 80    -	159	: 0 (0.0%) nets
[04/20 14:28:19     84s] 160   -	319	: 0 (0.0%) nets
[04/20 14:28:19     84s] 320   -	639	: 0 (0.0%) nets
[04/20 14:28:19     84s] 640   -	1279	: 0 (0.0%) nets
[04/20 14:28:19     84s] 1280  -	2559	: 0 (0.0%) nets
[04/20 14:28:19     84s] 2560  -	5119	: 0 (0.0%) nets
[04/20 14:28:19     84s] 5120+		: 0 (0.0%) nets
[04/20 14:28:19     84s] no activity file in design. spp won't run.
[04/20 14:28:19     84s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/20 14:28:20     84s] Scan chains were not defined.
[04/20 14:28:20     84s] z: 2, totalTracks: 1
[04/20 14:28:20     84s] z: 4, totalTracks: 1
[04/20 14:28:20     84s] z: 6, totalTracks: 1
[04/20 14:28:20     84s] z: 8, totalTracks: 1
[04/20 14:28:21     84s] # Building cla4 llgBox search-tree.
[04/20 14:28:21     84s] #std cell=49 (0 fixed + 49 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[04/20 14:28:21     84s] #ioInst=0 #net=59 #term=162 #term/net=2.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=15
[04/20 14:28:21     84s] stdCell: 49 single + 0 double + 0 multi
[04/20 14:28:21     84s] Total standard cell length = 0.1045 (mm), area = 0.0003 (mm^2)
[04/20 14:28:21     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1707.7M
[04/20 14:28:21     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1707.7M
[04/20 14:28:21     84s] Core basic site is CoreSite
[04/20 14:28:21     84s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:28:21     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1707.7M
[04/20 14:28:23     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.380, REAL:1.833, MEM:1436.7M
[04/20 14:28:23     84s] Use non-trimmed site array because memory saving is not enough.
[04/20 14:28:23     84s] SiteArray: non-trimmed site array dimensions = 7 x 56
[04/20 14:28:23     84s] SiteArray: use 8,192 bytes
[04/20 14:28:23     84s] SiteArray: current memory after site array memory allocation 1436.7M
[04/20 14:28:23     84s] SiteArray: FP blocked sites are writable
[04/20 14:28:23     84s] Estimated cell power/ground rail width = 0.193 um
[04/20 14:28:23     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:28:23     84s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1436.7M
[04/20 14:28:23     84s] Process 135 wires and vias for routing blockage analysis
[04/20 14:28:23     84s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.186, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.480, REAL:2.756, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.480, REAL:2.821, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF: Starting pre-place ADS at level 1, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.065, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.009, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.009, MEM:1436.7M
[04/20 14:28:23     84s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.075, MEM:1436.7M
[04/20 14:28:23     84s] ADSU 0.702 -> 0.736. GS 19.760
[04/20 14:28:23     84s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.081, MEM:1436.7M
[04/20 14:28:24     84s] Average module density = 0.736.
[04/20 14:28:24     84s] Density for the design = 0.736.
[04/20 14:28:24     84s]        = stdcell_area 275 sites (258 um^2) / alloc_area 374 sites (351 um^2).
[04/20 14:28:24     84s] Pin Density = 0.4133.
[04/20 14:28:24     84s]             = total # of pins 162 / total area 392.
[04/20 14:28:24     84s] OPERPROF: Starting spMPad at level 1, MEM:1436.7M
[04/20 14:28:24     84s] OPERPROF:   Starting spContextMPad at level 2, MEM:1436.7M
[04/20 14:28:24     84s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1436.7M
[04/20 14:28:24     84s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1436.7M
[04/20 14:28:24     84s] Initial padding reaches pin density 0.600 for top
[04/20 14:28:24     84s] InitPadU 0.736 -> 0.843 for top
[04/20 14:28:24     84s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[04/20 14:28:24     84s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1436.7M
[04/20 14:28:24     84s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1436.7M
[04/20 14:28:24     84s] === lastAutoLevel = 4 
[04/20 14:28:24     84s] OPERPROF: Starting spInitNetWt at level 1, MEM:1436.7M
[04/20 14:28:24     84s] no activity file in design. spp won't run.
[04/20 14:28:24     84s] [spp] 0
[04/20 14:28:24     84s] [adp] 0:1:1:3
[04/20 14:28:39     86s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.450, REAL:15.186, MEM:1495.5M
[04/20 14:28:39     86s] Clock gating cells determined by native netlist tracing.
[04/20 14:28:39     86s] no activity file in design. spp won't run.
[04/20 14:28:39     86s] no activity file in design. spp won't run.
[04/20 14:28:45     86s] Effort level <high> specified for reg2reg path_group
[04/20 14:28:50     87s] OPERPROF: Starting npMain at level 1, MEM:1576.6M
[04/20 14:28:51     87s] OPERPROF:   Starting npPlace at level 2, MEM:1640.6M
[04/20 14:28:52     87s] Iteration  1: Total net bbox = 2.401e-13 (2.40e-13 0.00e+00)
[04/20 14:28:52     87s]               Est.  stn bbox = 2.505e-13 (2.50e-13 0.00e+00)
[04/20 14:28:53     87s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1672.6M
[04/20 14:28:53     87s] Iteration  2: Total net bbox = 2.401e-13 (2.40e-13 0.00e+00)
[04/20 14:28:53     87s]               Est.  stn bbox = 2.505e-13 (2.50e-13 0.00e+00)
[04/20 14:28:53     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1672.6M
[04/20 14:28:53     87s] exp_mt_sequential is set from setPlaceMode option to 1
[04/20 14:28:53     87s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[04/20 14:28:53     87s] place_exp_mt_interval set to default 32
[04/20 14:28:53     87s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/20 14:28:53     87s] Iteration  3: Total net bbox = 7.249e-01 (3.75e-01 3.50e-01)
[04/20 14:28:53     87s]               Est.  stn bbox = 8.722e-01 (4.50e-01 4.22e-01)
[04/20 14:28:53     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1672.6M
[04/20 14:28:53     87s] Total number of setup views is 1.
[04/20 14:28:53     87s] Total number of active setup views is 1.
[04/20 14:28:53     87s] Active setup views:
[04/20 14:28:53     87s]     analysis_default
[04/20 14:28:53     87s] Iteration  4: Total net bbox = 8.908e+01 (5.89e+01 3.02e+01)
[04/20 14:28:53     87s]               Est.  stn bbox = 1.102e+02 (7.06e+01 3.95e+01)
[04/20 14:28:53     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1672.6M
[04/20 14:28:53     87s] Iteration  5: Total net bbox = 1.632e+02 (7.33e+01 8.99e+01)
[04/20 14:28:53     87s]               Est.  stn bbox = 1.932e+02 (8.95e+01 1.04e+02)
[04/20 14:28:53     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1672.6M
[04/20 14:28:53     87s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:1.444, MEM:1672.6M
[04/20 14:28:53     87s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:3.439, MEM:1672.6M
[04/20 14:28:53     87s] [adp] clock
[04/20 14:28:53     87s] [adp] weight, nr nets, wire length
[04/20 14:28:53     87s] [adp]      0        1  42.578000
[04/20 14:28:53     87s] [adp] data
[04/20 14:28:53     87s] [adp] weight, nr nets, wire length
[04/20 14:28:53     87s] [adp]      0       58  544.623500
[04/20 14:28:53     87s] [adp] 0.000000|0.000000|0.000000
[04/20 14:28:53     87s] Iteration  6: Total net bbox = 5.872e+02 (3.18e+02 2.69e+02)
[04/20 14:28:53     87s]               Est.  stn bbox = 6.287e+02 (3.40e+02 2.89e+02)
[04/20 14:28:53     87s]               cpu = 0:00:01.5 real = 0:00:14.0 mem = 1672.6M
[04/20 14:28:53     87s] *** cost = 5.872e+02 (3.18e+02 2.69e+02) (cpu for global=0:00:01.5) real=0:00:14.0***
[04/20 14:28:53     87s] Placement multithread real runtime: 0:00:14.0 with 8 threads.
[04/20 14:28:53     87s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[04/20 14:28:54     87s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.6M
[04/20 14:28:54     87s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.093, MEM:1672.6M
[04/20 14:28:55     87s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.1
[04/20 14:28:55     87s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:03.0
[04/20 14:28:55     87s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/20 14:28:55     87s] Type 'man IMPSP-9025' for more detail.
[04/20 14:28:55     87s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1672.6M
[04/20 14:28:55     87s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1672.6M
[04/20 14:28:55     87s] z: 2, totalTracks: 1
[04/20 14:28:55     87s] z: 4, totalTracks: 1
[04/20 14:28:55     87s] z: 6, totalTracks: 1
[04/20 14:28:55     87s] z: 8, totalTracks: 1
[04/20 14:28:55     87s] #spOpts: mergeVia=F 
[04/20 14:28:55     87s] All LLGs are deleted
[04/20 14:28:55     87s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1672.6M
[04/20 14:28:55     87s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1672.6M
[04/20 14:28:55     87s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1672.6M
[04/20 14:28:55     87s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1672.6M
[04/20 14:28:55     87s] Core basic site is CoreSite
[04/20 14:28:56     87s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:28:56     87s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1672.6M
[04/20 14:28:56     87s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.030, REAL:0.094, MEM:1672.6M
[04/20 14:28:56     87s] Fast DP-INIT is on for default
[04/20 14:28:56     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:28:56     87s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.678, MEM:1672.6M
[04/20 14:28:56     87s] OPERPROF:       Starting CMU at level 4, MEM:1672.6M
[04/20 14:28:56     87s] OPERPROF:       Finished CMU at level 4, CPU:0.050, REAL:0.229, MEM:1672.6M
[04/20 14:28:56     87s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.976, MEM:1672.6M
[04/20 14:28:56     87s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1672.6MB).
[04/20 14:28:56     87s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:1.349, MEM:1672.6M
[04/20 14:28:57     87s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:1.565, MEM:1672.6M
[04/20 14:28:57     87s] TDRefine: refinePlace mode is spiral
[04/20 14:28:57     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3501.1
[04/20 14:28:57     87s] OPERPROF: Starting RefinePlace at level 1, MEM:1672.6M
[04/20 14:28:57     88s] *** Starting refinePlace (0:01:28 mem=1672.6M) ***
[04/20 14:28:57     88s] Total net bbox length = 5.872e+02 (3.177e+02 2.695e+02) (ext = 3.831e+02)
[04/20 14:28:57     88s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/20 14:28:58     88s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1672.6M
[04/20 14:28:58     88s] Starting refinePlace ...
[04/20 14:28:58     88s] ** Cut row section cpu time 0:00:00.0.
[04/20 14:28:58     88s]    Spread Effort: high, standalone mode, useDDP on.
[04/20 14:28:59     88s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1672.6MB) @(0:01:28 - 0:01:28).
[04/20 14:28:59     88s] Move report: preRPlace moves 49 insts, mean move: 1.28 um, max move: 2.61 um 
[04/20 14:28:59     88s] 	Max move on inst (adder1/ha_a_b/U3): (16.59, 13.69) --> (17.10, 11.59)
[04/20 14:28:59     88s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[04/20 14:28:59     88s] wireLenOptFixPriorityInst 0 inst fixed
[04/20 14:28:59     88s] tweakage running in 8 threads.
[04/20 14:28:59     88s] Placement tweakage begins.
[04/20 14:28:59     88s] wire length = 3.035e+02
[04/20 14:28:59     88s] wire length = 2.944e+02
[04/20 14:28:59     88s] Placement tweakage ends.
[04/20 14:29:00     88s] Move report: tweak moves 12 insts, mean move: 3.58 um, max move: 8.55 um 
[04/20 14:29:00     88s] 	Max move on inst (sum_reg[3]): (22.80, 19.00) --> (16.72, 16.53)
[04/20 14:29:00     88s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=1672.6MB) @(0:01:28 - 0:01:28).
[04/20 14:29:00     88s] 
[04/20 14:29:00     88s] Running Spiral MT with 8 threads  fetchWidth=8 
[04/20 14:29:00     88s] Move report: legalization moves 3 insts, mean move: 0.89 um, max move: 1.14 um spiral
[04/20 14:29:00     88s] 	Max move on inst (adder0/ha_a_b/U3): (5.32, 19.00) --> (4.18, 19.00)
[04/20 14:29:00     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1672.6MB) @(0:01:28 - 0:01:28).
[04/20 14:29:00     88s] Move report: Detail placement moves 49 insts, mean move: 1.68 um, max move: 7.43 um 
[04/20 14:29:00     88s] 	Max move on inst (sum_reg[3]): (21.87, 18.80) --> (16.72, 16.53)
[04/20 14:29:00     88s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:02.0 MEM: 1672.6MB
[04/20 14:29:00     88s] Statistics of distance of Instance movement in refine placement:
[04/20 14:29:00     88s]   maximum (X+Y) =         7.43 um
[04/20 14:29:00     88s]   inst (sum_reg[3]) with max move: (21.873, 18.805) -> (16.72, 16.53)
[04/20 14:29:00     88s]   mean    (X+Y) =         1.68 um
[04/20 14:29:00     88s] Summary Report:
[04/20 14:29:00     88s] Instances move: 49 (out of 49 movable)
[04/20 14:29:00     88s] Instances flipped: 0
[04/20 14:29:00     88s] Mean displacement: 1.68 um
[04/20 14:29:00     88s] Max displacement: 7.43 um (Instance: sum_reg[3]) (21.873, 18.805) -> (16.72, 16.53)
[04/20 14:29:00     88s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: DFFPOSX1
[04/20 14:29:00     88s] Total instances moved : 49
[04/20 14:29:00     88s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.300, REAL:2.432, MEM:1672.6M
[04/20 14:29:00     88s] Total net bbox length = 6.075e+02 (3.167e+02 2.908e+02) (ext = 3.663e+02)
[04/20 14:29:00     88s] Runtime: CPU: 0:00:00.4 REAL: 0:00:03.0 MEM: 1672.6MB
[04/20 14:29:00     88s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:03.0, mem=1672.6MB) @(0:01:28 - 0:01:28).
[04/20 14:29:00     88s] *** Finished refinePlace (0:01:28 mem=1672.6M) ***
[04/20 14:29:00     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3501.1
[04/20 14:29:00     88s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:3.462, MEM:1672.6M
[04/20 14:29:00     88s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1672.6M
[04/20 14:29:00     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1672.6M
[04/20 14:29:00     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1672.6M
[04/20 14:29:00     88s] All LLGs are deleted
[04/20 14:29:00     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1672.6M
[04/20 14:29:00     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1672.6M
[04/20 14:29:00     88s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.034, MEM:1669.6M
[04/20 14:29:00     88s] *** End of Placement (cpu=0:00:04.4, real=0:00:43.0, mem=1669.6M) ***
[04/20 14:29:00     88s] z: 2, totalTracks: 1
[04/20 14:29:00     88s] z: 4, totalTracks: 1
[04/20 14:29:00     88s] z: 6, totalTracks: 1
[04/20 14:29:00     88s] z: 8, totalTracks: 1
[04/20 14:29:00     88s] #spOpts: mergeVia=F 
[04/20 14:29:00     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1669.6M
[04/20 14:29:00     88s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1669.6M
[04/20 14:29:00     88s] Core basic site is CoreSite
[04/20 14:29:01     88s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:29:01     88s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.009, MEM:1669.6M
[04/20 14:29:01     88s] Fast DP-INIT is on for default
[04/20 14:29:01     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:29:01     88s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.428, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.712, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1669.6M
[04/20 14:29:01     88s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[04/20 14:29:01     88s] Density distribution unevenness ratio = 1.434%
[04/20 14:29:01     88s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1669.6M
[04/20 14:29:01     88s] All LLGs are deleted
[04/20 14:29:01     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1669.6M
[04/20 14:29:01     88s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1669.6M
[04/20 14:29:01     88s] *** Free Virtual Timing Model ...(mem=1669.6M)
[04/20 14:29:11     88s] **INFO: Enable pre-place timing setting for timing analysis
[04/20 14:29:11     88s] Set Using Default Delay Limit as 101.
[04/20 14:29:11     88s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/20 14:29:11     88s] Set Default Net Delay as 0 ps.
[04/20 14:29:11     88s] Set Default Net Load as 0 pF. 
[04/20 14:29:12     88s] **INFO: Analyzing IO path groups for slack adjustment
[04/20 14:29:14     88s] Effort level <high> specified for reg2reg_tmp.3501 path_group
[04/20 14:29:24     89s] #################################################################################
[04/20 14:29:24     89s] # Design Stage: PreRoute
[04/20 14:29:24     89s] # Design Name: cla4
[04/20 14:29:24     89s] # Design Mode: 90nm
[04/20 14:29:24     89s] # Analysis Mode: MMMC Non-OCV 
[04/20 14:29:24     89s] # Parasitics Mode: No SPEF/RCDB 
[04/20 14:29:24     89s] # Signoff Settings: SI Off 
[04/20 14:29:24     89s] #################################################################################
[04/20 14:29:26     89s] Topological Sorting (REAL = 0:00:01.0, MEM = 1658.1M, InitMEM = 1658.1M)
[04/20 14:29:27     89s] Calculate delays in Single mode...
[04/20 14:29:27     89s] Start delay calculation (fullDC) (8 T). (MEM=1658.09)
[04/20 14:29:29     89s] End AAE Lib Interpolated Model. (MEM=1669.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:29:31     90s] Total number of fetched objects 59
[04/20 14:29:31     90s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:29:31     90s] End delay calculation. (MEM=1933.31 CPU=0:00:00.2 REAL=0:00:01.0)
[04/20 14:29:31     90s] End delay calculation (fullDC). (MEM=1933.31 CPU=0:00:00.5 REAL=0:00:04.0)
[04/20 14:29:31     90s] *** CDM Built up (cpu=0:00:00.9  real=0:00:08.0  mem= 1933.3M) ***
[04/20 14:29:35     90s] **INFO: Disable pre-place timing setting for timing analysis
[04/20 14:29:37     90s] Set Using Default Delay Limit as 1000.
[04/20 14:29:37     90s] Set Default Net Delay as 1000 ps.
[04/20 14:29:38     90s] Set Default Net Load as 0.5 pF. 
[04/20 14:29:40     90s] Info: Disable timing driven in postCTS congRepair.
[04/20 14:29:40     90s] 
[04/20 14:29:40     90s] Starting congRepair ...
[04/20 14:29:40     90s] User Input Parameters:
[04/20 14:29:40     90s] - Congestion Driven    : On
[04/20 14:29:40     90s] - Timing Driven        : Off
[04/20 14:29:40     90s] - Area-Violation Based : On
[04/20 14:29:40     90s] - Start Rollback Level : -5
[04/20 14:29:40     90s] - Legalized            : On
[04/20 14:29:40     90s] - Window Based         : Off
[04/20 14:29:40     90s] - eDen incr mode       : Off
[04/20 14:29:40     90s] - Small incr mode      : Off
[04/20 14:29:40     90s] 
[04/20 14:29:40     90s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1923.8M
[04/20 14:29:47     90s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.190, REAL:6.598, MEM:1923.8M
[04/20 14:29:47     90s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1923.8M
[04/20 14:29:47     90s] Starting Early Global Route congestion estimation: mem = 1923.8M
[04/20 14:29:47     90s] (I)       Started Import and model ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Create place DB ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Import place data ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read instances and placement ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.13 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read nets ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.28 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.41 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.42 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Create route DB ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       == Non-default Options ==
[04/20 14:29:47     90s] (I)       Maximum routing layer                              : 10
[04/20 14:29:47     90s] (I)       Number of threads                                  : 8
[04/20 14:29:47     90s] (I)       Use non-blocking free Dbs wires                    : false
[04/20 14:29:47     90s] (I)       Method to set GCell size                           : row
[04/20 14:29:47     90s] (I)       Counted 181 PG shapes. We will not process PG shapes layer by layer.
[04/20 14:29:47     90s] (I)       Started Import route data (8T) ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Use row-based GCell size
[04/20 14:29:47     90s] (I)       Use row-based GCell align
[04/20 14:29:47     90s] (I)       GCell unit size   : 4940
[04/20 14:29:47     90s] (I)       GCell multiplier  : 1
[04/20 14:29:47     90s] (I)       GCell row height  : 4940
[04/20 14:29:47     90s] (I)       Actual row height : 4940
[04/20 14:29:47     90s] (I)       GCell align ref   : 8360 8360
[04/20 14:29:47     90s] [NR-eGR] Track table information for default rule: 
[04/20 14:29:47     90s] [NR-eGR] metal1 has no routable track
[04/20 14:29:47     90s] [NR-eGR] metal2 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal3 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal4 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal5 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal6 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal7 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal8 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal9 has single uniform track structure
[04/20 14:29:47     90s] [NR-eGR] metal10 has single uniform track structure
[04/20 14:29:47     90s] (I)       =============== Default via ===============
[04/20 14:29:47     90s] (I)       +---+------------------+------------------+
[04/20 14:29:47     90s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut  |
[04/20 14:29:47     90s] (I)       +---+------------------+------------------+
[04/20 14:29:47     90s] (I)       | 1 |   10  M2_M1_viaB |   10  M2_M1_viaB |
[04/20 14:29:47     90s] (I)       | 2 |   12  M3_M2_viaB |    2  M3_M2_via  |
[04/20 14:29:47     90s] (I)       | 3 |   14  M4_M3_viaB |   14  M4_M3_viaB |
[04/20 14:29:47     90s] (I)       | 4 |    4  M5_M4_via  |    4  M5_M4_via  |
[04/20 14:29:47     90s] (I)       | 5 |    5  M6_M5_via  |    5  M6_M5_via  |
[04/20 14:29:47     90s] (I)       | 6 |    6  M7_M6_via  |    6  M7_M6_via  |
[04/20 14:29:47     90s] (I)       | 7 |    7  M8_M7_via  |    7  M8_M7_via  |
[04/20 14:29:47     90s] (I)       | 8 |    8  M9_M8_via  |    8  M9_M8_via  |
[04/20 14:29:47     90s] (I)       | 9 |    9  M10_M9_via |    9  M10_M9_via |
[04/20 14:29:47     90s] (I)       +---+------------------+------------------+
[04/20 14:29:47     90s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read routing blockages ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read instance blockages ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read PG blockages ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] [NR-eGR] Read 291 PG shapes
[04/20 14:29:47     90s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read boundary cut boxes ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] [NR-eGR] #Routing Blockages  : 0
[04/20 14:29:47     90s] [NR-eGR] #Instance Blockages : 203
[04/20 14:29:47     90s] [NR-eGR] #PG Blockages       : 291
[04/20 14:29:47     90s] [NR-eGR] #Halo Blockages     : 0
[04/20 14:29:47     90s] [NR-eGR] #Boundary Blockages : 0
[04/20 14:29:47     90s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.08 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read blackboxes ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/20 14:29:47     90s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read prerouted ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 14:29:47     90s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read unlegalized nets ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Read nets ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] [NR-eGR] Read numTotalNets=54  numIgnoredNets=0
[04/20 14:29:47     90s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Started Set up via pillars ( Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:47     90s] (I)       early_global_route_priority property id does not exist.
[04/20 14:29:47     90s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Model blockages into capacity
[04/20 14:29:48     90s] (I)       Read Num Blocks=494  Num Prerouted Wires=0  Num CS=0
[04/20 14:29:48     90s] (I)       Started Initialize 3D capacity ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Layer 1 (V) : #blockages 267 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 2 (H) : #blockages 129 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 3 (V) : #blockages 98 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[04/20 14:29:48     90s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[04/20 14:29:48     90s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       -- layer congestion ratio --
[04/20 14:29:48     90s] (I)       Layer 1 : 0.100000
[04/20 14:29:48     90s] (I)       Layer 2 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 3 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 4 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 5 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 6 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 7 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 8 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 9 : 0.700000
[04/20 14:29:48     90s] (I)       Layer 10 : 0.700000
[04/20 14:29:48     90s] (I)       ----------------------------
[04/20 14:29:48     90s] (I)       Number of ignored nets                =      0
[04/20 14:29:48     90s] (I)       Number of connected nets              =      0
[04/20 14:29:48     90s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/20 14:29:48     90s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/20 14:29:48     90s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/20 14:29:48     90s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/20 14:29:48     90s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/20 14:29:48     90s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/20 14:29:48     90s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/20 14:29:48     90s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/20 14:29:48     90s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 14:29:48     90s] (I)       Finished Import route data (8T) ( CPU: 0.01 sec, Real: 0.18 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.40 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Started Read aux data ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Started Others data preparation ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 14:29:48     90s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Started Create route kernel ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Ndr track 0 does not exist
[04/20 14:29:48     90s] (I)       ---------------------Grid Graph Info--------------------
[04/20 14:29:48     90s] (I)       Routing area        : (0, 0) - (59660, 51300)
[04/20 14:29:48     90s] (I)       Core area           : (8360, 8360) - (51300, 42940)
[04/20 14:29:48     90s] (I)       Site width          :   760  (dbu)
[04/20 14:29:48     90s] (I)       Row height          :  4940  (dbu)
[04/20 14:29:48     90s] (I)       GCell row height    :  4940  (dbu)
[04/20 14:29:48     90s] (I)       GCell width         :  4940  (dbu)
[04/20 14:29:48     90s] (I)       GCell height        :  4940  (dbu)
[04/20 14:29:48     90s] (I)       Grid                :    12    10    10
[04/20 14:29:48     90s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 14:29:48     90s] (I)       Vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[04/20 14:29:48     90s] (I)       Horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[04/20 14:29:48     90s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 14:29:48     90s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/20 14:29:48     90s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[04/20 14:29:48     90s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/20 14:29:48     90s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/20 14:29:48     90s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[04/20 14:29:48     90s] (I)       Total num of tracks :     0   157   135   105    89   105    26    35    14    17
[04/20 14:29:48     90s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 14:29:48     90s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 14:29:48     90s] (I)       --------------------------------------------------------
[04/20 14:29:48     90s] 
[04/20 14:29:48     90s] [NR-eGR] ============ Routing rule table ============
[04/20 14:29:48     90s] [NR-eGR] Rule id: 0  Nets: 54 
[04/20 14:29:48     90s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/20 14:29:48     90s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/20 14:29:48     90s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 14:29:48     90s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 14:29:48     90s] [NR-eGR] ========================================
[04/20 14:29:48     90s] [NR-eGR] 
[04/20 14:29:48     90s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer2 : = 464 / 1570 (29.55%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer3 : = 444 / 1620 (27.41%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer4 : = 351 / 1050 (33.43%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer5 : = 0 / 1068 (0.00%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer6 : = 0 / 1050 (0.00%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer7 : = 0 / 312 (0.00%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer8 : = 0 / 350 (0.00%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer9 : = 0 / 168 (0.00%)
[04/20 14:29:48     90s] (I)       blocked tracks on layer10 : = 0 / 170 (0.00%)
[04/20 14:29:48     90s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.08 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.97 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Reset routing kernel
[04/20 14:29:48     90s] (I)       Started Global Routing ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Started Initialization ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       totalPins=142  totalGlobalPin=130 (91.55%)
[04/20 14:29:48     90s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Started Net group 1 ( Curr Mem: 1923.80 MB )
[04/20 14:29:48     90s] (I)       Started Generate topology (8T) ( Curr Mem: 1923.80 MB )
[04/20 14:29:52     91s] (I)       Finished Generate topology (8T) ( CPU: 0.82 sec, Real: 4.11 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:52     91s] (I)       total 2D Cap : 6240 = (2728 H, 3512 V)
[04/20 14:29:52     91s] [NR-eGR] Layer group 1: route 54 net(s) in layer range [2, 10]
[04/20 14:29:52     91s] (I)       
[04/20 14:29:52     91s] (I)       ============  Phase 1a Route ============
[04/20 14:29:52     91s] (I)       Started Phase 1a ( Curr Mem: 1615.81 MB )
[04/20 14:29:52     91s] (I)       Started Pattern routing (8T) ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Pattern routing (8T) ( CPU: 0.20 sec, Real: 1.11 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Usage: 114 = (63 H, 51 V) = (2.31% H, 1.45% V) = (1.556e+02um H, 1.260e+02um V)
[04/20 14:29:53     91s] (I)       Started Add via demand to 2D ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Phase 1a ( CPU: 0.20 sec, Real: 1.13 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       
[04/20 14:29:53     91s] (I)       ============  Phase 1b Route ============
[04/20 14:29:53     91s] (I)       Started Phase 1b ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Usage: 114 = (63 H, 51 V) = (2.31% H, 1.45% V) = (1.556e+02um H, 1.260e+02um V)
[04/20 14:29:53     91s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.815800e+02um
[04/20 14:29:53     91s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/20 14:29:53     91s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/20 14:29:53     91s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       
[04/20 14:29:53     91s] (I)       ============  Phase 1c Route ============
[04/20 14:29:53     91s] (I)       Started Phase 1c ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Usage: 114 = (63 H, 51 V) = (2.31% H, 1.45% V) = (1.556e+02um H, 1.260e+02um V)
[04/20 14:29:53     91s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       
[04/20 14:29:53     91s] (I)       ============  Phase 1d Route ============
[04/20 14:29:53     91s] (I)       Started Phase 1d ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Usage: 114 = (63 H, 51 V) = (2.31% H, 1.45% V) = (1.556e+02um H, 1.260e+02um V)
[04/20 14:29:53     91s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       
[04/20 14:29:53     91s] (I)       ============  Phase 1e Route ============
[04/20 14:29:53     91s] (I)       Started Phase 1e ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Started Route legalization ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Usage: 114 = (63 H, 51 V) = (2.31% H, 1.45% V) = (1.556e+02um H, 1.260e+02um V)
[04/20 14:29:53     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.815800e+02um
[04/20 14:29:53     91s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       
[04/20 14:29:53     91s] (I)       ============  Phase 1l Route ============
[04/20 14:29:53     91s] (I)       Started Phase 1l ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Started Layer assignment (8T) ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Layer assignment (8T) ( CPU: 0.09 sec, Real: 0.39 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Phase 1l ( CPU: 0.09 sec, Real: 0.39 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Net group 1 ( CPU: 1.11 sec, Real: 5.77 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Started Clean cong LA ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/20 14:29:53     91s] (I)       Layer  2:       1118        56         0           0        1404    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer  3:       1076        54         0           0        1430    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer  4:        612        25         0           0         952    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer  5:        979        23         0           0         953    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer  6:        945         0         0           0         952    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer  7:        286         0         0           0         286    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer  8:        315         0         0           0         317    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer  9:        154         0         0           0         158    ( 0.00%) 
[04/20 14:29:53     91s] (I)       Layer 10:        153         0         0          13         145    ( 8.23%) 
[04/20 14:29:53     91s] (I)       Total:          5638       158         0          13        6597    ( 0.20%) 
[04/20 14:29:53     91s] (I)       
[04/20 14:29:53     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 14:29:53     91s] [NR-eGR]                        OverCon            
[04/20 14:29:53     91s] [NR-eGR]                         #Gcell     %Gcell
[04/20 14:29:53     91s] [NR-eGR]       Layer                (0)    OverCon 
[04/20 14:29:53     91s] [NR-eGR] ----------------------------------------------
[04/20 14:29:53     91s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR] ----------------------------------------------
[04/20 14:29:53     91s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/20 14:29:53     91s] [NR-eGR] 
[04/20 14:29:53     91s] (I)       Finished Global Routing ( CPU: 1.11 sec, Real: 5.81 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Started Export 3D cong map ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       total 2D Cap : 6330 = (2774 H, 3556 V)
[04/20 14:29:53     91s] (I)       Started Export 2D cong map ( Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/20 14:29:53     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/20 14:29:53     91s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:53     91s] Early Global Route congestion estimation runtime: 6.83 seconds, mem = 1615.8M
[04/20 14:29:53     91s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.150, REAL:6.833, MEM:1615.8M
[04/20 14:29:53     91s] OPERPROF: Starting HotSpotCal at level 1, MEM:1615.8M
[04/20 14:29:54     91s] [hotspot] +------------+---------------+---------------+
[04/20 14:29:54     91s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 14:29:54     91s] [hotspot] +------------+---------------+---------------+
[04/20 14:29:54     91s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 14:29:54     91s] [hotspot] +------------+---------------+---------------+
[04/20 14:29:54     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 14:29:54     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 14:29:54     91s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.228, MEM:1615.8M
[04/20 14:29:54     91s] Skipped repairing congestion.
[04/20 14:29:54     91s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1615.8M
[04/20 14:29:54     91s] Starting Early Global Route wiring: mem = 1615.8M
[04/20 14:29:54     91s] (I)       Started Free existing wires ( Curr Mem: 1615.80 MB )
[04/20 14:29:54     91s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.80 MB )
[04/20 14:29:54     91s] (I)       ============= Track Assignment ============
[04/20 14:29:54     91s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1615.80 MB )
[04/20 14:29:54     91s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.80 MB )
[04/20 14:29:54     91s] (I)       Started Track Assignment (8T) ( Curr Mem: 1615.80 MB )
[04/20 14:29:54     91s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/20 14:29:54     91s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.80 MB )
[04/20 14:29:54     91s] (I)       Run Multi-thread track assignment
[04/20 14:29:54     91s] (I)       Finished Track Assignment (8T) ( CPU: 0.05 sec, Real: 0.28 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] (I)       Started Export ( Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] [NR-eGR] Started Export DB wires ( Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] [NR-eGR] --------------------------------------------------------------------------
[04/20 14:29:54     91s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 113
[04/20 14:29:54     91s] [NR-eGR] metal2  (2V) length: 1.123350e+02um, number of vias: 194
[04/20 14:29:54     91s] [NR-eGR] metal3  (3H) length: 1.315200e+02um, number of vias: 33
[04/20 14:29:54     91s] [NR-eGR] metal4  (4V) length: 4.436500e+01um, number of vias: 31
[04/20 14:29:54     91s] [NR-eGR] metal5  (5H) length: 4.544000e+01um, number of vias: 0
[04/20 14:29:54     91s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[04/20 14:29:54     91s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[04/20 14:29:54     91s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/20 14:29:54     91s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/20 14:29:54     91s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/20 14:29:54     91s] [NR-eGR] Total length: 3.336600e+02um, number of vias: 371
[04/20 14:29:54     91s] [NR-eGR] --------------------------------------------------------------------------
[04/20 14:29:54     91s] [NR-eGR] Total eGR-routed clock nets wire length: 1.008500e+02um 
[04/20 14:29:54     91s] [NR-eGR] --------------------------------------------------------------------------
[04/20 14:29:54     91s] (I)       Started Update net boxes ( Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.24 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] (I)       Started Update timing ( Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.34 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:54     91s] (I)       Started Postprocess design ( Curr Mem: 1615.81 MB )
[04/20 14:29:55     91s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.28 sec, Curr Mem: 1615.81 MB )
[04/20 14:29:55     91s] Early Global Route wiring runtime: 0.90 seconds, mem = 1615.8M
[04/20 14:29:55     91s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.900, MEM:1615.8M
[04/20 14:29:56     91s] Tdgp not successfully inited but do clear! skip clearing
[04/20 14:29:56     91s] End of congRepair (cpu=0:00:01.5, real=0:00:16.0)
[04/20 14:29:58     91s] *** Finishing placeDesign default flow ***
[04/20 14:29:59     91s] **placeDesign ... cpu = 0: 0:14, real = 0: 2:54, mem = 1615.8M **
[04/20 14:29:59     91s] Tdgp not successfully inited but do clear! skip clearing
[04/20 14:30:06     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/20 14:30:06     92s] <CMD> addFiller -cell FILL -prefix FILL -fillBoundary
[04/20 14:30:07     92s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1615.8M
[04/20 14:30:07     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1615.8M
[04/20 14:30:07     92s] z: 2, totalTracks: 1
[04/20 14:30:07     92s] z: 4, totalTracks: 1
[04/20 14:30:07     92s] z: 6, totalTracks: 1
[04/20 14:30:07     92s] z: 8, totalTracks: 1
[04/20 14:30:07     92s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1615.8M
[04/20 14:30:07     92s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1615.8M
[04/20 14:30:07     92s] Core basic site is CoreSite
[04/20 14:30:08     92s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:30:08     92s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.090, REAL:0.411, MEM:1615.8M
[04/20 14:30:08     92s] SiteArray: non-trimmed site array dimensions = 7 x 56
[04/20 14:30:08     92s] SiteArray: use 8,192 bytes
[04/20 14:30:08     92s] SiteArray: current memory after site array memory allocation 1615.8M
[04/20 14:30:08     92s] SiteArray: FP blocked sites are writable
[04/20 14:30:08     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:30:08     92s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1615.8M
[04/20 14:30:08     92s] Process 878 wires and vias for routing blockage analysis
[04/20 14:30:08     92s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.101, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.140, REAL:0.976, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.986, MEM:1615.8M
[04/20 14:30:08     92s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1615.8MB).
[04/20 14:30:08     92s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:1.570, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1615.8M
[04/20 14:30:08     92s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/20 14:30:08     92s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.011, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1615.8M
[04/20 14:30:08     92s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1615.8M
[04/20 14:30:08     92s] AddFiller init all instances time CPU:0.000, REAL:0.012
[04/20 14:30:09     92s] AddFiller main function time CPU:0.023, REAL:0.678
[04/20 14:30:09     92s] Filler instance commit time CPU:0.003, REAL:0.059
[04/20 14:30:09     92s] *INFO: Adding fillers to top-module.
[04/20 14:30:09     92s] *INFO:   Added 113 filler insts (cell FILL / prefix FILL).
[04/20 14:30:09     92s] *INFO: Swapped 0 special filler inst. 
[04/20 14:30:09     92s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.080, REAL:0.701, MEM:1615.8M
[04/20 14:30:09     92s] *INFO: Total 113 filler insts added - prefix FILL (CPU: 0:00:00.3).
[04/20 14:30:09     92s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.080, REAL:0.736, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1615.8M
[04/20 14:30:09     92s] For 113 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/20 14:30:09     92s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.108, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.100, REAL:0.928, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.100, REAL:0.928, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.013, MEM:1615.8M
[04/20 14:30:09     92s] All LLGs are deleted
[04/20 14:30:09     92s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.122, MEM:1615.8M
[04/20 14:30:09     92s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.310, REAL:2.783, MEM:1615.8M
[04/20 14:30:09     92s] <CMD> assignIoPins
[04/20 14:30:09     92s] #% Begin assignIoPins (date=04/20 14:30:09, mem=164.7M)
[04/20 14:30:10     92s] Starting IO pin assignment...
[04/20 14:30:10     92s] The design is routed. Using routing cross-point as seed point for pin assignment.
[04/20 14:30:12     92s] Completed IO pin assignment.
[04/20 14:30:12     92s] #% End assignIoPins (date=04/20 14:30:12, total cpu=0:00:00.1, real=0:00:03.0, peak res=164.7M, current mem=164.4M)
[04/20 14:30:12     92s] <CMD> routeDesign
[04/20 14:30:12     92s] #% Begin routeDesign (date=04/20 14:30:12, mem=164.4M)
[04/20 14:30:12     92s] ### Time Record (routeDesign) is installed.
[04/20 14:30:12     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[04/20 14:30:12     92s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.05 (MB), peak = 261.39 (MB)
[04/20 14:30:14     92s] **INFO: User settings:
[04/20 14:30:21     92s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/20 14:30:21     92s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/20 14:30:21     92s] setExtractRCMode -engine                                        preRoute
[04/20 14:30:21     92s] setDelayCalMode -engine                                         aae
[04/20 14:30:21     92s] setDelayCalMode -ignoreNetLoad                                  false
[04/20 14:30:21     92s] 
[04/20 14:30:21     92s] #default_rc_corner has no qx tech file defined
[04/20 14:30:21     92s] #No active RC corner or QRC tech file is missing.
[04/20 14:30:21     92s] #**INFO: setDesignMode -flowEffort standard
[04/20 14:30:21     92s] #**INFO: multi-cut via swapping will be performed after routing.
[04/20 14:30:21     92s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/20 14:30:21     92s] OPERPROF: Starting checkPlace at level 1, MEM:1615.8M
[04/20 14:30:22     92s] z: 2, totalTracks: 1
[04/20 14:30:22     92s] z: 4, totalTracks: 1
[04/20 14:30:22     92s] z: 6, totalTracks: 1
[04/20 14:30:22     92s] z: 8, totalTracks: 1
[04/20 14:30:22     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1615.8M
[04/20 14:30:22     92s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1615.8M
[04/20 14:30:22     92s] Core basic site is CoreSite
[04/20 14:30:22     92s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1615.8M
[04/20 14:30:22     92s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.069, MEM:1631.8M
[04/20 14:30:22     92s] SiteArray: non-trimmed site array dimensions = 7 x 56
[04/20 14:30:22     92s] SiteArray: use 8,192 bytes
[04/20 14:30:22     92s] SiteArray: current memory after site array memory allocation 1631.8M
[04/20 14:30:22     92s] SiteArray: FP blocked sites are writable
[04/20 14:30:22     92s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.191, MEM:1631.8M
[04/20 14:30:22     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.223, MEM:1631.8M
[04/20 14:30:22     92s] Begin checking placement ... (start mem=1615.8M, init mem=1631.8M)
[04/20 14:30:22     92s] 
[04/20 14:30:22     92s] Running CheckPlace using 8 threads!...
[04/20 14:30:23     92s] 
[04/20 14:30:23     92s] ...checkPlace MT is done!
[04/20 14:30:23     92s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1631.8M
[04/20 14:30:23     92s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1631.8M
[04/20 14:30:23     92s] *info: Placed = 162           
[04/20 14:30:23     92s] *info: Unplaced = 0           
[04/20 14:30:23     92s] Placement Density:98.98%(364/368)
[04/20 14:30:23     92s] Placement Density (including fixed std cells):98.98%(364/368)
[04/20 14:30:23     92s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1631.8M
[04/20 14:30:23     92s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1631.8M
[04/20 14:30:23     92s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:02.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1631.8M)
[04/20 14:30:23     92s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:1.387, MEM:1631.8M
[04/20 14:30:23     93s] 
[04/20 14:30:23     93s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/20 14:30:23     93s] *** Changed status on (0) nets in Clock.
[04/20 14:30:23     93s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1631.8M) ***
[04/20 14:30:24     93s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/20 14:30:24     93s] % Begin globalDetailRoute (date=04/20 14:30:24, mem=165.1M)
[04/20 14:30:24     93s] 
[04/20 14:30:24     93s] globalDetailRoute
[04/20 14:30:24     93s] 
[04/20 14:30:24     93s] ### Time Record (globalDetailRoute) is installed.
[04/20 14:30:24     93s] #Start globalDetailRoute on Sun Apr 20 14:30:24 2025
[04/20 14:30:24     93s] #
[04/20 14:30:24     93s] ### Time Record (Pre Callback) is installed.
[04/20 14:30:24     93s] ### Time Record (Pre Callback) is uninstalled.
[04/20 14:30:24     93s] ### Time Record (DB Import) is installed.
[04/20 14:30:24     93s] ### Time Record (Timing Data Generation) is installed.
[04/20 14:30:24     93s] #Generating timing data, please wait...
[04/20 14:30:24     93s] #59 total nets, 54 already routed, 54 will ignore in trialRoute
[04/20 14:30:24     93s] ### run_trial_route starts on Sun Apr 20 14:30:24 2025 with memory = 165.76 (MB), peak = 261.39 (MB)
[04/20 14:30:26     93s] ### run_trial_route cpu:00:00:00, real:00:00:02, mem:152.6 MB, peak:261.4 MB
[04/20 14:30:26     93s] ### dump_timing_file starts on Sun Apr 20 14:30:26 2025 with memory = 152.34 (MB), peak = 261.39 (MB)
[04/20 14:30:27     93s] ### extractRC starts on Sun Apr 20 14:30:27 2025 with memory = 153.07 (MB), peak = 261.39 (MB)
[04/20 14:30:27     93s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/20 14:30:27     93s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/20 14:30:27     93s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/20 14:30:27     93s] ### extractRC cpu:00:00:00, real:00:00:01, mem:152.7 MB, peak:261.4 MB
[04/20 14:30:27     93s] #Dump tif for version 2.1
[04/20 14:30:48     93s] End AAE Lib Interpolated Model. (MEM=1641.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:30:49     93s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:30:49     93s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:30:49     93s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:30:49     93s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:30:54     94s] Total number of fetched objects 59
[04/20 14:30:54     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:30:54     94s] End delay calculation. (MEM=1933.66 CPU=0:00:00.3 REAL=0:00:05.0)
[04/20 14:31:02     94s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:36, memory = 226.36 (MB), peak = 261.39 (MB)
[04/20 14:31:02     94s] ### dump_timing_file cpu:00:00:02, real:00:00:36, mem:226.4 MB, peak:261.4 MB
[04/20 14:31:02     94s] #Done generating timing data.
[04/20 14:31:02     94s] ### Time Record (Timing Data Generation) is uninstalled.
[04/20 14:31:02     94s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/20 14:31:05     95s] ### Net info: total nets: 61
[04/20 14:31:05     95s] ### Net info: dirty nets: 0
[04/20 14:31:05     95s] ### Net info: marked as disconnected nets: 0
[04/20 14:31:06     95s] #num needed restored net=0
[04/20 14:31:06     95s] #need_extraction net=0 (total=61)
[04/20 14:31:06     95s] ### Net info: fully routed nets: 0
[04/20 14:31:06     95s] ### Net info: trivial (< 2 pins) nets: 2
[04/20 14:31:06     95s] ### Net info: unrouted nets: 59
[04/20 14:31:06     95s] ### Net info: re-extraction nets: 0
[04/20 14:31:06     95s] ### Net info: ignored nets: 0
[04/20 14:31:06     95s] ### Net info: skip routing nets: 0
[04/20 14:31:06     95s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/20 14:31:06     95s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/20 14:31:06     95s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/20 14:31:06     95s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/20 14:31:07     95s] #Start reading timing information from file .timing_file_3501.tif.gz ...
[04/20 14:31:07     95s] #Read in timing information for 15 ports, 49 instances from timing file .timing_file_3501.tif.gz.
[04/20 14:31:07     95s] ### import design signature (5): route=1646519710 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1785819784 dirty_area=1193784611 del_dirty_area=0 cell=1427306728 placement=944803987 pin_access=1 inst_pattern=1 halo=0
[04/20 14:31:07     95s] ### Time Record (DB Import) is uninstalled.
[04/20 14:31:07     95s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[04/20 14:31:08     95s] #RTESIG:78da95d03d6fc2301006e0cefd1527c3904ad0fafc91e015d49556a865452e31c152e248
[04/20 14:31:08     95s] #       fe18f8f758ea44950632bfcfe9debbd97cffbe03c2e82b8a65a04a1e10b63b8654202e51
[04/20 14:31:08     95s] #       71f5c6e82147df6bf23c9b7f7c7eb14ac049b7c140f1d3f7ed02ea8bd39d3d426d4e3ab5
[04/20 14:31:08     95s] #       118289d1bae6e5970b5c0185c2ba681ae3179082f17f48c92b205d1eb59b14091421fa1c
[04/20 14:31:08     95s] #       0e52c5d8edf20193ab73883e3d58307331894b398dab295c54fcfe815294f751592290b3
[04/20 14:31:08     95s] #       6dcee31fc54a3020216a576b5f676b5ceafe931c88eb9d19554ae2cdc1038651261f30ab
[04/20 14:31:08     95s] #       11f37405cc2bd7c1
[04/20 14:31:08     95s] #
[04/20 14:31:09     95s] ### Time Record (Data Preparation) is installed.
[04/20 14:31:09     95s] #RTESIG:78da95d03d4fc330100660667ec5c9ed10a4b6f8fc91c46b112ba00a582b43dcd452e248
[04/20 14:31:09     95s] #       fe18f8f758301585a499ef39bdefdd6afdfe7800c2e80ec53650258f084f078654206e51
[04/20 14:31:09     95s] #       7175cfe8318fdef6e476b57e7e7965958093ee8281e26318ba0d345f4ef7f6131a73d2a9
[04/20 14:31:09     95s] #       8b104c8cd6b577bf5c600d140aeba2698ddf400ac6ff2125af80f479d53ea448a008d1e7
[04/20 14:31:09     95s] #       e128558c5d868f985c9d43f4e9ca82998b455cca655c2de1a2e2f3074a51cea3b2442067
[04/20 14:31:09     95s] #       db9ea73f8a95604042d4aed1bec9d6b8d4ff273910373833ad6a0ae4a7dd4cb09278f199
[04/20 14:31:09     95s] #       11c3289357987ac2dc7c03590ee475
[04/20 14:31:09     95s] #
[04/20 14:31:09     95s] ### Time Record (Data Preparation) is uninstalled.
[04/20 14:31:09     95s] ### Time Record (Global Routing) is installed.
[04/20 14:31:09     95s] ### Time Record (Global Routing) is uninstalled.
[04/20 14:31:09     95s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/20 14:31:09     95s] #Total number of routable nets = 59.
[04/20 14:31:09     95s] #Total number of nets in the design = 61.
[04/20 14:31:09     95s] #59 routable nets do not have any wires.
[04/20 14:31:09     95s] #59 nets will be global routed.
[04/20 14:31:09     95s] #Using multithreading with 8 threads.
[04/20 14:31:09     95s] ### Time Record (Data Preparation) is installed.
[04/20 14:31:10     95s] #Start routing data preparation on Sun Apr 20 14:31:10 2025
[04/20 14:31:10     95s] #
[04/20 14:31:11     95s] #Minimum voltage of a net in the design = 0.000.
[04/20 14:31:11     95s] #Maximum voltage of a net in the design = 1.100.
[04/20 14:31:11     95s] #Voltage range [0.000 - 1.100] has 59 nets.
[04/20 14:31:11     95s] #Voltage range [0.000 - 0.000] has 1 net.
[04/20 14:31:11     95s] #Voltage range [1.100 - 1.100] has 1 net.
[04/20 14:31:11     95s] ### Time Record (Cell Pin Access) is installed.
[04/20 14:31:11     95s] #Rebuild pin access data for design.
[04/20 14:31:11     95s] #Initial pin access analysis.
[04/20 14:31:13     96s] #Detail pin access analysis.
[04/20 14:31:13     96s] ### Time Record (Cell Pin Access) is uninstalled.
[04/20 14:31:13     96s] # metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/20 14:31:13     96s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14500
[04/20 14:31:13     96s] # metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/20 14:31:13     96s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/20 14:31:13     96s] # metal5       H   Track-Pitch = 0.28500    Line-2-Via Pitch = 0.28000
[04/20 14:31:13     96s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/20 14:31:13     96s] # metal7       H   Track-Pitch = 0.95000    Line-2-Via Pitch = 0.80000
[04/20 14:31:13     96s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/20 14:31:13     96s] # metal9       H   Track-Pitch = 1.71000    Line-2-Via Pitch = 1.60000
[04/20 14:31:13     96s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/20 14:31:14     96s] #Monitoring time of adding inner blkg by smac
[04/20 14:31:15     96s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 90.79 (MB), peak = 261.39 (MB)
[04/20 14:31:16     96s] #Regenerating Ggrids automatically.
[04/20 14:31:16     96s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.19000.
[04/20 14:31:16     96s] #Using automatically generated G-grids.
[04/20 14:31:16     96s] #Done routing data preparation.
[04/20 14:31:16     96s] #cpu time = 00:00:01, elapsed time = 00:00:06, memory = 97.24 (MB), peak = 261.39 (MB)
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] #Finished routing data preparation on Sun Apr 20 14:31:18 2025
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] #Cpu time = 00:00:01
[04/20 14:31:18     96s] #Elapsed time = 00:00:08
[04/20 14:31:18     96s] #Increased memory = -99.73 (MB)
[04/20 14:31:18     96s] #Total memory = 99.09 (MB)
[04/20 14:31:18     96s] #Peak memory = 261.39 (MB)
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] ### Time Record (Data Preparation) is uninstalled.
[04/20 14:31:18     96s] ### Time Record (Global Routing) is installed.
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] #Start global routing on Sun Apr 20 14:31:18 2025
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] #Start global routing initialization on Sun Apr 20 14:31:18 2025
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] #Number of eco nets is 0
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] #Start global routing data preparation on Sun Apr 20 14:31:18 2025
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] ### build_merged_routing_blockage_rect_list starts on Sun Apr 20 14:31:18 2025 with memory = 99.20 (MB), peak = 261.39 (MB)
[04/20 14:31:18     96s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:99.2 MB, peak:261.4 MB --0.99 [8]--
[04/20 14:31:18     96s] #Start routing resource analysis on Sun Apr 20 14:31:18 2025
[04/20 14:31:18     96s] #
[04/20 14:31:18     96s] ### init_is_bin_blocked starts on Sun Apr 20 14:31:18 2025 with memory = 99.23 (MB), peak = 261.39 (MB)
[04/20 14:31:18     96s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:99.2 MB, peak:261.4 MB --0.99 [8]--
[04/20 14:31:18     96s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Apr 20 14:31:18 2025 with memory = 99.41 (MB), peak = 261.39 (MB)
[04/20 14:31:18     96s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:01, mem:101.6 MB, peak:261.4 MB --0.16 [8]--
[04/20 14:31:18     96s] ### adjust_flow_cap starts on Sun Apr 20 14:31:18 2025 with memory = 101.58 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### adjust_flow_cap cpu:00:00:00, real:00:00:01, mem:105.8 MB, peak:261.4 MB --0.05 [8]--
[04/20 14:31:20     96s] ### adjust_partial_route_blockage starts on Sun Apr 20 14:31:20 2025 with memory = 105.84 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:105.8 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### set_via_blocked starts on Sun Apr 20 14:31:20 2025 with memory = 105.85 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:105.9 MB, peak:261.4 MB --0.10 [8]--
[04/20 14:31:20     96s] ### copy_flow starts on Sun Apr 20 14:31:20 2025 with memory = 105.73 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.25 [8]--
[04/20 14:31:20     96s] #Routing resource analysis is done on Sun Apr 20 14:31:20 2025
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] ### report_flow_cap starts on Sun Apr 20 14:31:20 2025 with memory = 105.59 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] #  Resource Analysis:
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/20 14:31:20     96s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/20 14:31:20     96s] #  --------------------------------------------------------------
[04/20 14:31:20     96s] #  metal1         H         135           0          90    42.22%
[04/20 14:31:20     96s] #  metal2         V         157           0          90     0.00%
[04/20 14:31:20     96s] #  metal3         H         135           0          90     0.00%
[04/20 14:31:20     96s] #  metal4         V          79          25          90     0.00%
[04/20 14:31:20     96s] #  metal5         H          89           0          90     0.00%
[04/20 14:31:20     96s] #  metal6         V         104           0          90     0.00%
[04/20 14:31:20     96s] #  metal7         H          26           0          90     0.00%
[04/20 14:31:20     96s] #  metal8         V          35           0          90     0.00%
[04/20 14:31:20     96s] #  metal9         H          14           0          90     0.00%
[04/20 14:31:20     96s] #  metal10        V          17           0          90     0.00%
[04/20 14:31:20     96s] #  --------------------------------------------------------------
[04/20 14:31:20     96s] #  Total                    791       2.40%         900     4.22%
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.18 [8]--
[04/20 14:31:20     96s] ### analyze_m2_tracks starts on Sun Apr 20 14:31:20 2025 with memory = 105.66 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### report_initial_resource starts on Sun Apr 20 14:31:20 2025 with memory = 105.66 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### mark_pg_pins_accessibility starts on Sun Apr 20 14:31:20 2025 with memory = 105.68 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### set_net_region starts on Sun Apr 20 14:31:20 2025 with memory = 105.68 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #Global routing data preparation is done on Sun Apr 20 14:31:20 2025
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #cpu time = 00:00:00, elapsed time = 00:00:02, memory = 105.62 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] ### prepare_level starts on Sun Apr 20 14:31:20 2025 with memory = 105.63 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### init level 1 starts on Sun Apr 20 14:31:20 2025 with memory = 105.65 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:105.6 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### Level 1 hgrid = 10 X 9
[04/20 14:31:20     96s] ### prepare_level_flow starts on Sun Apr 20 14:31:20 2025 with memory = 105.69 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:105.7 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #Global routing initialization is done on Sun Apr 20 14:31:20 2025
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #cpu time = 00:00:00, elapsed time = 00:00:02, memory = 105.70 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #start global routing iteration 1...
[04/20 14:31:20     96s] ### init_flow_edge starts on Sun Apr 20 14:31:20 2025 with memory = 106.20 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:106.2 MB, peak:261.4 MB --1.19 [8]--
[04/20 14:31:20     96s] ### routing at level 1 (topmost level) iter 0
[04/20 14:31:20     96s] ### measure_qor starts on Sun Apr 20 14:31:20 2025 with memory = 107.39 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### measure_congestion starts on Sun Apr 20 14:31:20 2025 with memory = 107.40 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:107.4 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:107.4 MB, peak:261.4 MB --1.23 [8]--
[04/20 14:31:20     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 107.38 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #start global routing iteration 2...
[04/20 14:31:20     96s] ### routing at level 1 (topmost level) iter 1
[04/20 14:31:20     96s] ### measure_qor starts on Sun Apr 20 14:31:20 2025 with memory = 107.47 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### measure_congestion starts on Sun Apr 20 14:31:20 2025 with memory = 107.47 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:107.5 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:107.5 MB, peak:261.4 MB --1.25 [8]--
[04/20 14:31:20     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 107.47 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] ### route_end starts on Sun Apr 20 14:31:20 2025 with memory = 107.47 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/20 14:31:20     96s] #Total number of routable nets = 59.
[04/20 14:31:20     96s] #Total number of nets in the design = 61.
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #59 routable nets have routed wires.
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #Routed nets constraints summary:
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #        Rules   Unconstrained  
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #      Default              59  
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #        Total              59  
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #Routing constraints summary of the whole design:
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #        Rules   Unconstrained  
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #      Default              59  
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #        Total              59  
[04/20 14:31:20     96s] #-----------------------------
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] ### cal_base_flow starts on Sun Apr 20 14:31:20 2025 with memory = 107.51 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### init_flow_edge starts on Sun Apr 20 14:31:20 2025 with memory = 107.51 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:107.6 MB, peak:261.4 MB --0.08 [8]--
[04/20 14:31:20     96s] ### cal_flow starts on Sun Apr 20 14:31:20 2025 with memory = 107.57 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:107.6 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:107.6 MB, peak:261.4 MB --0.10 [8]--
[04/20 14:31:20     96s] ### report_overcon starts on Sun Apr 20 14:31:20 2025 with memory = 107.59 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #                 OverCon          
[04/20 14:31:20     96s] #                  #Gcell    %Gcell
[04/20 14:31:20     96s] #     Layer           (1)   OverCon  Flow/Cap
[04/20 14:31:20     96s] #  ----------------------------------------------
[04/20 14:31:20     96s] #  metal1        0(0.00%)   (0.00%)     0.49  
[04/20 14:31:20     96s] #  metal2        0(0.00%)   (0.00%)     0.29  
[04/20 14:31:20     96s] #  metal3        0(0.00%)   (0.00%)     0.37  
[04/20 14:31:20     96s] #  metal4        0(0.00%)   (0.00%)     0.16  
[04/20 14:31:20     96s] #  metal5        0(0.00%)   (0.00%)     0.00  
[04/20 14:31:20     96s] #  metal6        0(0.00%)   (0.00%)     0.00  
[04/20 14:31:20     96s] #  metal7        0(0.00%)   (0.00%)     0.00  
[04/20 14:31:20     96s] #  metal8        0(0.00%)   (0.00%)     0.00  
[04/20 14:31:20     96s] #  metal9        0(0.00%)   (0.00%)     0.00  
[04/20 14:31:20     96s] #  metal10       0(0.00%)   (0.00%)     0.00  
[04/20 14:31:20     96s] #  ----------------------------------------------
[04/20 14:31:20     96s] #     Total      0(0.00%)   (0.00%)
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/20 14:31:20     96s] #  Overflow after GR: 0.00% H + 0.00% V
[04/20 14:31:20     96s] #
[04/20 14:31:20     96s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:107.6 MB, peak:261.4 MB --0.03 [8]--
[04/20 14:31:20     96s] ### cal_base_flow starts on Sun Apr 20 14:31:20 2025 with memory = 107.69 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### init_flow_edge starts on Sun Apr 20 14:31:20 2025 with memory = 107.69 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:107.8 MB, peak:261.4 MB --1.43 [8]--
[04/20 14:31:20     96s] ### cal_flow starts on Sun Apr 20 14:31:20 2025 with memory = 107.79 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:107.8 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:20     96s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:107.8 MB, peak:261.4 MB --1.35 [8]--
[04/20 14:31:20     96s] ### export_cong_map starts on Sun Apr 20 14:31:20 2025 with memory = 107.79 (MB), peak = 261.39 (MB)
[04/20 14:31:20     96s] ### PDZT_Export::export_cong_map starts on Sun Apr 20 14:31:20 2025 with memory = 107.84 (MB), peak = 261.39 (MB)
[04/20 14:31:21     96s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:107.8 MB, peak:261.4 MB --0.03 [8]--
[04/20 14:31:21     96s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:107.9 MB, peak:261.4 MB --0.20 [8]--
[04/20 14:31:21     96s] ### import_cong_map starts on Sun Apr 20 14:31:21 2025 with memory = 107.86 (MB), peak = 261.39 (MB)
[04/20 14:31:21     96s] #Hotspot report including placement blocked areas
[04/20 14:31:21     96s] OPERPROF: Starting HotSpotCal at level 1, MEM:1732.2M
[04/20 14:31:21     96s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/20 14:31:21     96s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/20 14:31:21     96s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/20 14:31:21     96s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:21     96s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:21     96s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:21     96s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:22     96s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:22     96s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:22     96s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:22     96s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:22     96s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:22     96s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[04/20 14:31:22     96s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/20 14:31:22     96s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[04/20 14:31:22     96s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/20 14:31:22     96s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/20 14:31:22     96s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/20 14:31:22     96s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 14:31:22     96s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/20 14:31:22     96s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 14:31:22     96s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.561, MEM:1732.2M
[04/20 14:31:22     96s] ### import_cong_map cpu:00:00:00, real:00:00:01, mem:107.7 MB, peak:261.4 MB --0.07 [8]--
[04/20 14:31:22     96s] ### update starts on Sun Apr 20 14:31:22 2025 with memory = 107.72 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] #Complete Global Routing.
[04/20 14:31:22     96s] #Total wire length = 312 um.
[04/20 14:31:22     96s] #Total half perimeter of net bounding box = 403 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal1 = 3 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal2 = 165 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal3 = 144 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal4 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal5 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal6 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal7 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal8 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal9 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal10 = 0 um.
[04/20 14:31:22     96s] #Total number of vias = 216
[04/20 14:31:22     96s] #Up-Via Summary (total 216):
[04/20 14:31:22     96s] #           
[04/20 14:31:22     96s] #-----------------------
[04/20 14:31:22     96s] # metal1            128
[04/20 14:31:22     96s] # metal2             83
[04/20 14:31:22     96s] # metal3              3
[04/20 14:31:22     96s] # metal4              2
[04/20 14:31:22     96s] #-----------------------
[04/20 14:31:22     96s] #                   216 
[04/20 14:31:22     96s] #
[04/20 14:31:22     96s] ### update cpu:00:00:00, real:00:00:00, mem:111.5 MB, peak:261.4 MB --1.05 [8]--
[04/20 14:31:22     96s] ### report_overcon starts on Sun Apr 20 14:31:22 2025 with memory = 111.55 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:111.6 MB, peak:261.4 MB --1.00 [8]--
[04/20 14:31:22     96s] ### report_overcon starts on Sun Apr 20 14:31:22 2025 with memory = 111.55 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] #Max overcon = 0 track.
[04/20 14:31:22     96s] #Total overcon = 0.00%.
[04/20 14:31:22     96s] #Worst layer Gcell overcon rate = 0.00%.
[04/20 14:31:22     96s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:111.6 MB, peak:261.4 MB --0.92 [8]--
[04/20 14:31:22     96s] ### route_end cpu:00:00:00, real:00:00:01, mem:111.6 MB, peak:261.4 MB --0.08 [8]--
[04/20 14:31:22     96s] ### global_route design signature (8): route=1083349797 net_attr=1835946046
[04/20 14:31:22     96s] #
[04/20 14:31:22     96s] #Global routing statistics:
[04/20 14:31:22     96s] #Cpu time = 00:00:00
[04/20 14:31:22     96s] #Elapsed time = 00:00:04
[04/20 14:31:22     96s] #Increased memory = 8.44 (MB)
[04/20 14:31:22     96s] #Total memory = 107.54 (MB)
[04/20 14:31:22     96s] #Peak memory = 261.39 (MB)
[04/20 14:31:22     96s] #
[04/20 14:31:22     96s] #Finished global routing on Sun Apr 20 14:31:22 2025
[04/20 14:31:22     96s] #
[04/20 14:31:22     96s] #
[04/20 14:31:22     96s] ### Time Record (Global Routing) is uninstalled.
[04/20 14:31:22     96s] ### Time Record (Data Preparation) is installed.
[04/20 14:31:22     96s] ### Time Record (Data Preparation) is uninstalled.
[04/20 14:31:22     96s] ### track-assign external-init starts on Sun Apr 20 14:31:22 2025 with memory = 107.55 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] ### Time Record (Track Assignment) is installed.
[04/20 14:31:22     96s] ### Time Record (Track Assignment) is uninstalled.
[04/20 14:31:22     96s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:107.6 MB, peak:261.4 MB --1.34 [8]--
[04/20 14:31:22     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 107.57 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] ### track-assign engine-init starts on Sun Apr 20 14:31:22 2025 with memory = 107.59 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] ### Time Record (Track Assignment) is installed.
[04/20 14:31:22     96s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:107.6 MB, peak:261.4 MB --0.04 [8]--
[04/20 14:31:22     96s] ### track-assign core-engine starts on Sun Apr 20 14:31:22 2025 with memory = 107.66 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] #Start Track Assignment.
[04/20 14:31:22     96s] #Done with 47 horizontal wires in 1 hboxes and 56 vertical wires in 1 hboxes.
[04/20 14:31:22     96s] #Done with 1 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[04/20 14:31:22     96s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/20 14:31:22     96s] #
[04/20 14:31:22     96s] #Track assignment summary:
[04/20 14:31:22     96s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/20 14:31:22     96s] #------------------------------------------------------------------------
[04/20 14:31:22     96s] # metal1         1.21 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal2       171.97 	  0.08%  	  0.00% 	  0.08%
[04/20 14:31:22     96s] # metal3       148.82 	  0.19%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[04/20 14:31:22     96s] #------------------------------------------------------------------------
[04/20 14:31:22     96s] # All         321.99  	  0.13% 	  0.00% 	  0.00%
[04/20 14:31:22     96s] #Complete Track Assignment.
[04/20 14:31:22     96s] #Total wire length = 362 um.
[04/20 14:31:22     96s] #Total half perimeter of net bounding box = 403 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal1 = 21 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal2 = 173 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal3 = 168 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal4 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal5 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal6 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal7 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal8 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal9 = 0 um.
[04/20 14:31:22     96s] #Total wire length on LAYER metal10 = 0 um.
[04/20 14:31:22     96s] #Total number of vias = 216
[04/20 14:31:22     96s] #Up-Via Summary (total 216):
[04/20 14:31:22     96s] #           
[04/20 14:31:22     96s] #-----------------------
[04/20 14:31:22     96s] # metal1            128
[04/20 14:31:22     96s] # metal2             83
[04/20 14:31:22     96s] # metal3              3
[04/20 14:31:22     96s] # metal4              2
[04/20 14:31:22     96s] #-----------------------
[04/20 14:31:22     96s] #                   216 
[04/20 14:31:22     96s] #
[04/20 14:31:22     96s] ### track_assign design signature (11): route=1168033853
[04/20 14:31:22     96s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:112.8 MB, peak:261.4 MB --0.21 [8]--
[04/20 14:31:22     96s] ### Time Record (Track Assignment) is uninstalled.
[04/20 14:31:22     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 108.16 (MB), peak = 261.39 (MB)
[04/20 14:31:22     96s] #
[04/20 14:31:25     96s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/20 14:31:25     96s] #Cpu time = 00:00:01
[04/20 14:31:25     96s] #Elapsed time = 00:00:16
[04/20 14:31:25     96s] #Increased memory = -92.73 (MB)
[04/20 14:31:25     96s] #Total memory = 110.28 (MB)
[04/20 14:31:25     96s] #Peak memory = 261.39 (MB)
[04/20 14:31:25     96s] #Using multithreading with 8 threads.
[04/20 14:31:25     96s] ### Time Record (Detail Routing) is installed.
[04/20 14:31:25     96s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[04/20 14:31:25     96s] #
[04/20 14:31:25     96s] #Start Detail Routing..
[04/20 14:31:25     96s] #start initial detail routing ...
[04/20 14:31:25     96s] ### Design has 2 dirty nets, has valid drcs
[04/20 14:31:28     97s] #   number of violations = 0
[04/20 14:31:28     97s] #cpu time = 00:00:00, elapsed time = 00:00:02, memory = 121.20 (MB), peak = 261.39 (MB)
[04/20 14:31:28     97s] #Complete Detail Routing.
[04/20 14:31:28     97s] #Total wire length = 372 um.
[04/20 14:31:28     97s] #Total half perimeter of net bounding box = 403 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal1 = 26 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal2 = 212 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal3 = 127 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal4 = 2 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal5 = 6 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal6 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal7 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal8 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal9 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal10 = 0 um.
[04/20 14:31:28     97s] #Total number of vias = 232
[04/20 14:31:28     97s] #Up-Via Summary (total 232):
[04/20 14:31:28     97s] #           
[04/20 14:31:28     97s] #-----------------------
[04/20 14:31:28     97s] # metal1            143
[04/20 14:31:28     97s] # metal2             84
[04/20 14:31:28     97s] # metal3              3
[04/20 14:31:28     97s] # metal4              2
[04/20 14:31:28     97s] #-----------------------
[04/20 14:31:28     97s] #                   232 
[04/20 14:31:28     97s] #
[04/20 14:31:28     97s] #Total number of DRC violations = 0
[04/20 14:31:28     97s] ### Time Record (Detail Routing) is uninstalled.
[04/20 14:31:28     97s] #Cpu time = 00:00:01
[04/20 14:31:28     97s] #Elapsed time = 00:00:03
[04/20 14:31:28     97s] #Increased memory = 6.76 (MB)
[04/20 14:31:28     97s] #Total memory = 117.04 (MB)
[04/20 14:31:28     97s] #Peak memory = 261.39 (MB)
[04/20 14:31:28     97s] ### Time Record (Post Route Via Swapping) is installed.
[04/20 14:31:28     97s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[04/20 14:31:28     97s] #
[04/20 14:31:28     97s] #Start Post Route via swapping...
[04/20 14:31:28     97s] #98.90% of area are rerouted by ECO routing.
[04/20 14:31:28     97s] #   number of violations = 0
[04/20 14:31:28     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 116.98 (MB), peak = 261.39 (MB)
[04/20 14:31:28     97s] #CELL_VIEW cla4,init has no DRC violation.
[04/20 14:31:28     97s] #Total number of DRC violations = 0
[04/20 14:31:28     97s] #No via is swapped.
[04/20 14:31:28     97s] #Post Route via swapping is done.
[04/20 14:31:28     97s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/20 14:31:28     97s] #Total wire length = 372 um.
[04/20 14:31:28     97s] #Total half perimeter of net bounding box = 403 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal1 = 26 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal2 = 212 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal3 = 127 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal4 = 2 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal5 = 6 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal6 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal7 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal8 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal9 = 0 um.
[04/20 14:31:28     97s] #Total wire length on LAYER metal10 = 0 um.
[04/20 14:31:28     97s] #Total number of vias = 232
[04/20 14:31:28     97s] #Up-Via Summary (total 232):
[04/20 14:31:28     97s] #           
[04/20 14:31:28     97s] #-----------------------
[04/20 14:31:28     97s] # metal1            143
[04/20 14:31:28     97s] # metal2             84
[04/20 14:31:28     97s] # metal3              3
[04/20 14:31:28     97s] # metal4              2
[04/20 14:31:28     97s] #-----------------------
[04/20 14:31:28     97s] #                   232 
[04/20 14:31:28     97s] #
[04/20 14:31:28     97s] ### Time Record (Post Route Wire Spreading) is installed.
[04/20 14:31:28     97s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[04/20 14:31:28     97s] #
[04/20 14:31:28     97s] #Start Post Route wire spreading..
[04/20 14:31:28     97s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[04/20 14:31:28     97s] #
[04/20 14:31:28     97s] #Start DRC checking..
[04/20 14:31:29     97s] #   number of violations = 0
[04/20 14:31:29     97s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 122.02 (MB), peak = 261.39 (MB)
[04/20 14:31:29     97s] #CELL_VIEW cla4,init has no DRC violation.
[04/20 14:31:29     97s] #Total number of DRC violations = 0
[04/20 14:31:29     97s] #
[04/20 14:31:29     97s] #Start data preparation for wire spreading...
[04/20 14:31:29     97s] #
[04/20 14:31:29     97s] #Data preparation is done on Sun Apr 20 14:31:29 2025
[04/20 14:31:29     97s] #
[04/20 14:31:29     97s] ### track-assign engine-init starts on Sun Apr 20 14:31:29 2025 with memory = 122.02 (MB), peak = 261.39 (MB)
[04/20 14:31:29     97s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:122.0 MB, peak:261.4 MB --0.32 [8]--
[04/20 14:31:29     97s] #
[04/20 14:31:29     97s] #Start Post Route Wire Spread.
[04/20 14:31:29     97s] #Done with 16 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[04/20 14:31:29     97s] #Complete Post Route Wire Spread.
[04/20 14:31:29     97s] #
[04/20 14:31:29     97s] #Total wire length = 379 um.
[04/20 14:31:29     97s] #Total half perimeter of net bounding box = 403 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal1 = 26 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal2 = 212 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal3 = 133 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal4 = 2 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal5 = 6 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal6 = 0 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal7 = 0 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal8 = 0 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal9 = 0 um.
[04/20 14:31:29     97s] #Total wire length on LAYER metal10 = 0 um.
[04/20 14:31:29     97s] #Total number of vias = 232
[04/20 14:31:29     97s] #Up-Via Summary (total 232):
[04/20 14:31:29     97s] #           
[04/20 14:31:29     97s] #-----------------------
[04/20 14:31:29     97s] # metal1            143
[04/20 14:31:29     97s] # metal2             84
[04/20 14:31:29     97s] # metal3              3
[04/20 14:31:29     97s] # metal4              2
[04/20 14:31:29     97s] #-----------------------
[04/20 14:31:29     97s] #                   232 
[04/20 14:31:29     97s] #
[04/20 14:31:29     97s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 2560 ( 1.28000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[04/20 14:31:29     97s] #
[04/20 14:31:29     97s] #Start DRC checking..
[04/20 14:31:30     97s] #   number of violations = 0
[04/20 14:31:30     97s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 121.23 (MB), peak = 261.39 (MB)
[04/20 14:31:30     97s] #CELL_VIEW cla4,init has no DRC violation.
[04/20 14:31:30     97s] #Total number of DRC violations = 0
[04/20 14:31:30     97s] #   number of violations = 0
[04/20 14:31:30     97s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 121.25 (MB), peak = 261.39 (MB)
[04/20 14:31:30     97s] #CELL_VIEW cla4,init has no DRC violation.
[04/20 14:31:30     97s] #Total number of DRC violations = 0
[04/20 14:31:30     97s] #Post Route wire spread is done.
[04/20 14:31:30     97s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/20 14:31:30     97s] #Total wire length = 379 um.
[04/20 14:31:30     97s] #Total half perimeter of net bounding box = 403 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal1 = 26 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal2 = 212 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal3 = 133 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal4 = 2 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal5 = 6 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal6 = 0 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal7 = 0 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal8 = 0 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal9 = 0 um.
[04/20 14:31:30     97s] #Total wire length on LAYER metal10 = 0 um.
[04/20 14:31:30     97s] #Total number of vias = 232
[04/20 14:31:30     97s] #Up-Via Summary (total 232):
[04/20 14:31:30     97s] #           
[04/20 14:31:30     97s] #-----------------------
[04/20 14:31:30     97s] # metal1            143
[04/20 14:31:30     97s] # metal2             84
[04/20 14:31:30     97s] # metal3              3
[04/20 14:31:30     97s] # metal4              2
[04/20 14:31:30     97s] #-----------------------
[04/20 14:31:30     97s] #                   232 
[04/20 14:31:30     97s] #
[04/20 14:31:30     97s] #detailRoute Statistics:
[04/20 14:31:30     97s] #Cpu time = 00:00:01
[04/20 14:31:30     97s] #Elapsed time = 00:00:05
[04/20 14:31:30     97s] #Increased memory = 6.96 (MB)
[04/20 14:31:30     97s] #Total memory = 117.24 (MB)
[04/20 14:31:30     97s] #Peak memory = 261.39 (MB)
[04/20 14:31:30     97s] ### global_detail_route design signature (33): route=1357571463 flt_obj=0 vio=1905142130 shield_wire=1
[04/20 14:31:31     97s] ### Time Record (DB Export) is installed.
[04/20 14:31:31     97s] ### export design design signature (34): route=1357571463 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1781993592 dirty_area=0 del_dirty_area=0 cell=1427306728 placement=944803987 pin_access=1507641764 inst_pattern=1 halo=2024694563
[04/20 14:31:33     97s] ### Time Record (DB Export) is uninstalled.
[04/20 14:31:33     97s] ### Time Record (Post Callback) is installed.
[04/20 14:31:33     97s] ### Time Record (Post Callback) is uninstalled.
[04/20 14:31:33     97s] #
[04/20 14:31:33     97s] #globalDetailRoute statistics:
[04/20 14:31:33     97s] #Cpu time = 00:00:05
[04/20 14:31:33     97s] #Elapsed time = 00:01:09
[04/20 14:31:33     97s] #Increased memory = -49.39 (MB)
[04/20 14:31:33     97s] #Total memory = 116.05 (MB)
[04/20 14:31:33     97s] #Peak memory = 261.39 (MB)
[04/20 14:31:33     97s] #Number of warnings = 5
[04/20 14:31:33     97s] #Total number of warnings = 10
[04/20 14:31:33     97s] #Number of fails = 0
[04/20 14:31:33     97s] #Total number of fails = 0
[04/20 14:31:33     97s] #Complete globalDetailRoute on Sun Apr 20 14:31:33 2025
[04/20 14:31:33     97s] #
[04/20 14:31:33     97s] ### import design signature (35): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1507641764 inst_pattern=1 halo=0
[04/20 14:31:33     97s] ### Time Record (globalDetailRoute) is uninstalled.
[04/20 14:31:34     97s] % End globalDetailRoute (date=04/20 14:31:34, total cpu=0:00:04.8, real=0:01:10, peak res=203.3M, current mem=109.2M)
[04/20 14:31:38     98s] #Default setup view is reset to analysis_default.
[04/20 14:31:38     98s] #Default setup view is reset to analysis_default.
[04/20 14:31:39     98s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:01:27, memory = 113.76 (MB), peak = 261.39 (MB)
[04/20 14:31:42     98s] 
[04/20 14:31:42     98s] *** Summary of all messages that are not suppressed in this session:
[04/20 14:31:42     98s] Severity  ID               Count  Summary                                  
[04/20 14:31:42     98s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/20 14:31:42     98s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[04/20 14:31:42     98s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/20 14:31:42     98s] *** Message Summary: 6 warning(s), 0 error(s)
[04/20 14:31:42     98s] 
[04/20 14:31:42     98s] ### Time Record (routeDesign) is uninstalled.
[04/20 14:31:42     98s] ### 
[04/20 14:31:42     98s] ###   Scalability Statistics
[04/20 14:31:42     98s] ### 
[04/20 14:31:42     98s] ### --------------------------------+----------------+----------------+----------------+
[04/20 14:31:42     98s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/20 14:31:42     98s] ### --------------------------------+----------------+----------------+----------------+
[04/20 14:31:42     98s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/20 14:31:42     98s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/20 14:31:42     98s] ###   Timing Data Generation        |        00:00:02|        00:00:38|             0.0|
[04/20 14:31:42     98s] ###   DB Import                     |        00:00:01|        00:00:05|             0.1|
[04/20 14:31:42     98s] ###   DB Export                     |        00:00:00|        00:00:02|             0.1|
[04/20 14:31:42     98s] ###   Cell Pin Access               |        00:00:00|        00:00:02|             0.2|
[04/20 14:31:42     98s] ###   Data Preparation              |        00:00:00|        00:00:06|             0.0|
[04/20 14:31:42     98s] ###   Global Routing                |        00:00:00|        00:00:04|             0.1|
[04/20 14:31:42     98s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/20 14:31:42     98s] ###   Detail Routing                |        00:00:01|        00:00:03|             0.2|
[04/20 14:31:42     98s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/20 14:31:42     98s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:02|             0.2|
[04/20 14:31:42     98s] ###   Entire Command                |        00:00:05|        00:01:30|             0.1|
[04/20 14:31:42     98s] ### --------------------------------+----------------+----------------+----------------+
[04/20 14:31:42     98s] ### 
[04/20 14:31:42     98s] #% End routeDesign (date=04/20 14:31:42, total cpu=0:00:05.4, real=0:01:30, peak res=203.3M, current mem=123.4M)
[04/20 14:31:42     98s] <CMD> verify_drc
[04/20 14:31:43     98s]  *** Starting Verify DRC (MEM: 1647.7) ***
[04/20 14:31:43     98s] 
[04/20 14:31:43     98s]   VERIFY DRC ...... Starting Verification
[04/20 14:31:43     98s]   VERIFY DRC ...... Initializing
[04/20 14:31:44     98s]   VERIFY DRC ...... Deleting Existing Violations
[04/20 14:31:44     98s]   VERIFY DRC ...... Creating Sub-Areas
[04/20 14:31:44     98s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[04/20 14:31:44     98s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[04/20 14:31:44     98s]   VERIFY DRC ...... Using new threading
[04/20 14:31:44     98s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 29.830 25.650} 1 of 1
[04/20 14:31:44     98s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/20 14:31:44     98s] 
[04/20 14:31:44     98s]   Verification Complete : 0 Viols.
[04/20 14:31:44     98s] 
[04/20 14:31:44     98s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/20 14:31:44     98s] 
[04/20 14:32:21    100s] <CMD> uiSetTool copy
[04/20 14:32:22    100s] <CMD> uiSetTool select
[04/20 14:33:02    104s] <CMD> zoomBox 0.49050 -0.08100 20.43200 17.77100
[04/20 14:33:04    104s] <CMD> zoomBox -1.05750 -0.96000 22.40350 20.04250
[04/20 14:33:04    104s] <CMD> zoomBox -2.87850 -1.99400 24.72250 22.71500
[04/20 14:33:11    105s] <CMD> fit
[04/20 14:34:08    108s] <CMD> fit
[04/20 14:35:07    117s] <CMD> fit
[04/20 14:36:02    124s] invalid command name "reset_design"
[04/20 14:36:12    126s] 
[04/20 14:36:12    126s] *** Memory Usage v#1 (Current mem = 1691.516M, initial mem = 284.219M) ***
[04/20 14:36:12    126s] 
[04/20 14:36:12    126s] *** Summary of all messages that are not suppressed in this session:
[04/20 14:36:12    126s] Severity  ID               Count  Summary                                  
[04/20 14:36:12    126s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/20 14:36:12    126s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/20 14:36:12    126s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/20 14:36:12    126s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/20 14:36:12    126s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[04/20 14:36:12    126s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/20 14:36:12    126s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[04/20 14:36:12    126s] ERROR     IMPSYT-6693          1  Error message: %s: %s.                   
[04/20 14:36:12    126s] ERROR     IMPSYT-6729          1  %s                                       
[04/20 14:36:12    126s] ERROR     IMPSYT-16038         1  The specified file '%s' could not be fou...
[04/20 14:36:12    126s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/20 14:36:12    126s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/20 14:36:12    126s] WARNING   IMPVFG-1198          1  The number of CPUs requested %d is large...
[04/20 14:36:12    126s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[04/20 14:36:12    126s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[04/20 14:36:12    126s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/20 14:36:12    126s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[04/20 14:36:12    126s] ERROR     IMPIMEX-7327         1  The file '%s' from the init_lef_file var...
[04/20 14:36:12    126s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/20 14:36:12    126s] *** Message Summary: 100 warning(s), 5 error(s)
[04/20 14:36:12    126s] 
[04/20 14:36:12    126s] --- Ending "Innovus" (totcpu=0:02:06, real=0:22:09, mem=1691.5M) ---
