
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)

1. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-43-58/tmp/09adc6d8f6e648699a2f95d0c58a3051.bb.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-43-58/tmp/09adc6d8f6e648699a2f95d0c58a3051.bb.v' to AST representation.
Generating RTLIL representation for module `\sg13g2_a21o_1'.
Generating RTLIL representation for module `\sg13g2_a21o_2'.
Generating RTLIL representation for module `\sg13g2_a21oi_1'.
Generating RTLIL representation for module `\sg13g2_a21oi_2'.
Generating RTLIL representation for module `\sg13g2_a221oi_1'.
Generating RTLIL representation for module `\sg13g2_a22oi_1'.
Generating RTLIL representation for module `\sg13g2_and2_1'.
Generating RTLIL representation for module `\sg13g2_and2_2'.
Generating RTLIL representation for module `\sg13g2_and3_1'.
Generating RTLIL representation for module `\sg13g2_and3_2'.
Generating RTLIL representation for module `\sg13g2_and4_1'.
Generating RTLIL representation for module `\sg13g2_and4_2'.
Generating RTLIL representation for module `\sg13g2_antennanp'.
Generating RTLIL representation for module `\sg13g2_buf_1'.
Generating RTLIL representation for module `\sg13g2_buf_16'.
Generating RTLIL representation for module `\sg13g2_buf_2'.
Generating RTLIL representation for module `\sg13g2_buf_4'.
Generating RTLIL representation for module `\sg13g2_buf_8'.
Generating RTLIL representation for module `\sg13g2_decap_4'.
Generating RTLIL representation for module `\sg13g2_decap_8'.
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_dlhq_1'.
Generating RTLIL representation for module `\sg13g2_dlhr_1'.
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.
Generating RTLIL representation for module `\sg13g2_dllr_1'.
Generating RTLIL representation for module `\sg13g2_dllrq_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.
Generating RTLIL representation for module `\sg13g2_ebufn_2'.
Generating RTLIL representation for module `\sg13g2_ebufn_4'.
Generating RTLIL representation for module `\sg13g2_ebufn_8'.
Generating RTLIL representation for module `\sg13g2_einvn_2'.
Generating RTLIL representation for module `\sg13g2_einvn_4'.
Generating RTLIL representation for module `\sg13g2_einvn_8'.
Generating RTLIL representation for module `\sg13g2_fill_1'.
Generating RTLIL representation for module `\sg13g2_fill_2'.
Generating RTLIL representation for module `\sg13g2_fill_4'.
Generating RTLIL representation for module `\sg13g2_fill_8'.
Generating RTLIL representation for module `\sg13g2_inv_1'.
Generating RTLIL representation for module `\sg13g2_inv_16'.
Generating RTLIL representation for module `\sg13g2_inv_2'.
Generating RTLIL representation for module `\sg13g2_inv_4'.
Generating RTLIL representation for module `\sg13g2_inv_8'.
Generating RTLIL representation for module `\sg13g2_lgcp_1'.
Generating RTLIL representation for module `\sg13g2_mux2_1'.
Generating RTLIL representation for module `\sg13g2_mux2_2'.
Generating RTLIL representation for module `\sg13g2_mux4_1'.
Generating RTLIL representation for module `\sg13g2_nand2_1'.
Generating RTLIL representation for module `\sg13g2_nand2_2'.
Generating RTLIL representation for module `\sg13g2_nand2b_1'.
Generating RTLIL representation for module `\sg13g2_nand2b_2'.
Generating RTLIL representation for module `\sg13g2_nand3_1'.
Generating RTLIL representation for module `\sg13g2_nand3b_1'.
Generating RTLIL representation for module `\sg13g2_nand4_1'.
Generating RTLIL representation for module `\sg13g2_nor2_1'.
Generating RTLIL representation for module `\sg13g2_nor2_2'.
Generating RTLIL representation for module `\sg13g2_nor2b_1'.
Generating RTLIL representation for module `\sg13g2_nor2b_2'.
Generating RTLIL representation for module `\sg13g2_nor3_1'.
Generating RTLIL representation for module `\sg13g2_nor3_2'.
Generating RTLIL representation for module `\sg13g2_nor4_1'.
Generating RTLIL representation for module `\sg13g2_nor4_2'.
Generating RTLIL representation for module `\sg13g2_o21ai_1'.
Generating RTLIL representation for module `\sg13g2_or2_1'.
Generating RTLIL representation for module `\sg13g2_or2_2'.
Generating RTLIL representation for module `\sg13g2_or3_1'.
Generating RTLIL representation for module `\sg13g2_or3_2'.
Generating RTLIL representation for module `\sg13g2_or4_1'.
Generating RTLIL representation for module `\sg13g2_or4_2'.
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_sighold'.
Generating RTLIL representation for module `\sg13g2_slgcp_1'.
Generating RTLIL representation for module `\sg13g2_tiehi'.
Generating RTLIL representation for module `\sg13g2_tielo'.
Generating RTLIL representation for module `\sg13g2_xnor2_1'.
Generating RTLIL representation for module `\sg13g2_xor2_1'.
Successfully finished Verilog frontend.
wtaf

2. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/control.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/control.v' to AST representation.
Storing AST representation for module `$abstract\control'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v' to AST representation.
Storing AST representation for module `$abstract\sineDecoder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v' to AST representation.
Storing AST representation for module `$abstract\register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/DigitalSine.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/DigitalSine.v' to AST representation.
Storing AST representation for module `$abstract\DigitalSine'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/adder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/datapath.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/datapath.v' to AST representation.
Storing AST representation for module `$abstract\datapath'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v' to AST representation.
Storing AST representation for module `$abstract\flipflop'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/fulladder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/fulladder.v' to AST representation.
Storing AST representation for module `$abstract\fulladder'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/halfadder.v
Parsing SystemVerilog input from `/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/halfadder.v' to AST representation.
Storing AST representation for module `$abstract\halfadder'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

12. Executing AST frontend in derive mode using pre-parsed AST for module `\DigitalSine'.
Generating RTLIL representation for module `\DigitalSine'.

12.1. Analyzing design hierarchy..
Top module:  \DigitalSine

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\control'.
Generating RTLIL representation for module `\control'.

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\datapath'.
Generating RTLIL representation for module `\datapath'.

12.4. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:     \datapath

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Generating RTLIL representation for module `\adder'.

12.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sineDecoder'.
Generating RTLIL representation for module `\sineDecoder'.
Note: Assuming pure combinatorial block at /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7.2-139.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Generating RTLIL representation for module `\register'.

12.8. Executing AST frontend in derive mode using pre-parsed AST for module `\flipflop'.
Generating RTLIL representation for module `\flipflop'.

12.9. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:         \sineDecoder
Used module:         \register

12.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fulladder'.
Generating RTLIL representation for module `\fulladder'.

12.11. Executing AST frontend in derive mode using pre-parsed AST for module `\halfadder'.
Generating RTLIL representation for module `\halfadder'.

12.12. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:             \fulladder
Used module:             \halfadder
Used module:         \sineDecoder
Used module:         \register

12.13. Analyzing design hierarchy..
Top module:  \DigitalSine
Used module:     \control
Used module:         \flipflop
Used module:     \datapath
Used module:         \adder
Used module:             \fulladder
Used module:             \halfadder
Used module:         \sineDecoder
Used module:         \register
Removing unused module `$abstract\halfadder'.
Removing unused module `$abstract\fulladder'.
Removing unused module `$abstract\flipflop'.
Removing unused module `$abstract\datapath'.
Removing unused module `$abstract\adder'.
Removing unused module `$abstract\DigitalSine'.
Removing unused module `$abstract\register'.
Removing unused module `$abstract\sineDecoder'.
Removing unused module `$abstract\control'.
Removed 9 unused modules.
Renaming module DigitalSine to DigitalSine.

13. Executing PROC pass (convert processes to netlists).

13.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35 in module flipflop.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34 in module register.
Removed 1 dead cases from process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33 in module sineDecoder.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33 in module sineDecoder.
Removed a total of 1 dead cases.

13.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 1 assignment to connection.

13.4. Executing PROC_INIT pass (extract init attributes).

13.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
Found async reset \rst in `\register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.

13.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.

13.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
     1/1: $0\q[0:0]
Creating decoders for process `\register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.
     1/1: $0\q[6:0]
Creating decoders for process `\sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.
     1/1: $1\Y[32:0]

13.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sineDecoder.\Y' from process `\sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.

13.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\flipflop.\q' using process `\flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
  created $adff cell `$procdff$50' with positive edge clock and positive level reset.
Creating register for signal `\register.\q' using process `\register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.
  created $adff cell `$procdff$53' with positive edge clock and positive level reset.

13.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `flipflop.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/flipflop.v:11$35'.
Removing empty process `register.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/register.v:11$34'.
Found and cleaned up 1 empty switch in `\sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.
Removing empty process `sineDecoder.$proc$/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/files_rtl/sineDecoder.v:7$33'.
Cleaned up 1 empty switch.

13.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module DigitalSine.
Optimizing module fulladder.
Optimizing module flipflop.
<suppressed ~1 debug messages>
Optimizing module register.
<suppressed ~1 debug messages>
Optimizing module sineDecoder.
Optimizing module adder.
Optimizing module datapath.
Optimizing module control.
Optimizing module halfadder.

14. Executing FLATTEN pass (flatten design).
Deleting now unused module fulladder.
Deleting now unused module flipflop.
Deleting now unused module register.
Deleting now unused module sineDecoder.
Deleting now unused module adder.
Deleting now unused module datapath.
Deleting now unused module control.
Deleting now unused module halfadder.
<suppressed ~14 debug messages>

15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DigitalSine..
Removed 17 unused cells and 114 unused wires.
<suppressed ~83 debug messages>
