##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_115200_IntClock
		4.3::Critical Path Report for UART_230400_IntClock
		4.4::Critical Path Report for UART_460800_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
		5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
		5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
		5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyBUS_CLK                    | Frequency: 37.37 MHz  | Target: 48.00 MHz  | 
Clock: CyDividedClock               | N/A                   | Target: 0.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz  | 
Clock: UART_115200_IntClock         | Frequency: 44.40 MHz  | Target: 0.92 MHz   | 
Clock: UART_230400_IntClock         | Frequency: 40.00 MHz  | Target: 1.85 MHz   | 
Clock: UART_460800_IntClock         | Frequency: 37.37 MHz  | Target: 3.69 MHz   | 
Clock: WaveDAC_DacClk               | N/A                   | Target: 0.10 MHz   | 
Clock: WaveDAC_DacClk(routed)       | N/A                   | Target: 0.10 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_115200_IntClock  20833.3          919         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_230400_IntClock  20833.3          1197        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_460800_IntClock  20833.3          -5929       N/A              N/A         N/A              N/A         N/A              N/A         
UART_115200_IntClock  UART_115200_IntClock  1.08333e+006     1060809     N/A              N/A         N/A              N/A         N/A              N/A         
UART_230400_IntClock  UART_230400_IntClock  541667           516667      N/A              N/A         N/A              N/A         N/A              N/A         
UART_460800_IntClock  UART_460800_IntClock  270833           253723      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                     Setup to Clk  Clock Name:Phase        
----------------------------  ------------  ----------------------  
CTest_RS485_QUAD_RX(0)_PAD    30880         UART_460800_IntClock:R  
CTest_RS485_RELAY_RX(0)_PAD   29454         UART_230400_IntClock:R  
CTest_USB_DEBUG_RX(0)_PAD     27599         UART_115200_IntClock:R  
QUAD_DATA_1(0)_PAD            34027         UART_460800_IntClock:R  
QUAD_DATA_2(0)_PAD            33915         UART_460800_IntClock:R  
QUAD_DATA_3(0)_PAD            35018         UART_460800_IntClock:R  
QUAD_DATA_4(0)_PAD            34891         UART_460800_IntClock:R  
QUAD_DATA_5(0)_PAD            35082         UART_460800_IntClock:R  
QUAD_DATA_6(0)_PAD            35413         UART_460800_IntClock:R  
QUAD_DATA_7(0)_PAD            33689         UART_460800_IntClock:R  
QUAD_DATA_8(0)_PAD            34439         UART_460800_IntClock:R  
RTest_RS485_DLink1_RX(0)_PAD  28473         UART_115200_IntClock:R  
RTest_RS485_DLink2_RX(0)_PAD  28596         UART_115200_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                    Clock to Out  Clock Name:Phase        
---------------------------  ------------  ----------------------  
CTest_RS485_OBDII_TX(0)_PAD  30704         CyBUS_CLK:R             
CTest_RS485_OBDII_TX(0)_PAD  29880         UART_460800_IntClock:R  
CTest_RS485_RELAY_TX(0)_PAD  34726         UART_230400_IntClock:R  
CTest_RS485_RELAY_TX(0)_PAD  31537         CyBUS_CLK:R             
DIAG_UART_TX(0)_PAD          31066         UART_115200_IntClock:R  
RTest_RS485_CONT_TX(0)_PAD   37598         UART_230400_IntClock:R  
RTest_RS485_CONT_TX(0)_PAD   34237         CyBUS_CLK:R             
RTest_RS485_QUAD_TX(0)_PAD   29668         CyBUS_CLK:R             
RTest_RS485_QUAD_TX(0)_PAD   28845         UART_460800_IntClock:R  
RTest_UART_SIREN_TX(0)_PAD   37365         UART_230400_IntClock:R  
RTest_UART_SIREN_TX(0)_PAD   34008         CyBUS_CLK:R             
STest_UART_RELAY_TX(0)_PAD   36243         UART_230400_IntClock:R  
STest_UART_RELAY_TX(0)_PAD   33054         CyBUS_CLK:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.37 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23292
-------------------------------------   ----- 
End-of-path arrival time (ps)           23292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -5929  RISE       1
Net_5518_split/main_2                          macrocell1      2791   4841  -5929  RISE       1
Net_5518_split/q                               macrocell1      3350   8191  -5929  RISE       1
Net_5518/main_5                                macrocell30     2298  10489  -5929  RISE       1
Net_5518/q                                     macrocell30     3350  13839  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     3203  17042  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20392  -5929  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2900  23292  -5929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_115200_IntClock
**************************************************
Clock: UART_115200_IntClock
Frequency: 44.40 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1060809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17164
-------------------------------------   ----- 
End-of-path arrival time (ps)           17164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q            macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_counter_load\/main_3  macrocell17   8171   9421  1060809  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell17   3350  12771  1060809  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    4393  17164  1060809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_230400_IntClock
**************************************************
Clock: UART_230400_IntClock
Frequency: 40.00 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 516667p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18810
-------------------------------------   ----- 
End-of-path arrival time (ps)           18810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell35     1250   1250  516667  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell2      8350   9600  516667  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell2      3350  12950  516667  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   5860  18810  516667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_460800_IntClock
**************************************************
Clock: UART_460800_IntClock
Frequency: 37.37 MHz | Target: 3.69 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23292
-------------------------------------   ----- 
End-of-path arrival time (ps)           23292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -5929  RISE       1
Net_5518_split/main_2                          macrocell1      2791   4841  -5929  RISE       1
Net_5518_split/q                               macrocell1      3350   8191  -5929  RISE       1
Net_5518/main_5                                macrocell30     2298  10489  -5929  RISE       1
Net_5518/q                                     macrocell30     3350  13839  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     3203  17042  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20392  -5929  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2900  23292  -5929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_460800_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23292
-------------------------------------   ----- 
End-of-path arrival time (ps)           23292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -5929  RISE       1
Net_5518_split/main_2                          macrocell1      2791   4841  -5929  RISE       1
Net_5518_split/q                               macrocell1      3350   8191  -5929  RISE       1
Net_5518/main_5                                macrocell30     2298  10489  -5929  RISE       1
Net_5518/q                                     macrocell30     3350  13839  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     3203  17042  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20392  -5929  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2900  23292  -5929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_230400_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1197p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16167
-------------------------------------   ----- 
End-of-path arrival time (ps)           16167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1      controlcell2    2050   2050   1197  RISE       1
Net_568/main_1                                 macrocell21     2311   4361   1197  RISE       1
Net_568/q                                      macrocell21     3350   7711   1197  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      2791  10502   1197  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  13852   1197  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2315  16167   1197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_115200_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1      controlcell3    2050   2050    919  RISE       1
Net_822/main_2                                 macrocell22     2319   4369    919  RISE       1
Net_822/q                                      macrocell22     3350   7719    919  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell18     3059  10778    919  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell18     3350  14128    919  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2317  16445    919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 253723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10921
-------------------------------------   ----- 
End-of-path arrival time (ps)           10921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell68     1250   1250  253723  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell23     4011   5261  253723  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell23     3350   8611  253723  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2310  10921  253723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
*********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 516667p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18810
-------------------------------------   ----- 
End-of-path arrival time (ps)           18810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell35     1250   1250  516667  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell2      8350   9600  516667  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell2      3350  12950  516667  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   5860  18810  516667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (UART_115200_IntClock:R vs. UART_115200_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1060809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17164
-------------------------------------   ----- 
End-of-path arrival time (ps)           17164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q            macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_counter_load\/main_3  macrocell17   8171   9421  1060809  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell17   3350  12771  1060809  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    4393  17164  1060809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : -5929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23292
-------------------------------------   ----- 
End-of-path arrival time (ps)           23292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1      controlcell4    2050   2050  -5929  RISE       1
Net_5518_split/main_2                          macrocell1      2791   4841  -5929  RISE       1
Net_5518_split/q                               macrocell1      3350   8191  -5929  RISE       1
Net_5518/main_5                                macrocell30     2298  10489  -5929  RISE       1
Net_5518/q                                     macrocell30     3350  13839  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/main_1         macrocell27     3203  17042  -5929  RISE       1
\UART_460800:BUART:rx_postpoll\/q              macrocell27     3350  20392  -5929  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2900  23292  -5929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_status_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 94p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17229
-------------------------------------   ----- 
End-of-path arrival time (ps)           17229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -5929  RISE       1
Net_5518_split/main_2                      macrocell1     2791   4841  -5929  RISE       1
Net_5518_split/q                           macrocell1     3350   8191  -5929  RISE       1
Net_5518/main_5                            macrocell30    2298  10489  -5929  RISE       1
Net_5518/q                                 macrocell30    3350  13839  -5929  RISE       1
\UART_460800:BUART:rx_status_3\/main_6     macrocell80    3390  17229     94  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_state_0\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17220
-------------------------------------   ----- 
End-of-path arrival time (ps)           17220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -5929  RISE       1
Net_5518_split/main_2                      macrocell1     2791   4841  -5929  RISE       1
Net_5518_split/q                           macrocell1     3350   8191  -5929  RISE       1
Net_5518/main_5                            macrocell30    2298  10489  -5929  RISE       1
Net_5518/q                                 macrocell30    3350  13839  -5929  RISE       1
\UART_460800:BUART:rx_state_0\/main_9      macrocell72    3381  17220    103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_state_2\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17220
-------------------------------------   ----- 
End-of-path arrival time (ps)           17220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -5929  RISE       1
Net_5518_split/main_2                      macrocell1     2791   4841  -5929  RISE       1
Net_5518_split/q                           macrocell1     3350   8191  -5929  RISE       1
Net_5518/main_5                            macrocell30    2298  10489  -5929  RISE       1
Net_5518/q                                 macrocell30    3350  13839  -5929  RISE       1
\UART_460800:BUART:rx_state_2\/main_8      macrocell75    3381  17220    103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:pollcount_1\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 281p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17042
-------------------------------------   ----- 
End-of-path arrival time (ps)           17042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -5929  RISE       1
Net_5518_split/main_2                      macrocell1     2791   4841  -5929  RISE       1
Net_5518_split/q                           macrocell1     3350   8191  -5929  RISE       1
Net_5518/main_5                            macrocell30    2298  10489  -5929  RISE       1
Net_5518/q                                 macrocell30    3350  13839  -5929  RISE       1
\UART_460800:BUART:pollcount_1\/main_3     macrocell78    3203  17042    281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:pollcount_0\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 281p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17042
-------------------------------------   ----- 
End-of-path arrival time (ps)           17042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -5929  RISE       1
Net_5518_split/main_2                      macrocell1     2791   4841  -5929  RISE       1
Net_5518_split/q                           macrocell1     3350   8191  -5929  RISE       1
Net_5518/main_5                            macrocell30    2298  10489  -5929  RISE       1
Net_5518/q                                 macrocell30    3350  13839  -5929  RISE       1
\UART_460800:BUART:pollcount_0\/main_2     macrocell79    3203  17042    281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 919p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16445
-------------------------------------   ----- 
End-of-path arrival time (ps)           16445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1      controlcell3    2050   2050    919  RISE       1
Net_822/main_2                                 macrocell22     2319   4369    919  RISE       1
Net_822/q                                      macrocell22     3350   7719    919  RISE       1
\UART_115200:BUART:rx_postpoll\/main_0         macrocell18     3059  10778    919  RISE       1
\UART_115200:BUART:rx_postpoll\/q              macrocell18     3350  14128    919  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2317  16445    919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1197p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16167
-------------------------------------   ----- 
End-of-path arrival time (ps)           16167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1      controlcell2    2050   2050   1197  RISE       1
Net_568/main_1                                 macrocell21     2311   4361   1197  RISE       1
Net_568/q                                      macrocell21     3350   7711   1197  RISE       1
\UART_230400:BUART:rx_postpoll\/main_0         macrocell6      2791  10502   1197  RISE       1
\UART_230400:BUART:rx_postpoll\/q              macrocell6      3350  13852   1197  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2315  16167   1197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 5914p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   1197  RISE       1
Net_568/main_1                             macrocell21    2311   4361   1197  RISE       1
Net_568/q                                  macrocell21    3350   7711   1197  RISE       1
\UART_230400:BUART:rx_state_0\/main_5      macrocell40    3698  11409   5914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 5914p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   1197  RISE       1
Net_568/main_1                             macrocell21    2311   4361   1197  RISE       1
Net_568/q                                  macrocell21    3350   7711   1197  RISE       1
\UART_230400:BUART:rx_state_2\/main_5      macrocell43    3698  11409   5914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 6529p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050    919  RISE       1
Net_822/main_2                             macrocell22    2319   4369    919  RISE       1
Net_822/q                                  macrocell22    3350   7719    919  RISE       1
MODIN5_1/main_2                            macrocell62    3076  10795   6529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 6529p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050    919  RISE       1
Net_822/main_2                             macrocell22    2319   4369    919  RISE       1
Net_822/q                                  macrocell22    3350   7719    919  RISE       1
MODIN5_0/main_2                            macrocell63    3076  10795   6529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_status_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 6529p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050    919  RISE       1
Net_822/main_2                             macrocell22    2319   4369    919  RISE       1
Net_822/q                                  macrocell22    3350   7719    919  RISE       1
\UART_115200:BUART:rx_status_3\/main_5     macrocell64    3076  10795   6529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 6681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050    919  RISE       1
Net_822/main_2                             macrocell22    2319   4369    919  RISE       1
Net_822/q                                  macrocell22    3350   7719    919  RISE       1
\UART_115200:BUART:rx_state_0\/main_5      macrocell56    2923  10642   6681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 6681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050    919  RISE       1
Net_822/main_2                             macrocell22    2319   4369    919  RISE       1
Net_822/q                                  macrocell22    3350   7719    919  RISE       1
\UART_115200:BUART:rx_state_2\/main_5      macrocell59    2923  10642   6681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_last\/main_5
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 6835p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -5929  RISE       1
Net_5518_split/main_2                      macrocell1     2791   4841  -5929  RISE       1
Net_5518_split/q                           macrocell1     3350   8191  -5929  RISE       1
\UART_460800:BUART:rx_last\/main_5         macrocell81    2298  10489   6835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   1197  RISE       1
Net_568/main_1                             macrocell21    2311   4361   1197  RISE       1
Net_568/q                                  macrocell21    3350   7711   1197  RISE       1
MODIN1_1/main_2                            macrocell46    2770  10482   6842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   1197  RISE       1
Net_568/main_1                             macrocell21    2311   4361   1197  RISE       1
Net_568/q                                  macrocell21    3350   7711   1197  RISE       1
MODIN1_0/main_2                            macrocell47    2770  10482   6842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_status_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   1197  RISE       1
Net_568/main_1                             macrocell21    2311   4361   1197  RISE       1
Net_568/q                                  macrocell21    3350   7711   1197  RISE       1
\UART_230400:BUART:rx_status_3\/main_5     macrocell48    2770  10482   6842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_1
Path End       : \UART_460800:BUART:rx_last\/main_2
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12484p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_1  controlcell4   2050   2050  -5929  RISE       1
\UART_460800:BUART:rx_last\/main_2         macrocell81    2789   4839  12484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_3
Path End       : \UART_460800:BUART:rx_last\/main_0
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12659p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_3  controlcell4   2050   2050  -5761  RISE       1
\UART_460800:BUART:rx_last\/main_0         macrocell81    2615   4665  12659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_2
Path End       : \UART_460800:BUART:rx_last\/main_1
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12664p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_2  controlcell4   2050   2050  -5756  RISE       1
\UART_460800:BUART:rx_last\/main_1         macrocell81    2610   4660  12664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_460800:Sync:ctrl_reg\/control_0
Path End       : \UART_460800:BUART:rx_last\/main_3
Capture Clock  : \UART_460800:BUART:rx_last\/clock_0
Path slack     : 12674p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#13 vs. UART_460800_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_460800:Sync:ctrl_reg\/busclk                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_460800:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -5747  RISE       1
\UART_460800:BUART:rx_last\/main_3         macrocell81    2600   4650  12674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_1
Path End       : \UART_115200:BUART:rx_last\/main_2
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 12955p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_1  controlcell3   2050   2050    919  RISE       1
\UART_115200:BUART:rx_last\/main_2         macrocell65    2319   4369  12955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_1
Path End       : \UART_230400:BUART:rx_last\/main_1
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12962p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   1197  RISE       1
\UART_230400:BUART:rx_last\/main_1         macrocell49    2311   4361  12962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_115200:Sync:ctrl_reg\/control_0
Path End       : \UART_115200:BUART:rx_last\/main_3
Capture Clock  : \UART_115200:BUART:rx_last\/clock_0
Path slack     : 12968p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_115200_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_115200:Sync:ctrl_reg\/busclk                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_115200:Sync:ctrl_reg\/control_0  controlcell3   2050   2050    932  RISE       1
\UART_115200:BUART:rx_last\/main_3         macrocell65    2305   4355  12968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MUX_CTRL_230400:Sync:ctrl_reg\/control_0
Path End       : \UART_230400:BUART:rx_last\/main_2
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 12968p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MUX_CTRL_230400:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MUX_CTRL_230400:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   1203  RISE       1
\UART_230400:BUART:rx_last\/main_2         macrocell49    2305   4355  12968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : STest_UART_RELAY_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_4
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 13983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3340
-------------------------------------   ---- 
End-of-path arrival time (ps)           3340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
STest_UART_RELAY_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
STest_UART_RELAY_RX(0)_SYNC/out     synccell      1020   1020   2218  RISE       1
\UART_230400:BUART:rx_last\/main_4  macrocell49   2320   3340  13983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_RS485_CONT_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_3
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 13998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           3325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_RS485_CONT_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_RS485_CONT_RX(0)_SYNC/out     synccell      1020   1020   2233  RISE       1
\UART_230400:BUART:rx_last\/main_3  macrocell49   2305   3325  13998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RTest_UART_SIREN_RX(0)_SYNC/out
Path End       : \UART_230400:BUART:rx_last\/main_5
Capture Clock  : \UART_230400:BUART:rx_last\/clock_0
Path slack     : 14000p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_230400_IntClock:R#2)   20833
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3323
-------------------------------------   ---- 
End-of-path arrival time (ps)           3323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RTest_UART_SIREN_RX(0)_SYNC/clock                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RTest_UART_SIREN_RX(0)_SYNC/out     synccell      1020   1020   2235  RISE       1
\UART_230400:BUART:rx_last\/main_5  macrocell49   2303   3323  14000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 253723p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10921
-------------------------------------   ----- 
End-of-path arrival time (ps)           10921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell68     1250   1250  253723  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell23     4011   5261  253723  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell23     3350   8611  253723  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2310  10921  253723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_460800:BUART:sRX:RxBitCounter\/clock
Path slack     : 255133p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           265473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10340
-------------------------------------   ----- 
End-of-path arrival time (ps)           10340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q            macrocell72   1250   1250  255133  RISE       1
\UART_460800:BUART:rx_counter_load\/main_1  macrocell26   3488   4738  255133  RISE       1
\UART_460800:BUART:rx_counter_load\/q       macrocell26   3350   8088  255133  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/load   count7cell    2253  10340  255133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 255423p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14910
-------------------------------------   ----- 
End-of-path arrival time (ps)           14910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  255423  RISE       1
\UART_460800:BUART:rx_status_4\/main_1                 macrocell28     2889   6469  255423  RISE       1
\UART_460800:BUART:rx_status_4\/q                      macrocell28     3350   9819  255423  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_4                 statusicell6    5091  14910  255423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_460800:BUART:sTX:TxSts\/clock
Path slack     : 256403p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13930
-------------------------------------   ----- 
End-of-path arrival time (ps)           13930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  256403  RISE       1
\UART_460800:BUART:tx_status_0\/main_3                 macrocell24     4677   8257  256403  RISE       1
\UART_460800:BUART:tx_status_0\/q                      macrocell24     3350  11607  256403  RISE       1
\UART_460800:BUART:sTX:TxSts\/status_0                 statusicell5    2323  13930  256403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 258292p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q         macrocell71     1250   1250  255226  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   5281   6531  258292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 258701p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                macrocell67     1250   1250  254529  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4873   6123  258701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:tx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 259066p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  256403  RISE       1
\UART_460800:BUART:tx_state_0\/main_3                  macrocell68     4677   8257  259066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 259071p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q      macrocell78   1250   1250  256684  RISE       1
\UART_460800:BUART:rx_state_0\/main_8  macrocell72   7002   8252  259071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_10
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 259090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8233
-------------------------------------   ---- 
End-of-path arrival time (ps)           8233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  256659  RISE       1
\UART_460800:BUART:rx_state_0\/main_10  macrocell72   6983   8233  259090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 259566p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q                macrocell72     1250   1250  255133  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4008   5258  259566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 259595p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7728
-------------------------------------   ---- 
End-of-path arrival time (ps)           7728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell78   1250   1250  256684  RISE       1
\UART_460800:BUART:rx_status_3\/main_5  macrocell80   6478   7728  259595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 259623p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  256659  RISE       1
\UART_460800:BUART:rx_status_3\/main_7  macrocell80   6450   7700  259623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 259944p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  256492  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4689   4879  259944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 260220p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  260220  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_1   macrocell76   5163   7103  260220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 260629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                macrocell68     1250   1250  253723  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   2944   4194  260629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_460800:BUART:txn\/main_3
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 260647p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  260647  RISE       1
\UART_460800:BUART:txn\/main_3                macrocell66     2306   6676  260647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_1\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 260703p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  260220  RISE       1
\UART_460800:BUART:pollcount_1\/main_1        macrocell78   4680   6620  260703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_0\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 260703p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  260220  RISE       1
\UART_460800:BUART:pollcount_0\/main_1        macrocell79   4680   6620  260703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 261060p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  261060  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_2   macrocell76   4323   6263  261060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 261210p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell67   1250   1250  254529  RISE       1
\UART_460800:BUART:tx_state_0\/main_0  macrocell68   4864   6114  261210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 261210p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q      macrocell67   1250   1250  254529  RISE       1
\UART_460800:BUART:tx_bitclk\/main_0  macrocell70   4864   6114  261210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:txn\/main_1
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 261229p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q  macrocell67   1250   1250  254529  RISE       1
\UART_460800:BUART:txn\/main_1    macrocell66   4845   6095  261229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 261277p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q          macrocell76     1250   1250  261277  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   2296   3546  261277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 261455p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  261277  RISE       1
\UART_460800:BUART:rx_state_0\/main_2   macrocell72   4618   5868  261455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261455p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  261277  RISE       1
\UART_460800:BUART:rx_state_3\/main_2   macrocell74   4618   5868  261455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261455p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  261277  RISE       1
\UART_460800:BUART:rx_state_2\/main_2   macrocell75   4618   5868  261455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_1\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 261638p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  261638  RISE       1
\UART_460800:BUART:pollcount_1\/main_0        macrocell78   3745   5685  261638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_0\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 261638p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  261638  RISE       1
\UART_460800:BUART:pollcount_0\/main_0        macrocell79   3745   5685  261638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 261680p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  255226  RISE       1
\UART_460800:BUART:rx_state_0\/main_0    macrocell72   4394   5644  261680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261680p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  255226  RISE       1
\UART_460800:BUART:rx_state_3\/main_0    macrocell74   4394   5644  261680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261680p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  255226  RISE       1
\UART_460800:BUART:rx_state_2\/main_0    macrocell75   4394   5644  261680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262004p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q   macrocell76   1250   1250  261277  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_2  macrocell73   4070   5320  262004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262004p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  261277  RISE       1
\UART_460800:BUART:rx_status_3\/main_2  macrocell80   4070   5320  262004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262060p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell72   1250   1250  255133  RISE       1
\UART_460800:BUART:rx_state_0\/main_1  macrocell72   4013   5263  262060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262060p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell72   1250   1250  255133  RISE       1
\UART_460800:BUART:rx_state_3\/main_1  macrocell74   4013   5263  262060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262060p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell72   1250   1250  255133  RISE       1
\UART_460800:BUART:rx_state_2\/main_1  macrocell75   4013   5263  262060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262061p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell75   1250   1250  255138  RISE       1
\UART_460800:BUART:rx_state_0\/main_4  macrocell72   4012   5262  262061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262061p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell75   1250   1250  255138  RISE       1
\UART_460800:BUART:rx_state_3\/main_4  macrocell74   4012   5262  262061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262061p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell75   1250   1250  255138  RISE       1
\UART_460800:BUART:rx_state_2\/main_4  macrocell75   4012   5262  262061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262062p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell68   1250   1250  253723  RISE       1
\UART_460800:BUART:tx_state_1\/main_1  macrocell67   4011   5261  262062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262062p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell68   1250   1250  253723  RISE       1
\UART_460800:BUART:tx_state_2\/main_1  macrocell69   4011   5261  262062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262197p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell70   1250   1250  262197  RISE       1
\UART_460800:BUART:tx_state_1\/main_5  macrocell67   3876   5126  262197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262197p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell70   1250   1250  262197  RISE       1
\UART_460800:BUART:tx_state_2\/main_5  macrocell69   3876   5126  262197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:txn\/main_4
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262536p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q  macrocell69   1250   1250  255097  RISE       1
\UART_460800:BUART:txn\/main_4    macrocell66   3537   4787  262536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 262539p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  261638  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_0   macrocell76   2845   4785  262539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell76         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262586p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q         macrocell72   1250   1250  255133  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_1  macrocell73   3488   4738  262586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 262586p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q               macrocell72   1250   1250  255133  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_1  macrocell77   3488   4738  262586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262586p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q        macrocell72   1250   1250  255133  RISE       1
\UART_460800:BUART:rx_status_3\/main_1  macrocell80   3488   4738  262586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262590p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q         macrocell75   1250   1250  255138  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_4  macrocell73   3483   4733  262590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 262590p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q               macrocell75   1250   1250  255138  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_3  macrocell77   3483   4733  262590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262590p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q        macrocell75   1250   1250  255138  RISE       1
\UART_460800:BUART:rx_status_3\/main_4  macrocell80   3483   4733  262590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell69   1250   1250  255097  RISE       1
\UART_460800:BUART:tx_state_0\/main_4  macrocell68   3421   4671  262652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 262652p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q      macrocell69   1250   1250  255097  RISE       1
\UART_460800:BUART:tx_bitclk\/main_3  macrocell70   3421   4671  262652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262658  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_6       macrocell73   2725   4665  262658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262664p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262664  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_5       macrocell73   2719   4659  262664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262676p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262676  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_7       macrocell73   2707   4647  262676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_0\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262678p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262676  RISE       1
\UART_460800:BUART:rx_state_0\/main_7         macrocell72   2706   4646  262678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262678p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262676  RISE       1
\UART_460800:BUART:rx_state_3\/main_7         macrocell74   2706   4646  262678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_2\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262678p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262676  RISE       1
\UART_460800:BUART:rx_state_2\/main_7         macrocell75   2706   4646  262678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262679p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  255226  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_0  macrocell73   3394   4644  262679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 262679p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q        macrocell71   1250   1250  255226  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_0  macrocell77   3394   4644  262679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 262679p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  255226  RISE       1
\UART_460800:BUART:rx_status_3\/main_0   macrocell80   3394   4644  262679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_0\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262691p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262658  RISE       1
\UART_460800:BUART:rx_state_0\/main_6         macrocell72   2692   4632  262691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262691p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262658  RISE       1
\UART_460800:BUART:rx_state_3\/main_6         macrocell74   2692   4632  262691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_2\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262691p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262658  RISE       1
\UART_460800:BUART:rx_state_2\/main_6         macrocell75   2692   4632  262691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262694p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262664  RISE       1
\UART_460800:BUART:rx_state_0\/main_5         macrocell72   2689   4629  262694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262694p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262664  RISE       1
\UART_460800:BUART:rx_state_3\/main_5         macrocell74   2689   4629  262694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262694p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262664  RISE       1
\UART_460800:BUART:rx_state_2\/main_5         macrocell75   2689   4629  262694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262868p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell67   1250   1250  254529  RISE       1
\UART_460800:BUART:tx_state_1\/main_0  macrocell67   3205   4455  262868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262868p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell67   1250   1250  254529  RISE       1
\UART_460800:BUART:tx_state_2\/main_0  macrocell69   3205   4455  262868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_4
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262869p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  256659  RISE       1
\UART_460800:BUART:pollcount_1\/main_4  macrocell78   3205   4455  262869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_0\/main_3
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 262869p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell79   1250   1250  256659  RISE       1
\UART_460800:BUART:pollcount_0\/main_3  macrocell79   3205   4455  262869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262894p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell78   1250   1250  256684  RISE       1
\UART_460800:BUART:pollcount_1\/main_2  macrocell78   3179   4429  262894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:txn\/main_6
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262958p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q  macrocell70   1250   1250  262197  RISE       1
\UART_460800:BUART:txn\/main_6   macrocell66   3115   4365  262958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262963p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell70   1250   1250  262197  RISE       1
\UART_460800:BUART:tx_state_0\/main_5  macrocell68   3110   4360  262963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:txn\/main_2
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q  macrocell68   1250   1250  253723  RISE       1
\UART_460800:BUART:txn\/main_2    macrocell66   3085   4335  262988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262989p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell68   1250   1250  253723  RISE       1
\UART_460800:BUART:tx_state_0\/main_1  macrocell68   3085   4335  262989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 262989p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q      macrocell68   1250   1250  253723  RISE       1
\UART_460800:BUART:tx_bitclk\/main_1  macrocell70   3085   4335  262989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 263019p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  256492  RISE       1
\UART_460800:BUART:tx_state_0\/main_2               macrocell68     4114   4304  263019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 263019p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  256492  RISE       1
\UART_460800:BUART:tx_bitclk\/main_2                macrocell70     4114   4304  263019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_load_fifo\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 263132p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_load_fifo\/q            macrocell73     1250   1250  258105  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3321   4571  263132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_9
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263189p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_last\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_last\/q          macrocell81   1250   1250  263189  RISE       1
\UART_460800:BUART:rx_state_2\/main_9  macrocell75   2884   4134  263189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263380p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell74   1250   1250  255947  RISE       1
\UART_460800:BUART:rx_state_0\/main_3  macrocell72   2694   3944  263380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263380p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell74   1250   1250  255947  RISE       1
\UART_460800:BUART:rx_state_3\/main_3  macrocell74   2694   3944  263380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263380p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell74   1250   1250  255947  RISE       1
\UART_460800:BUART:rx_state_2\/main_3  macrocell75   2694   3944  263380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q         macrocell74   1250   1250  255947  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_3  macrocell73   2674   3924  263400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell73         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q               macrocell74   1250   1250  255947  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_2  macrocell77   2674   3924  263400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell77         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q        macrocell74   1250   1250  255947  RISE       1
\UART_460800:BUART:rx_status_3\/main_3  macrocell80   2674   3924  263400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 263437p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell69   1250   1250  255097  RISE       1
\UART_460800:BUART:tx_state_1\/main_3  macrocell67   2637   3887  263437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 263437p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell69   1250   1250  255097  RISE       1
\UART_460800:BUART:tx_state_2\/main_3  macrocell69   2637   3887  263437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:txn\/q
Path End       : \UART_460800:BUART:txn\/main_0
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263786p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:txn\/q       macrocell66   1250   1250  263786  RISE       1
\UART_460800:BUART:txn\/main_0  macrocell66   2288   3538  263786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:txn\/main_5
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263956p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3367
-------------------------------------   ---- 
End-of-path arrival time (ps)           3367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  263956  RISE       1
\UART_460800:BUART:txn\/main_5                      macrocell66     3177   3367  263956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 264827p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  263956  RISE       1
\UART_460800:BUART:tx_state_1\/main_4               macrocell67     2306   2496  264827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 264827p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  263956  RISE       1
\UART_460800:BUART:tx_state_2\/main_4               macrocell69     2306   2496  264827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 264832p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  256492  RISE       1
\UART_460800:BUART:tx_state_1\/main_2               macrocell67     2302   2492  264832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 264832p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2492
-------------------------------------   ---- 
End-of-path arrival time (ps)           2492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  256492  RISE       1
\UART_460800:BUART:tx_state_2\/main_2               macrocell69     2302   2492  264832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_status_3\/q
Path End       : \UART_460800:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 265466p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_status_3\/q       macrocell80    1250   1250  265466  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_3  statusicell6   3617   4867  265466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 516667p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18810
-------------------------------------   ----- 
End-of-path arrival time (ps)           18810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell35     1250   1250  516667  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell2      8350   9600  516667  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell2      3350  12950  516667  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   5860  18810  516667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_230400:BUART:sTX:TxSts\/clock
Path slack     : 521755p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19412
-------------------------------------   ----- 
End-of-path arrival time (ps)           19412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  521755  RISE       1
\UART_230400:BUART:tx_status_0\/main_3                 macrocell3      8806  12386  521755  RISE       1
\UART_230400:BUART:tx_status_0\/q                      macrocell3      3350  15736  521755  RISE       1
\UART_230400:BUART:sTX:TxSts\/status_0                 statusicell1    3675  19412  521755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_230400:BUART:sRX:RxBitCounter\/clock
Path slack     : 521948p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14358
-------------------------------------   ----- 
End-of-path arrival time (ps)           14358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q     macrocell39   1250   1250  521948  RISE       1
\UART_230400:BUART:rx_counter_load\/main_0  macrocell5    7438   8688  521948  RISE       1
\UART_230400:BUART:rx_counter_load\/q       macrocell5    3350  12038  521948  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/load   count7cell    2320  14358  521948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 525289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10367
-------------------------------------   ----- 
End-of-path arrival time (ps)           10367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                macrocell36     1250   1250  519685  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   9117  10367  525289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:tx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 525770p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12386
-------------------------------------   ----- 
End-of-path arrival time (ps)           12386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  521755  RISE       1
\UART_230400:BUART:tx_state_0\/main_3                  macrocell36     8806  12386  525770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 526509p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q                macrocell40     1250   1250  522049  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7897   9147  526509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 526654p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q         macrocell39     1250   1250  521948  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7752   9002  526654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 527132p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14034
-------------------------------------   ----- 
End-of-path arrival time (ps)           14034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  527132  RISE       1
\UART_230400:BUART:rx_status_4\/main_1                 macrocell7      2917   6497  527132  RISE       1
\UART_230400:BUART:rx_status_4\/q                      macrocell7      3350   9847  527132  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_4                 statusicell2    4187  14034  527132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 528108p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10048
-------------------------------------   ----- 
End-of-path arrival time (ps)           10048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q         macrocell40   1250   1250  522049  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_1  macrocell41   8798  10048  528108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 528108p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10048
-------------------------------------   ----- 
End-of-path arrival time (ps)           10048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q               macrocell40   1250   1250  522049  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_1  macrocell45   8798  10048  528108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 528401p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q          macrocell44     1250   1250  528401  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6006   7256  528401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 528557p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell35   1250   1250  516667  RISE       1
\UART_230400:BUART:tx_state_2\/main_0  macrocell37   8350   9600  528557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 528557p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q      macrocell35   1250   1250  516667  RISE       1
\UART_230400:BUART:tx_bitclk\/main_0  macrocell38   8350   9600  528557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:txn\/main_2
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 528712p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9444
-------------------------------------   ---- 
End-of-path arrival time (ps)           9444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q  macrocell36   1250   1250  519685  RISE       1
\UART_230400:BUART:txn\/main_2    macrocell34   8194   9444  528712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 528712p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9444
-------------------------------------   ---- 
End-of-path arrival time (ps)           9444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell36   1250   1250  519685  RISE       1
\UART_230400:BUART:tx_state_1\/main_1  macrocell35   8194   9444  528712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:txn\/main_6
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 529121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9036
-------------------------------------   ---- 
End-of-path arrival time (ps)           9036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q  macrocell38   1250   1250  529121  RISE       1
\UART_230400:BUART:txn\/main_6   macrocell34   7786   9036  529121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 529121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9036
-------------------------------------   ---- 
End-of-path arrival time (ps)           9036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell38   1250   1250  529121  RISE       1
\UART_230400:BUART:tx_state_1\/main_5  macrocell35   7786   9036  529121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 529335p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  520260  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6132   6322  529335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 529448p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8709
-------------------------------------   ---- 
End-of-path arrival time (ps)           8709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell35   1250   1250  516667  RISE       1
\UART_230400:BUART:tx_state_0\/main_0  macrocell36   7459   8709  529448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 529469p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  521948  RISE       1
\UART_230400:BUART:rx_status_3\/main_0   macrocell48   7438   8688  529469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 529569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q        macrocell40   1250   1250  522049  RISE       1
\UART_230400:BUART:rx_status_3\/main_1  macrocell48   7338   8588  529569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:txn\/main_4
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 529665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q  macrocell37   1250   1250  522780  RISE       1
\UART_230400:BUART:txn\/main_4    macrocell34   7242   8492  529665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 529665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell37   1250   1250  522780  RISE       1
\UART_230400:BUART:tx_state_1\/main_3  macrocell35   7242   8492  529665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 530077p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  521948  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_0  macrocell41   6830   8080  530077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 530077p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q        macrocell39   1250   1250  521948  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_0  macrocell45   6830   8080  530077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 530086p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  521948  RISE       1
\UART_230400:BUART:rx_state_0\/main_0    macrocell40   6820   8070  530086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 530086p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  521948  RISE       1
\UART_230400:BUART:rx_state_3\/main_0    macrocell42   6820   8070  530086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 530086p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  521948  RISE       1
\UART_230400:BUART:rx_state_2\/main_0    macrocell43   6820   8070  530086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 530222p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                macrocell35     1250   1250  516667  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4185   5435  530222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 530319p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  528401  RISE       1
\UART_230400:BUART:rx_status_3\/main_2  macrocell48   6588   7838  530319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_230400:BUART:txn\/main_3
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 530870p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  530870  RISE       1
\UART_230400:BUART:txn\/main_3                macrocell34     2917   7287  530870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:txn\/main_5
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 530923p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  530923  RISE       1
\UART_230400:BUART:txn\/main_5                      macrocell34     7044   7234  530923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 530923p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  530923  RISE       1
\UART_230400:BUART:tx_state_1\/main_4               macrocell35     7044   7234  530923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 530933p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell36   1250   1250  519685  RISE       1
\UART_230400:BUART:tx_state_0\/main_1  macrocell36   5973   7223  530933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 530948p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  520260  RISE       1
\UART_230400:BUART:tx_state_1\/main_2               macrocell35     7019   7209  530948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 531054p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7102
-------------------------------------   ---- 
End-of-path arrival time (ps)           7102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  530923  RISE       1
\UART_230400:BUART:tx_state_2\/main_4               macrocell37     6912   7102  531054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531360p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  528401  RISE       1
\UART_230400:BUART:rx_state_0\/main_2   macrocell40   5547   6797  531360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 531360p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  528401  RISE       1
\UART_230400:BUART:rx_state_3\/main_2   macrocell42   5547   6797  531360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 531360p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  528401  RISE       1
\UART_230400:BUART:rx_state_2\/main_2   macrocell43   5547   6797  531360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 531383p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  528401  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_2  macrocell41   5524   6774  531383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 531398p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell40   1250   1250  522049  RISE       1
\UART_230400:BUART:rx_state_0\/main_1  macrocell40   5509   6759  531398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 531398p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell40   1250   1250  522049  RISE       1
\UART_230400:BUART:rx_state_3\/main_1  macrocell42   5509   6759  531398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 531398p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell40   1250   1250  522049  RISE       1
\UART_230400:BUART:rx_state_2\/main_1  macrocell43   5509   6759  531398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 531575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell36   1250   1250  519685  RISE       1
\UART_230400:BUART:tx_state_2\/main_1  macrocell37   5332   6582  531575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 531575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q      macrocell36   1250   1250  519685  RISE       1
\UART_230400:BUART:tx_bitclk\/main_1  macrocell38   5332   6582  531575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 531741p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531741  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_6       macrocell41   4476   6416  531741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 532150p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  520260  RISE       1
\UART_230400:BUART:tx_state_2\/main_2               macrocell37     5816   6006  532150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 532150p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  520260  RISE       1
\UART_230400:BUART:tx_bitclk\/main_2                macrocell38     5816   6006  532150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_0\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532320p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531741  RISE       1
\UART_230400:BUART:rx_state_0\/main_9         macrocell40   3896   5836  532320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 532320p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531741  RISE       1
\UART_230400:BUART:rx_state_3\/main_6         macrocell42   3896   5836  532320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_2\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532320p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  531741  RISE       1
\UART_230400:BUART:rx_state_2\/main_8         macrocell43   3896   5836  532320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 532787p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532787  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_0   macrocell44   3429   5369  532787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:txn\/main_1
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 532804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q  macrocell35   1250   1250  516667  RISE       1
\UART_230400:BUART:txn\/main_1    macrocell34   4103   5353  532804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 532804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell35   1250   1250  516667  RISE       1
\UART_230400:BUART:tx_state_1\/main_0  macrocell35   4103   5353  532804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 532806p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell38   1250   1250  529121  RISE       1
\UART_230400:BUART:tx_state_0\/main_5  macrocell36   4100   5350  532806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 532809p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532809  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_1   macrocell44   3408   5348  532809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 532976p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell37   1250   1250  522780  RISE       1
\UART_230400:BUART:tx_state_0\/main_4  macrocell36   3930   5180  532976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533039p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  520260  RISE       1
\UART_230400:BUART:tx_state_0\/main_2               macrocell36     4928   5118  533039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_0\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533095  RISE       1
\UART_230400:BUART:rx_state_0\/main_8         macrocell40   3122   5062  533095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533095  RISE       1
\UART_230400:BUART:rx_state_3\/main_5         macrocell42   3122   5062  533095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_2\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533095  RISE       1
\UART_230400:BUART:rx_state_2\/main_7         macrocell43   3122   5062  533095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_0\/main_10
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533102p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533102  RISE       1
\UART_230400:BUART:rx_state_0\/main_10        macrocell40   3115   5055  533102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533102p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533102  RISE       1
\UART_230400:BUART:rx_state_3\/main_7         macrocell42   3115   5055  533102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_2\/main_9
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533102p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533102  RISE       1
\UART_230400:BUART:rx_state_2\/main_9         macrocell43   3115   5055  533102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533108p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533095  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_5       macrocell41   3109   5049  533108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533102  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_7       macrocell41   3099   5039  533117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q        macrocell42   1250   1250  525695  RISE       1
\UART_230400:BUART:rx_status_3\/main_3  macrocell48   3692   4942  533215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533220p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q        macrocell43   1250   1250  525700  RISE       1
\UART_230400:BUART:rx_status_3\/main_4  macrocell48   3686   4936  533220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 533277p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  533277  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_2   macrocell44   2939   4879  533277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell44         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_state_0\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533326p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell46   1250   1250  528360  RISE       1
\UART_230400:BUART:rx_state_0\/main_6  macrocell40   3581   4831  533326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_state_0\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                             macrocell47   1250   1250  528660  RISE       1
\UART_230400:BUART:rx_state_0\/main_7  macrocell40   3543   4793  533364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532787  RISE       1
MODIN1_1/main_0                               macrocell46   2647   4587  533569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532787  RISE       1
MODIN1_0/main_0                               macrocell47   2647   4587  533569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533574p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532809  RISE       1
MODIN1_1/main_1                               macrocell46   2643   4583  533574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533574p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532809  RISE       1
MODIN1_0/main_1                               macrocell47   2643   4583  533574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533702p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell38   1250   1250  529121  RISE       1
\UART_230400:BUART:tx_state_2\/main_5  macrocell37   3205   4455  533702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_load_fifo\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 533890p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_load_fifo\/q            macrocell41     1250   1250  529760  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3397   4647  533890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533989p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_last\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_last\/q          macrocell49   1250   1250  533989  RISE       1
\UART_230400:BUART:rx_state_2\/main_6  macrocell43   2918   4168  533989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell46   1250   1250  528360  RISE       1
MODIN1_1/main_3  macrocell46   2913   4163  533994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_status_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533994p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                              macrocell46   1250   1250  528360  RISE       1
\UART_230400:BUART:rx_status_3\/main_6  macrocell48   2913   4163  533994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 534114p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q         macrocell42   1250   1250  525695  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_3  macrocell41   2793   4043  534114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 534114p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q               macrocell42   1250   1250  525695  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_2  macrocell45   2793   4043  534114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell42   1250   1250  525695  RISE       1
\UART_230400:BUART:rx_state_0\/main_3  macrocell40   2791   4041  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell42   1250   1250  525695  RISE       1
\UART_230400:BUART:rx_state_3\/main_3  macrocell42   2791   4041  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell42   1250   1250  525695  RISE       1
\UART_230400:BUART:rx_state_2\/main_3  macrocell43   2791   4041  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q         macrocell43   1250   1250  525700  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_4  macrocell41   2790   4040  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q               macrocell43   1250   1250  525700  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_3  macrocell45   2790   4040  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell45         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell43   1250   1250  525700  RISE       1
\UART_230400:BUART:rx_state_0\/main_4  macrocell40   2786   4036  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell43   1250   1250  525700  RISE       1
\UART_230400:BUART:rx_state_3\/main_4  macrocell42   2786   4036  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell43   1250   1250  525700  RISE       1
\UART_230400:BUART:rx_state_2\/main_4  macrocell43   2786   4036  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 534292p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell47   1250   1250  528660  RISE       1
MODIN1_1/main_4  macrocell46   2615   3865  534292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 534292p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell47   1250   1250  528660  RISE       1
MODIN1_0/main_3  macrocell47   2615   3865  534292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_230400:BUART:rx_status_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 534292p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                              macrocell47   1250   1250  528660  RISE       1
\UART_230400:BUART:rx_status_3\/main_7  macrocell48   2615   3865  534292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:txn\/q
Path End       : \UART_230400:BUART:txn\/main_0
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 534607p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:txn\/q       macrocell34   1250   1250  534607  RISE       1
\UART_230400:BUART:txn\/main_0  macrocell34   2299   3549  534607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 534670p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell37   1250   1250  522780  RISE       1
\UART_230400:BUART:tx_state_2\/main_3  macrocell37   2236   3486  534670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 534670p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q      macrocell37   1250   1250  522780  RISE       1
\UART_230400:BUART:tx_bitclk\/main_3  macrocell38   2236   3486  534670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_status_3\/q
Path End       : \UART_230400:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 537003p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_status_3\/q       macrocell48    1250   1250  537003  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_3  statusicell2   2914   4164  537003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_115200:BUART:sRX:RxBitCounter\/clock
Path slack     : 1060809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17164
-------------------------------------   ----- 
End-of-path arrival time (ps)           17164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q            macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_counter_load\/main_3  macrocell17   8171   9421  1060809  RISE       1
\UART_115200:BUART:rx_counter_load\/q       macrocell17   3350  12771  1060809  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/load   count7cell    4393  17164  1060809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065822p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q                      macrocell51     1250   1250  1065822  RISE       1
\UART_115200:BUART:counter_load_not\/main_0           macrocell14     3795   5045  1065822  RISE       1
\UART_115200:BUART:counter_load_not\/q                macrocell14     3350   8395  1065822  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2926  11321  1065822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7865
-------------------------------------   ---- 
End-of-path arrival time (ps)           7865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q          macrocell60     1250   1250  1069458  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   6615   7865  1069458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069733p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q         macrocell55     1250   1250  1063238  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6340   7590  1069733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1069848p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9975
-------------------------------------   ---- 
End-of-path arrival time (ps)           9975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q        macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_status_3\/main_4  macrocell64   8725   9975  1069848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_115200:BUART:sTX:TxSts\/clock
Path slack     : 1070009p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12824
-------------------------------------   ----- 
End-of-path arrival time (ps)           12824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070009  RISE       1
\UART_115200:BUART:tx_status_0\/main_3                 macrocell15     3570   7150  1070009  RISE       1
\UART_115200:BUART:tx_status_0\/q                      macrocell15     3350  10500  1070009  RISE       1
\UART_115200:BUART:sTX:TxSts\/status_0                 statusicell3    2324  12824  1070009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1070050p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12784
-------------------------------------   ----- 
End-of-path arrival time (ps)           12784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1070050  RISE       1
\UART_115200:BUART:rx_status_4\/main_1                 macrocell19     2927   6507  1070050  RISE       1
\UART_115200:BUART:rx_status_4\/q                      macrocell19     3350   9857  1070050  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_4                 statusicell4    2927  12784  1070050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1070402p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9421
-------------------------------------   ---- 
End-of-path arrival time (ps)           9421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q         macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_4  macrocell57   8171   9421  1070402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070402p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9421
-------------------------------------   ---- 
End-of-path arrival time (ps)           9421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q               macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_3  macrocell61   8171   9421  1070402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071007p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q                macrocell56     1250   1250  1064376  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5066   6316  1071007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1071396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8428
-------------------------------------   ---- 
End-of-path arrival time (ps)           8428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q   macrocell60   1250   1250  1069458  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_2  macrocell57   7178   8428  1071396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1071412p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8412
-------------------------------------   ---- 
End-of-path arrival time (ps)           8412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1069458  RISE       1
\UART_115200:BUART:rx_status_3\/main_2  macrocell64   7162   8412  1071412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1071683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1071683  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_7       macrocell57   6200   8140  1071683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071784p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q                macrocell52     1250   1250  1067322  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4290   5540  1071784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_state_0\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1072013p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7810
-------------------------------------   ---- 
End-of-path arrival time (ps)           7810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell63   1250   1250  1068479  RISE       1
\UART_115200:BUART:rx_state_0\/main_7  macrocell56   6560   7810  1072013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067144  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5035   5225  1072098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1072231p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1063238  RISE       1
\UART_115200:BUART:rx_status_3\/main_0   macrocell64   6343   7593  1072231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_115200:BUART:tx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1072673p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070009  RISE       1
\UART_115200:BUART:tx_state_0\/main_3                  macrocell52     3570   7150  1072673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1072831p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1063238  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_0  macrocell57   5742   6992  1072831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072831p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q        macrocell55   1250   1250  1063238  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_0  macrocell61   5742   6992  1072831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1072917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_state_0\/main_4  macrocell56   5656   6906  1072917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1072917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_state_3\/main_4  macrocell58   5656   6906  1072917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_2\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1072917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_2\/q       macrocell59   1250   1250  1060809  RISE       1
\UART_115200:BUART:rx_state_2\/main_4  macrocell59   5656   6906  1072917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1072962p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q        macrocell56   1250   1250  1064376  RISE       1
\UART_115200:BUART:rx_status_3\/main_1  macrocell64   5612   6862  1072962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1073007p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073007  RISE       1
MODIN5_1/main_0                               macrocell62   4877   6817  1073007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073007p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073007  RISE       1
MODIN5_0/main_0                               macrocell63   4877   6817  1073007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_115200:BUART:txn\/main_3
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1073137p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073137  RISE       1
\UART_115200:BUART:txn\/main_3                macrocell50     2316   6686  1073137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1073186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073186  RISE       1
MODIN5_1/main_1                               macrocell62   4697   6637  1073186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073186  RISE       1
MODIN5_0/main_1                               macrocell63   4697   6637  1073186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_115200:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q                macrocell51     1250   1250  1065822  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   2882   4132  1073191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_0\/main_10
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1073340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1071683  RISE       1
\UART_115200:BUART:rx_state_0\/main_10        macrocell56   4544   6484  1073340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1073340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1071683  RISE       1
\UART_115200:BUART:rx_state_3\/main_7         macrocell58   4544   6484  1073340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_115200:BUART:rx_state_2\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1073340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1071683  RISE       1
\UART_115200:BUART:rx_state_2\/main_9         macrocell59   4544   6484  1073340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1073344p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073344  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_6       macrocell57   4539   6479  1073344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1073347p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073347  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_5       macrocell57   4536   6476  1073347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1073528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell63   1250   1250  1068479  RISE       1
MODIN5_1/main_4  macrocell62   5046   6296  1073528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell63   1250   1250  1068479  RISE       1
MODIN5_0/main_3  macrocell63   5046   6296  1073528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_115200:BUART:rx_status_3\/main_7
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1073528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell63   1250   1250  1068479  RISE       1
\UART_115200:BUART:rx_status_3\/main_7  macrocell64   5046   6296  1073528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell52   1250   1250  1067322  RISE       1
\UART_115200:BUART:tx_state_1\/main_1  macrocell51   4854   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell52   1250   1250  1067322  RISE       1
\UART_115200:BUART:tx_state_2\/main_1  macrocell53   4854   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q      macrocell52   1250   1250  1067322  RISE       1
\UART_115200:BUART:tx_bitclk\/main_1  macrocell54   4854   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1073970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q         macrocell56   1250   1250  1064376  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_1  macrocell57   4604   5854  1073970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073970p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q               macrocell56   1250   1250  1064376  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_1  macrocell61   4604   5854  1073970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_state_0\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell62   1250   1250  1070180  RISE       1
\UART_115200:BUART:rx_state_0\/main_6  macrocell56   4442   5692  1074131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_status_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1074448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q        macrocell58   1250   1250  1064870  RISE       1
\UART_115200:BUART:rx_status_3\/main_3  macrocell64   4126   5376  1074448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_115200:BUART:rx_load_fifo\/clock_0
Path slack     : 1074464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q         macrocell58   1250   1250  1064870  RISE       1
\UART_115200:BUART:rx_load_fifo\/main_3  macrocell57   4110   5360  1074464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q               macrocell58   1250   1250  1064870  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/main_2  macrocell61   4110   5360  1074464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_stop1_reg\/clock_0             macrocell61         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1074592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067144  RISE       1
\UART_115200:BUART:tx_state_1\/main_2               macrocell51     5041   5231  1074592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1074592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067144  RISE       1
\UART_115200:BUART:tx_state_2\/main_2               macrocell53     5041   5231  1074592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1074592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067144  RISE       1
\UART_115200:BUART:tx_bitclk\/main_2                macrocell54     5041   5231  1074592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:txn\/main_2
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1074674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q  macrocell52   1250   1250  1067322  RISE       1
\UART_115200:BUART:txn\/main_2    macrocell50   3899   5149  1074674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1074779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell51   1250   1250  1065822  RISE       1
\UART_115200:BUART:tx_state_0\/main_0  macrocell52   3795   5045  1074779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1074859p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell53   1250   1250  1065903  RISE       1
\UART_115200:BUART:tx_state_0\/main_4  macrocell52   3714   4964  1074859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_0\/main_9
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1074999p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073344  RISE       1
\UART_115200:BUART:rx_state_0\/main_9         macrocell56   2885   4825  1074999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1074999p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073344  RISE       1
\UART_115200:BUART:rx_state_3\/main_6         macrocell58   2885   4825  1074999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_115200:BUART:rx_state_2\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1074999p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073344  RISE       1
\UART_115200:BUART:rx_state_2\/main_8         macrocell59   2885   4825  1074999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_0\/main_8
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075001p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073347  RISE       1
\UART_115200:BUART:rx_state_0\/main_8         macrocell56   2883   4823  1075001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_3\/main_5
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075001p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073347  RISE       1
\UART_115200:BUART:rx_state_3\/main_5         macrocell58   2883   4823  1075001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_115200:BUART:rx_state_2\/main_7
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075001p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073347  RISE       1
\UART_115200:BUART:rx_state_2\/main_7         macrocell59   2883   4823  1075001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1075074p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell54   1250   1250  1075074  RISE       1
\UART_115200:BUART:tx_state_0\/main_5  macrocell52   3499   4749  1075074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075251p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073007  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_0   macrocell60   2632   4572  1075251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1075341p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1069458  RISE       1
\UART_115200:BUART:rx_state_0\/main_2   macrocell56   3232   4482  1075341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1075341p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1069458  RISE       1
\UART_115200:BUART:rx_state_3\/main_2   macrocell58   3232   4482  1075341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_bitclk_enable\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_2
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075341p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  1069458  RISE       1
\UART_115200:BUART:rx_state_2\/main_2   macrocell59   3232   4482  1075341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073186  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_1   macrocell60   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_115200:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_115200:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075577p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075577  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/main_2   macrocell60   2306   4246  1075577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_bitclk_enable\/clock_0               macrocell60         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_6
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_last\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_last\/q          macrocell65   1250   1250  1075637  RISE       1
\UART_115200:BUART:rx_state_2\/main_6  macrocell59   2936   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell51   1250   1250  1065822  RISE       1
\UART_115200:BUART:tx_state_1\/main_0  macrocell51   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q       macrocell51   1250   1250  1065822  RISE       1
\UART_115200:BUART:tx_state_2\/main_0  macrocell53   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q      macrocell51   1250   1250  1065822  RISE       1
\UART_115200:BUART:tx_bitclk\/main_0  macrocell54   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_1\/q
Path End       : \UART_115200:BUART:txn\/main_1
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075700p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_1\/q  macrocell51   1250   1250  1065822  RISE       1
\UART_115200:BUART:txn\/main_1    macrocell50   2873   4123  1075700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:txn\/main_4
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q  macrocell53   1250   1250  1065903  RISE       1
\UART_115200:BUART:txn\/main_4    macrocell50   2813   4063  1075760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell53   1250   1250  1065903  RISE       1
\UART_115200:BUART:tx_state_1\/main_3  macrocell51   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q       macrocell53   1250   1250  1065903  RISE       1
\UART_115200:BUART:tx_state_2\/main_3  macrocell53   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_2\/q
Path End       : \UART_115200:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_115200:BUART:tx_bitclk\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_2\/q      macrocell53   1250   1250  1065903  RISE       1
\UART_115200:BUART:tx_bitclk\/main_3  macrocell54   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell62   1250   1250  1070180  RISE       1
MODIN5_1/main_3  macrocell62   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_115200:BUART:rx_status_3\/main_6
Capture Clock  : \UART_115200:BUART:rx_status_3\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                              macrocell62   1250   1250  1070180  RISE       1
\UART_115200:BUART:rx_status_3\/main_6  macrocell64   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:txn\/main_5
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075783  RISE       1
\UART_115200:BUART:txn\/main_5                      macrocell50     3851   4041  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_1\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075783  RISE       1
\UART_115200:BUART:tx_state_1\/main_4               macrocell51     3836   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_115200:BUART:tx_state_2\/main_4
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1075783  RISE       1
\UART_115200:BUART:tx_state_2\/main_4               macrocell53     3836   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_1\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_1\/clock_0
Path slack     : 1075990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell54   1250   1250  1075074  RISE       1
\UART_115200:BUART:tx_state_1\/main_5  macrocell51   2584   3834  1075990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_1\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:tx_state_2\/main_5
Capture Clock  : \UART_115200:BUART:tx_state_2\/clock_0
Path slack     : 1075990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q        macrocell54   1250   1250  1075074  RISE       1
\UART_115200:BUART:tx_state_2\/main_5  macrocell53   2584   3834  1075990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_bitclk\/q
Path End       : \UART_115200:BUART:txn\/main_6
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_bitclk\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_bitclk\/q  macrocell54   1250   1250  1075074  RISE       1
\UART_115200:BUART:txn\/main_6   macrocell50   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_115200:BUART:tx_state_0\/main_2
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1076101p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067144  RISE       1
\UART_115200:BUART:tx_state_0\/main_2               macrocell52     3533   3723  1076101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell56   1250   1250  1064376  RISE       1
\UART_115200:BUART:rx_state_0\/main_1  macrocell56   2303   3553  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell56   1250   1250  1064376  RISE       1
\UART_115200:BUART:rx_state_3\/main_1  macrocell58   2303   3553  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_0\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_1
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_0\/q       macrocell56   1250   1250  1064376  RISE       1
\UART_115200:BUART:rx_state_2\/main_1  macrocell59   2303   3553  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell58   1250   1250  1064870  RISE       1
\UART_115200:BUART:rx_state_0\/main_3  macrocell56   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell58   1250   1250  1064870  RISE       1
\UART_115200:BUART:rx_state_3\/main_3  macrocell58   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_state_3\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_3
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_state_3\/q       macrocell58   1250   1250  1064870  RISE       1
\UART_115200:BUART:rx_state_2\/main_3  macrocell59   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_state_0\/q
Path End       : \UART_115200:BUART:tx_state_0\/main_1
Capture Clock  : \UART_115200:BUART:tx_state_0\/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_state_0\/q       macrocell52   1250   1250  1067322  RISE       1
\UART_115200:BUART:tx_state_0\/main_1  macrocell52   2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:txn\/q
Path End       : \UART_115200:BUART:txn\/main_0
Capture Clock  : \UART_115200:BUART:txn\/clock_0
Path slack     : 1076281p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:txn\/q       macrocell50   1250   1250  1076281  RISE       1
\UART_115200:BUART:txn\/main_0  macrocell50   2292   3542  1076281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_0\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_0\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1063238  RISE       1
\UART_115200:BUART:rx_state_0\/main_0    macrocell56   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_3\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_3\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1063238  RISE       1
\UART_115200:BUART:rx_state_3\/main_0    macrocell58   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_3\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_115200:BUART:rx_state_2\/main_0
Capture Clock  : \UART_115200:BUART:rx_state_2\/clock_0
Path slack     : 1076288p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:tx_ctrl_mark_last\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_115200:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  1063238  RISE       1
\UART_115200:BUART:rx_state_2\/main_0    macrocell59   2285   3535  1076288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_state_2\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_load_fifo\/q
Path End       : \UART_115200:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_115200:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076308p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_load_fifo\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_load_fifo\/q            macrocell57     1250   1250  1071899  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2645   3895  1076308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_115200:BUART:rx_status_3\/q
Path End       : \UART_115200:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_115200:BUART:sRX:RxSts\/clock
Path slack     : 1079277p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_115200_IntClock:R#1 vs. UART_115200_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:rx_status_3\/clock_0                    macrocell64         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_115200:BUART:rx_status_3\/q       macrocell64    1250   1250  1079277  RISE       1
\UART_115200:BUART:sRX:RxSts\/status_3  statusicell4   2306   3556  1079277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_115200:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

