// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Tue May  2 01:57:16 2023
// Host        : PC-ALESSANDRO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/Files/Test_benches/MCDMA_TB/MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleRxMCDMA_0_0/tb_SimpleRxMCDMA_0_0_sim_netlist.v
// Design      : tb_SimpleRxMCDMA_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcku025-ffva1156-1-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "tb_SimpleRxMCDMA_0_0,SimpleRxMCDMA,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "SimpleRxMCDMA,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module tb_SimpleRxMCDMA_0_0
   (s_axi_s_axi_ctrl_AWADDR,
    s_axi_s_axi_ctrl_AWVALID,
    s_axi_s_axi_ctrl_AWREADY,
    s_axi_s_axi_ctrl_WDATA,
    s_axi_s_axi_ctrl_WSTRB,
    s_axi_s_axi_ctrl_WVALID,
    s_axi_s_axi_ctrl_WREADY,
    s_axi_s_axi_ctrl_BRESP,
    s_axi_s_axi_ctrl_BVALID,
    s_axi_s_axi_ctrl_BREADY,
    s_axi_s_axi_ctrl_ARADDR,
    s_axi_s_axi_ctrl_ARVALID,
    s_axi_s_axi_ctrl_ARREADY,
    s_axi_s_axi_ctrl_RDATA,
    s_axi_s_axi_ctrl_RRESP,
    s_axi_s_axi_ctrl_RVALID,
    s_axi_s_axi_ctrl_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_mem_AWID,
    m_axi_mem_AWADDR,
    m_axi_mem_AWLEN,
    m_axi_mem_AWSIZE,
    m_axi_mem_AWBURST,
    m_axi_mem_AWLOCK,
    m_axi_mem_AWREGION,
    m_axi_mem_AWCACHE,
    m_axi_mem_AWPROT,
    m_axi_mem_AWQOS,
    m_axi_mem_AWVALID,
    m_axi_mem_AWREADY,
    m_axi_mem_WID,
    m_axi_mem_WDATA,
    m_axi_mem_WSTRB,
    m_axi_mem_WLAST,
    m_axi_mem_WVALID,
    m_axi_mem_WREADY,
    m_axi_mem_BID,
    m_axi_mem_BRESP,
    m_axi_mem_BVALID,
    m_axi_mem_BREADY,
    m_axi_mem_ARID,
    m_axi_mem_ARADDR,
    m_axi_mem_ARLEN,
    m_axi_mem_ARSIZE,
    m_axi_mem_ARBURST,
    m_axi_mem_ARLOCK,
    m_axi_mem_ARREGION,
    m_axi_mem_ARCACHE,
    m_axi_mem_ARPROT,
    m_axi_mem_ARQOS,
    m_axi_mem_ARVALID,
    m_axi_mem_ARREADY,
    m_axi_mem_RID,
    m_axi_mem_RDATA,
    m_axi_mem_RRESP,
    m_axi_mem_RLAST,
    m_axi_mem_RVALID,
    m_axi_mem_RREADY,
    RX_stream_TVALID,
    RX_stream_TREADY,
    RX_stream_TDATA,
    RX_stream_TDEST,
    RX_stream_TKEEP,
    RX_stream_TSTRB,
    RX_stream_TLAST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl AWADDR" *) input [6:0]s_axi_s_axi_ctrl_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl AWVALID" *) input s_axi_s_axi_ctrl_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl AWREADY" *) output s_axi_s_axi_ctrl_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl WDATA" *) input [31:0]s_axi_s_axi_ctrl_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl WSTRB" *) input [3:0]s_axi_s_axi_ctrl_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl WVALID" *) input s_axi_s_axi_ctrl_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl WREADY" *) output s_axi_s_axi_ctrl_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl BRESP" *) output [1:0]s_axi_s_axi_ctrl_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl BVALID" *) output s_axi_s_axi_ctrl_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl BREADY" *) input s_axi_s_axi_ctrl_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl ARADDR" *) input [6:0]s_axi_s_axi_ctrl_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl ARVALID" *) input s_axi_s_axi_ctrl_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl ARREADY" *) output s_axi_s_axi_ctrl_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl RDATA" *) output [31:0]s_axi_s_axi_ctrl_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl RRESP" *) output [1:0]s_axi_s_axi_ctrl_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl RVALID" *) output s_axi_s_axi_ctrl_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_s_axi_ctrl RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_s_axi_ctrl, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN tb_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_s_axi_ctrl_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_s_axi_ctrl:m_axi_mem:RX_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN tb_clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWID" *) output [0:0]m_axi_mem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWADDR" *) output [31:0]m_axi_mem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWLEN" *) output [7:0]m_axi_mem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWSIZE" *) output [2:0]m_axi_mem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWBURST" *) output [1:0]m_axi_mem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWLOCK" *) output [1:0]m_axi_mem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWREGION" *) output [3:0]m_axi_mem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWCACHE" *) output [3:0]m_axi_mem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWPROT" *) output [2:0]m_axi_mem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWQOS" *) output [3:0]m_axi_mem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWVALID" *) output m_axi_mem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem AWREADY" *) input m_axi_mem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem WID" *) output [0:0]m_axi_mem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem WDATA" *) output [31:0]m_axi_mem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem WSTRB" *) output [3:0]m_axi_mem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem WLAST" *) output m_axi_mem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem WVALID" *) output m_axi_mem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem WREADY" *) input m_axi_mem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem BID" *) input [0:0]m_axi_mem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem BRESP" *) input [1:0]m_axi_mem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem BVALID" *) input m_axi_mem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem BREADY" *) output m_axi_mem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARID" *) output [0:0]m_axi_mem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARADDR" *) output [31:0]m_axi_mem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARLEN" *) output [7:0]m_axi_mem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARSIZE" *) output [2:0]m_axi_mem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARBURST" *) output [1:0]m_axi_mem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARLOCK" *) output [1:0]m_axi_mem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARREGION" *) output [3:0]m_axi_mem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARCACHE" *) output [3:0]m_axi_mem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARPROT" *) output [2:0]m_axi_mem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARQOS" *) output [3:0]m_axi_mem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARVALID" *) output m_axi_mem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem ARREADY" *) input m_axi_mem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem RID" *) input [0:0]m_axi_mem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem RDATA" *) input [31:0]m_axi_mem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem RRESP" *) input [1:0]m_axi_mem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem RLAST" *) input m_axi_mem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem RVALID" *) input m_axi_mem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_mem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 128, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN tb_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_mem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 RX_stream TVALID" *) input RX_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 RX_stream TREADY" *) output RX_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 RX_stream TDATA" *) input [31:0]RX_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 RX_stream TDEST" *) input [1:0]RX_stream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 RX_stream TKEEP" *) input [3:0]RX_stream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 RX_stream TSTRB" *) input [3:0]RX_stream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 RX_stream TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RX_stream, TDATA_NUM_BYTES 4, TDEST_WIDTH 2, TUSER_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN tb_clk_wiz_0_clk_out1, INSERT_VIP 0" *) input [0:0]RX_stream_TLAST;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]RX_stream_TDATA;
  wire [1:0]RX_stream_TDEST;
  wire [3:0]RX_stream_TKEEP;
  wire [0:0]RX_stream_TLAST;
  wire RX_stream_TREADY;
  wire RX_stream_TVALID;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_mem_AWADDR ;
  wire [6:0]\^m_axi_mem_AWLEN ;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_AWVALID;
  wire m_axi_mem_BREADY;
  wire m_axi_mem_BVALID;
  wire m_axi_mem_RREADY;
  wire m_axi_mem_RVALID;
  wire [31:0]m_axi_mem_WDATA;
  wire m_axi_mem_WLAST;
  wire m_axi_mem_WREADY;
  wire [3:0]m_axi_mem_WSTRB;
  wire m_axi_mem_WVALID;
  wire [6:0]s_axi_s_axi_ctrl_ARADDR;
  wire s_axi_s_axi_ctrl_ARREADY;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_s_axi_ctrl_AWADDR;
  wire s_axi_s_axi_ctrl_AWREADY;
  wire s_axi_s_axi_ctrl_AWVALID;
  wire s_axi_s_axi_ctrl_BREADY;
  wire s_axi_s_axi_ctrl_BVALID;
  wire [31:0]s_axi_s_axi_ctrl_RDATA;
  wire s_axi_s_axi_ctrl_RREADY;
  wire s_axi_s_axi_ctrl_RVALID;
  wire [31:0]s_axi_s_axi_ctrl_WDATA;
  wire s_axi_s_axi_ctrl_WREADY;
  wire [3:0]s_axi_s_axi_ctrl_WSTRB;
  wire s_axi_s_axi_ctrl_WVALID;
  wire NLW_inst_m_axi_mem_ARVALID_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_mem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_mem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mem_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_mem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_mem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_mem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_mem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_mem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_mem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mem_AWID_UNCONNECTED;
  wire [7:7]NLW_inst_m_axi_mem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_mem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_mem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_mem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_mem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_s_axi_ctrl_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_s_axi_ctrl_RRESP_UNCONNECTED;

  assign m_axi_mem_ARADDR[31] = \<const0> ;
  assign m_axi_mem_ARADDR[30] = \<const0> ;
  assign m_axi_mem_ARADDR[29] = \<const0> ;
  assign m_axi_mem_ARADDR[28] = \<const0> ;
  assign m_axi_mem_ARADDR[27] = \<const0> ;
  assign m_axi_mem_ARADDR[26] = \<const0> ;
  assign m_axi_mem_ARADDR[25] = \<const0> ;
  assign m_axi_mem_ARADDR[24] = \<const0> ;
  assign m_axi_mem_ARADDR[23] = \<const0> ;
  assign m_axi_mem_ARADDR[22] = \<const0> ;
  assign m_axi_mem_ARADDR[21] = \<const0> ;
  assign m_axi_mem_ARADDR[20] = \<const0> ;
  assign m_axi_mem_ARADDR[19] = \<const0> ;
  assign m_axi_mem_ARADDR[18] = \<const0> ;
  assign m_axi_mem_ARADDR[17] = \<const0> ;
  assign m_axi_mem_ARADDR[16] = \<const0> ;
  assign m_axi_mem_ARADDR[15] = \<const0> ;
  assign m_axi_mem_ARADDR[14] = \<const0> ;
  assign m_axi_mem_ARADDR[13] = \<const0> ;
  assign m_axi_mem_ARADDR[12] = \<const0> ;
  assign m_axi_mem_ARADDR[11] = \<const0> ;
  assign m_axi_mem_ARADDR[10] = \<const0> ;
  assign m_axi_mem_ARADDR[9] = \<const0> ;
  assign m_axi_mem_ARADDR[8] = \<const0> ;
  assign m_axi_mem_ARADDR[7] = \<const0> ;
  assign m_axi_mem_ARADDR[6] = \<const0> ;
  assign m_axi_mem_ARADDR[5] = \<const0> ;
  assign m_axi_mem_ARADDR[4] = \<const0> ;
  assign m_axi_mem_ARADDR[3] = \<const0> ;
  assign m_axi_mem_ARADDR[2] = \<const0> ;
  assign m_axi_mem_ARADDR[1] = \<const0> ;
  assign m_axi_mem_ARADDR[0] = \<const0> ;
  assign m_axi_mem_ARBURST[1] = \<const0> ;
  assign m_axi_mem_ARBURST[0] = \<const1> ;
  assign m_axi_mem_ARCACHE[3] = \<const0> ;
  assign m_axi_mem_ARCACHE[2] = \<const0> ;
  assign m_axi_mem_ARCACHE[1] = \<const1> ;
  assign m_axi_mem_ARCACHE[0] = \<const1> ;
  assign m_axi_mem_ARID[0] = \<const0> ;
  assign m_axi_mem_ARLEN[7] = \<const0> ;
  assign m_axi_mem_ARLEN[6] = \<const0> ;
  assign m_axi_mem_ARLEN[5] = \<const0> ;
  assign m_axi_mem_ARLEN[4] = \<const0> ;
  assign m_axi_mem_ARLEN[3] = \<const0> ;
  assign m_axi_mem_ARLEN[2] = \<const0> ;
  assign m_axi_mem_ARLEN[1] = \<const0> ;
  assign m_axi_mem_ARLEN[0] = \<const0> ;
  assign m_axi_mem_ARLOCK[1] = \<const0> ;
  assign m_axi_mem_ARLOCK[0] = \<const0> ;
  assign m_axi_mem_ARPROT[2] = \<const0> ;
  assign m_axi_mem_ARPROT[1] = \<const0> ;
  assign m_axi_mem_ARPROT[0] = \<const0> ;
  assign m_axi_mem_ARQOS[3] = \<const0> ;
  assign m_axi_mem_ARQOS[2] = \<const0> ;
  assign m_axi_mem_ARQOS[1] = \<const0> ;
  assign m_axi_mem_ARQOS[0] = \<const0> ;
  assign m_axi_mem_ARREGION[3] = \<const0> ;
  assign m_axi_mem_ARREGION[2] = \<const0> ;
  assign m_axi_mem_ARREGION[1] = \<const0> ;
  assign m_axi_mem_ARREGION[0] = \<const0> ;
  assign m_axi_mem_ARSIZE[2] = \<const0> ;
  assign m_axi_mem_ARSIZE[1] = \<const1> ;
  assign m_axi_mem_ARSIZE[0] = \<const0> ;
  assign m_axi_mem_ARVALID = \<const0> ;
  assign m_axi_mem_AWADDR[31:2] = \^m_axi_mem_AWADDR [31:2];
  assign m_axi_mem_AWADDR[1] = \<const0> ;
  assign m_axi_mem_AWADDR[0] = \<const0> ;
  assign m_axi_mem_AWBURST[1] = \<const0> ;
  assign m_axi_mem_AWBURST[0] = \<const1> ;
  assign m_axi_mem_AWCACHE[3] = \<const0> ;
  assign m_axi_mem_AWCACHE[2] = \<const0> ;
  assign m_axi_mem_AWCACHE[1] = \<const1> ;
  assign m_axi_mem_AWCACHE[0] = \<const1> ;
  assign m_axi_mem_AWID[0] = \<const0> ;
  assign m_axi_mem_AWLEN[7] = \<const0> ;
  assign m_axi_mem_AWLEN[6:0] = \^m_axi_mem_AWLEN [6:0];
  assign m_axi_mem_AWLOCK[1] = \<const0> ;
  assign m_axi_mem_AWLOCK[0] = \<const0> ;
  assign m_axi_mem_AWPROT[2] = \<const0> ;
  assign m_axi_mem_AWPROT[1] = \<const0> ;
  assign m_axi_mem_AWPROT[0] = \<const0> ;
  assign m_axi_mem_AWQOS[3] = \<const0> ;
  assign m_axi_mem_AWQOS[2] = \<const0> ;
  assign m_axi_mem_AWQOS[1] = \<const0> ;
  assign m_axi_mem_AWQOS[0] = \<const0> ;
  assign m_axi_mem_AWREGION[3] = \<const0> ;
  assign m_axi_mem_AWREGION[2] = \<const0> ;
  assign m_axi_mem_AWREGION[1] = \<const0> ;
  assign m_axi_mem_AWREGION[0] = \<const0> ;
  assign m_axi_mem_AWSIZE[2] = \<const0> ;
  assign m_axi_mem_AWSIZE[1] = \<const1> ;
  assign m_axi_mem_AWSIZE[0] = \<const0> ;
  assign m_axi_mem_WID[0] = \<const0> ;
  assign s_axi_s_axi_ctrl_BRESP[1] = \<const0> ;
  assign s_axi_s_axi_ctrl_BRESP[0] = \<const0> ;
  assign s_axi_s_axi_ctrl_RRESP[1] = \<const0> ;
  assign s_axi_s_axi_ctrl_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_MEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_MEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_MEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_MEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_MEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_MEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_MEM_TARGET_ADDR = "0" *) 
  (* C_M_AXI_MEM_USER_VALUE = "0" *) 
  (* C_M_AXI_MEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_MEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_S_AXI_CTRL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "21'b000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "21'b000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "21'b000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "21'b000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "21'b000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "21'b000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "21'b000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "21'b000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "21'b000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "21'b000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "21'b001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "21'b000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "21'b010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "21'b100000000000000000000" *) 
  (* ap_ST_fsm_state3 = "21'b000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "21'b000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "21'b000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "21'b000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "21'b000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "21'b000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "21'b000000000000100000000" *) 
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA inst
       (.RX_stream_TDATA(RX_stream_TDATA),
        .RX_stream_TDEST(RX_stream_TDEST),
        .RX_stream_TKEEP(RX_stream_TKEEP),
        .RX_stream_TLAST(RX_stream_TLAST),
        .RX_stream_TREADY(RX_stream_TREADY),
        .RX_stream_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .RX_stream_TVALID(RX_stream_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_mem_ARADDR(NLW_inst_m_axi_mem_ARADDR_UNCONNECTED[31:0]),
        .m_axi_mem_ARBURST(NLW_inst_m_axi_mem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_mem_ARCACHE(NLW_inst_m_axi_mem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_mem_ARID(NLW_inst_m_axi_mem_ARID_UNCONNECTED[0]),
        .m_axi_mem_ARLEN(NLW_inst_m_axi_mem_ARLEN_UNCONNECTED[7:0]),
        .m_axi_mem_ARLOCK(NLW_inst_m_axi_mem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_mem_ARPROT(NLW_inst_m_axi_mem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_mem_ARQOS(NLW_inst_m_axi_mem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_mem_ARREADY(1'b0),
        .m_axi_mem_ARREGION(NLW_inst_m_axi_mem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_mem_ARSIZE(NLW_inst_m_axi_mem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_mem_ARUSER(NLW_inst_m_axi_mem_ARUSER_UNCONNECTED[0]),
        .m_axi_mem_ARVALID(NLW_inst_m_axi_mem_ARVALID_UNCONNECTED),
        .m_axi_mem_AWADDR({\^m_axi_mem_AWADDR ,NLW_inst_m_axi_mem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_mem_AWBURST(NLW_inst_m_axi_mem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_mem_AWCACHE(NLW_inst_m_axi_mem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_mem_AWID(NLW_inst_m_axi_mem_AWID_UNCONNECTED[0]),
        .m_axi_mem_AWLEN({NLW_inst_m_axi_mem_AWLEN_UNCONNECTED[7],\^m_axi_mem_AWLEN }),
        .m_axi_mem_AWLOCK(NLW_inst_m_axi_mem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_mem_AWPROT(NLW_inst_m_axi_mem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_mem_AWQOS(NLW_inst_m_axi_mem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_mem_AWREADY(m_axi_mem_AWREADY),
        .m_axi_mem_AWREGION(NLW_inst_m_axi_mem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_mem_AWSIZE(NLW_inst_m_axi_mem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_mem_AWUSER(NLW_inst_m_axi_mem_AWUSER_UNCONNECTED[0]),
        .m_axi_mem_AWVALID(m_axi_mem_AWVALID),
        .m_axi_mem_BID(1'b0),
        .m_axi_mem_BREADY(m_axi_mem_BREADY),
        .m_axi_mem_BRESP({1'b0,1'b0}),
        .m_axi_mem_BUSER(1'b0),
        .m_axi_mem_BVALID(m_axi_mem_BVALID),
        .m_axi_mem_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_mem_RID(1'b0),
        .m_axi_mem_RLAST(1'b0),
        .m_axi_mem_RREADY(m_axi_mem_RREADY),
        .m_axi_mem_RRESP({1'b0,1'b0}),
        .m_axi_mem_RUSER(1'b0),
        .m_axi_mem_RVALID(m_axi_mem_RVALID),
        .m_axi_mem_WDATA(m_axi_mem_WDATA),
        .m_axi_mem_WID(NLW_inst_m_axi_mem_WID_UNCONNECTED[0]),
        .m_axi_mem_WLAST(m_axi_mem_WLAST),
        .m_axi_mem_WREADY(m_axi_mem_WREADY),
        .m_axi_mem_WSTRB(m_axi_mem_WSTRB),
        .m_axi_mem_WUSER(NLW_inst_m_axi_mem_WUSER_UNCONNECTED[0]),
        .m_axi_mem_WVALID(m_axi_mem_WVALID),
        .s_axi_s_axi_ctrl_ARADDR(s_axi_s_axi_ctrl_ARADDR),
        .s_axi_s_axi_ctrl_ARREADY(s_axi_s_axi_ctrl_ARREADY),
        .s_axi_s_axi_ctrl_ARVALID(s_axi_s_axi_ctrl_ARVALID),
        .s_axi_s_axi_ctrl_AWADDR(s_axi_s_axi_ctrl_AWADDR),
        .s_axi_s_axi_ctrl_AWREADY(s_axi_s_axi_ctrl_AWREADY),
        .s_axi_s_axi_ctrl_AWVALID(s_axi_s_axi_ctrl_AWVALID),
        .s_axi_s_axi_ctrl_BREADY(s_axi_s_axi_ctrl_BREADY),
        .s_axi_s_axi_ctrl_BRESP(NLW_inst_s_axi_s_axi_ctrl_BRESP_UNCONNECTED[1:0]),
        .s_axi_s_axi_ctrl_BVALID(s_axi_s_axi_ctrl_BVALID),
        .s_axi_s_axi_ctrl_RDATA(s_axi_s_axi_ctrl_RDATA),
        .s_axi_s_axi_ctrl_RREADY(s_axi_s_axi_ctrl_RREADY),
        .s_axi_s_axi_ctrl_RRESP(NLW_inst_s_axi_s_axi_ctrl_RRESP_UNCONNECTED[1:0]),
        .s_axi_s_axi_ctrl_RVALID(s_axi_s_axi_ctrl_RVALID),
        .s_axi_s_axi_ctrl_WDATA(s_axi_s_axi_ctrl_WDATA),
        .s_axi_s_axi_ctrl_WREADY(s_axi_s_axi_ctrl_WREADY),
        .s_axi_s_axi_ctrl_WSTRB(s_axi_s_axi_ctrl_WSTRB),
        .s_axi_s_axi_ctrl_WVALID(s_axi_s_axi_ctrl_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_MEM_ADDR_WIDTH = "32" *) (* C_M_AXI_MEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_MEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_MEM_BUSER_WIDTH = "1" *) (* C_M_AXI_MEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_MEM_DATA_WIDTH = "32" *) (* C_M_AXI_MEM_ID_WIDTH = "1" *) (* C_M_AXI_MEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_MEM_RUSER_WIDTH = "1" *) (* C_M_AXI_MEM_TARGET_ADDR = "0" *) (* C_M_AXI_MEM_USER_VALUE = "0" *) 
(* C_M_AXI_MEM_WSTRB_WIDTH = "4" *) (* C_M_AXI_MEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_S_AXI_CTRL_ADDR_WIDTH = "7" *) (* C_S_AXI_S_AXI_CTRL_DATA_WIDTH = "32" *) 
(* C_S_AXI_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "SimpleRxMCDMA" *) 
(* ap_ST_fsm_state1 = "21'b000000000000000000001" *) (* ap_ST_fsm_state10 = "21'b000000000001000000000" *) (* ap_ST_fsm_state11 = "21'b000000000010000000000" *) 
(* ap_ST_fsm_state12 = "21'b000000000100000000000" *) (* ap_ST_fsm_state13 = "21'b000000001000000000000" *) (* ap_ST_fsm_state14 = "21'b000000010000000000000" *) 
(* ap_ST_fsm_state15 = "21'b000000100000000000000" *) (* ap_ST_fsm_state16 = "21'b000001000000000000000" *) (* ap_ST_fsm_state17 = "21'b000010000000000000000" *) 
(* ap_ST_fsm_state18 = "21'b000100000000000000000" *) (* ap_ST_fsm_state19 = "21'b001000000000000000000" *) (* ap_ST_fsm_state2 = "21'b000000000000000000010" *) 
(* ap_ST_fsm_state20 = "21'b010000000000000000000" *) (* ap_ST_fsm_state21 = "21'b100000000000000000000" *) (* ap_ST_fsm_state3 = "21'b000000000000000000100" *) 
(* ap_ST_fsm_state4 = "21'b000000000000000001000" *) (* ap_ST_fsm_state5 = "21'b000000000000000010000" *) (* ap_ST_fsm_state6 = "21'b000000000000000100000" *) 
(* ap_ST_fsm_state7 = "21'b000000000000001000000" *) (* ap_ST_fsm_state8 = "21'b000000000000010000000" *) (* ap_ST_fsm_state9 = "21'b000000000000100000000" *) 
(* hls_module = "yes" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA
   (ap_clk,
    ap_rst_n,
    m_axi_mem_AWVALID,
    m_axi_mem_AWREADY,
    m_axi_mem_AWADDR,
    m_axi_mem_AWID,
    m_axi_mem_AWLEN,
    m_axi_mem_AWSIZE,
    m_axi_mem_AWBURST,
    m_axi_mem_AWLOCK,
    m_axi_mem_AWCACHE,
    m_axi_mem_AWPROT,
    m_axi_mem_AWQOS,
    m_axi_mem_AWREGION,
    m_axi_mem_AWUSER,
    m_axi_mem_WVALID,
    m_axi_mem_WREADY,
    m_axi_mem_WDATA,
    m_axi_mem_WSTRB,
    m_axi_mem_WLAST,
    m_axi_mem_WID,
    m_axi_mem_WUSER,
    m_axi_mem_ARVALID,
    m_axi_mem_ARREADY,
    m_axi_mem_ARADDR,
    m_axi_mem_ARID,
    m_axi_mem_ARLEN,
    m_axi_mem_ARSIZE,
    m_axi_mem_ARBURST,
    m_axi_mem_ARLOCK,
    m_axi_mem_ARCACHE,
    m_axi_mem_ARPROT,
    m_axi_mem_ARQOS,
    m_axi_mem_ARREGION,
    m_axi_mem_ARUSER,
    m_axi_mem_RVALID,
    m_axi_mem_RREADY,
    m_axi_mem_RDATA,
    m_axi_mem_RLAST,
    m_axi_mem_RID,
    m_axi_mem_RUSER,
    m_axi_mem_RRESP,
    m_axi_mem_BVALID,
    m_axi_mem_BREADY,
    m_axi_mem_BRESP,
    m_axi_mem_BID,
    m_axi_mem_BUSER,
    RX_stream_TDATA,
    RX_stream_TVALID,
    RX_stream_TREADY,
    RX_stream_TKEEP,
    RX_stream_TSTRB,
    RX_stream_TLAST,
    RX_stream_TDEST,
    s_axi_s_axi_ctrl_AWVALID,
    s_axi_s_axi_ctrl_AWREADY,
    s_axi_s_axi_ctrl_AWADDR,
    s_axi_s_axi_ctrl_WVALID,
    s_axi_s_axi_ctrl_WREADY,
    s_axi_s_axi_ctrl_WDATA,
    s_axi_s_axi_ctrl_WSTRB,
    s_axi_s_axi_ctrl_ARVALID,
    s_axi_s_axi_ctrl_ARREADY,
    s_axi_s_axi_ctrl_ARADDR,
    s_axi_s_axi_ctrl_RVALID,
    s_axi_s_axi_ctrl_RREADY,
    s_axi_s_axi_ctrl_RDATA,
    s_axi_s_axi_ctrl_RRESP,
    s_axi_s_axi_ctrl_BVALID,
    s_axi_s_axi_ctrl_BREADY,
    s_axi_s_axi_ctrl_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_mem_AWVALID;
  input m_axi_mem_AWREADY;
  output [31:0]m_axi_mem_AWADDR;
  output [0:0]m_axi_mem_AWID;
  output [7:0]m_axi_mem_AWLEN;
  output [2:0]m_axi_mem_AWSIZE;
  output [1:0]m_axi_mem_AWBURST;
  output [1:0]m_axi_mem_AWLOCK;
  output [3:0]m_axi_mem_AWCACHE;
  output [2:0]m_axi_mem_AWPROT;
  output [3:0]m_axi_mem_AWQOS;
  output [3:0]m_axi_mem_AWREGION;
  output [0:0]m_axi_mem_AWUSER;
  output m_axi_mem_WVALID;
  input m_axi_mem_WREADY;
  output [31:0]m_axi_mem_WDATA;
  output [3:0]m_axi_mem_WSTRB;
  output m_axi_mem_WLAST;
  output [0:0]m_axi_mem_WID;
  output [0:0]m_axi_mem_WUSER;
  output m_axi_mem_ARVALID;
  input m_axi_mem_ARREADY;
  output [31:0]m_axi_mem_ARADDR;
  output [0:0]m_axi_mem_ARID;
  output [7:0]m_axi_mem_ARLEN;
  output [2:0]m_axi_mem_ARSIZE;
  output [1:0]m_axi_mem_ARBURST;
  output [1:0]m_axi_mem_ARLOCK;
  output [3:0]m_axi_mem_ARCACHE;
  output [2:0]m_axi_mem_ARPROT;
  output [3:0]m_axi_mem_ARQOS;
  output [3:0]m_axi_mem_ARREGION;
  output [0:0]m_axi_mem_ARUSER;
  input m_axi_mem_RVALID;
  output m_axi_mem_RREADY;
  input [31:0]m_axi_mem_RDATA;
  input m_axi_mem_RLAST;
  input [0:0]m_axi_mem_RID;
  input [0:0]m_axi_mem_RUSER;
  input [1:0]m_axi_mem_RRESP;
  input m_axi_mem_BVALID;
  output m_axi_mem_BREADY;
  input [1:0]m_axi_mem_BRESP;
  input [0:0]m_axi_mem_BID;
  input [0:0]m_axi_mem_BUSER;
  input [31:0]RX_stream_TDATA;
  input RX_stream_TVALID;
  output RX_stream_TREADY;
  input [3:0]RX_stream_TKEEP;
  input [3:0]RX_stream_TSTRB;
  input [0:0]RX_stream_TLAST;
  input [1:0]RX_stream_TDEST;
  input s_axi_s_axi_ctrl_AWVALID;
  output s_axi_s_axi_ctrl_AWREADY;
  input [6:0]s_axi_s_axi_ctrl_AWADDR;
  input s_axi_s_axi_ctrl_WVALID;
  output s_axi_s_axi_ctrl_WREADY;
  input [31:0]s_axi_s_axi_ctrl_WDATA;
  input [3:0]s_axi_s_axi_ctrl_WSTRB;
  input s_axi_s_axi_ctrl_ARVALID;
  output s_axi_s_axi_ctrl_ARREADY;
  input [6:0]s_axi_s_axi_ctrl_ARADDR;
  output s_axi_s_axi_ctrl_RVALID;
  input s_axi_s_axi_ctrl_RREADY;
  output [31:0]s_axi_s_axi_ctrl_RDATA;
  output [1:0]s_axi_s_axi_ctrl_RRESP;
  output s_axi_s_axi_ctrl_BVALID;
  input s_axi_s_axi_ctrl_BREADY;
  output [1:0]s_axi_s_axi_ctrl_BRESP;
  output interrupt;

  wire \<const0> ;
  wire BREADYFromWriteUnit;
  wire [31:0]RX_stream_TDATA;
  wire [31:0]RX_stream_TDATA_int_regslice;
  wire [1:0]RX_stream_TDEST;
  wire [3:0]RX_stream_TKEEP;
  wire [3:0]RX_stream_TKEEP_int_regslice;
  wire [0:0]RX_stream_TLAST;
  wire RX_stream_TLAST_int_regslice;
  wire RX_stream_TREADY;
  wire RX_stream_TREADY_int_regslice;
  wire RX_stream_TVALID;
  wire RX_stream_TVALID_int_regslice;
  wire [63:0]add_ln53_fu_741_p2;
  wire [63:0]add_ln53_reg_1100;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_0 ;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_1 ;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[16]_i_1_n_7 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_0 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_1 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[24]_i_1_n_7 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_0 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_1 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[32]_i_1_n_7 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_0 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_1 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[40]_i_1_n_7 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_0 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_1 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[48]_i_1_n_7 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_0 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_1 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[56]_i_1_n_7 ;
  wire \add_ln53_reg_1100_reg[63]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[63]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[63]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[63]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[63]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[63]_i_1_n_7 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_0 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_1 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_2 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_3 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_4 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_5 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_6 ;
  wire \add_ln53_reg_1100_reg[8]_i_1_n_7 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [20:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buffer_U_n_10;
  wire buffer_U_n_11;
  wire buffer_U_n_12;
  wire buffer_U_n_13;
  wire buffer_U_n_14;
  wire buffer_U_n_15;
  wire buffer_U_n_8;
  wire buffer_U_n_9;
  wire [7:0]buffer_address0;
  wire buffer_ce0;
  wire [0:0]buffer_index_reg;
  wire buffer_we0;
  wire \bus_write/next_burst ;
  wire [31:0]channel_descr_addr_load_reg_1160;
  wire [1:0]channel_descr_enable_address0;
  wire channel_descr_enable_load_3_reg_1069;
  wire channel_descr_enable_load_reg_973;
  wire [1:0]channel_descr_len_addr_reg_1082;
  wire channel_descr_len_addr_reg_10820;
  wire channel_descr_len_ce0;
  wire channel_error_reg_486;
  wire [31:0]dataPkt_data_V_1_reg_446;
  wire [1:0]dataPkt_dest_416_reg_520;
  wire [1:0]dataPkt_dest_V_1_reg_476;
  wire [3:0]dataPkt_keep_V_1_reg_456;
  wire dataPkt_last_V_1_reg_466;
  wire [7:0]empty_52_fu_237_p1;
  wire empty_64_reg_1169;
  wire \empty_64_reg_1169[31]_i_10_n_0 ;
  wire \empty_64_reg_1169[31]_i_11_n_0 ;
  wire \empty_64_reg_1169[31]_i_12_n_0 ;
  wire \empty_64_reg_1169[31]_i_13_n_0 ;
  wire \empty_64_reg_1169[31]_i_14_n_0 ;
  wire \empty_64_reg_1169[31]_i_15_n_0 ;
  wire \empty_64_reg_1169[31]_i_16_n_0 ;
  wire \empty_64_reg_1169[31]_i_4_n_0 ;
  wire \empty_64_reg_1169[31]_i_5_n_0 ;
  wire \empty_64_reg_1169[31]_i_6_n_0 ;
  wire \empty_64_reg_1169[31]_i_7_n_0 ;
  wire \empty_64_reg_1169[31]_i_8_n_0 ;
  wire \empty_64_reg_1169[31]_i_9_n_0 ;
  wire \empty_64_reg_1169_reg[31]_i_2_n_4 ;
  wire \empty_64_reg_1169_reg[31]_i_2_n_5 ;
  wire \empty_64_reg_1169_reg[31]_i_2_n_6 ;
  wire \empty_64_reg_1169_reg[31]_i_2_n_7 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_0 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_1 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_2 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_3 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_4 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_5 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_6 ;
  wire \empty_64_reg_1169_reg[31]_i_3_n_7 ;
  wire \empty_64_reg_1169_reg_n_0_[0] ;
  wire \empty_64_reg_1169_reg_n_0_[10] ;
  wire \empty_64_reg_1169_reg_n_0_[11] ;
  wire \empty_64_reg_1169_reg_n_0_[12] ;
  wire \empty_64_reg_1169_reg_n_0_[13] ;
  wire \empty_64_reg_1169_reg_n_0_[14] ;
  wire \empty_64_reg_1169_reg_n_0_[15] ;
  wire \empty_64_reg_1169_reg_n_0_[16] ;
  wire \empty_64_reg_1169_reg_n_0_[17] ;
  wire \empty_64_reg_1169_reg_n_0_[18] ;
  wire \empty_64_reg_1169_reg_n_0_[19] ;
  wire \empty_64_reg_1169_reg_n_0_[1] ;
  wire \empty_64_reg_1169_reg_n_0_[20] ;
  wire \empty_64_reg_1169_reg_n_0_[21] ;
  wire \empty_64_reg_1169_reg_n_0_[22] ;
  wire \empty_64_reg_1169_reg_n_0_[23] ;
  wire \empty_64_reg_1169_reg_n_0_[24] ;
  wire \empty_64_reg_1169_reg_n_0_[25] ;
  wire \empty_64_reg_1169_reg_n_0_[26] ;
  wire \empty_64_reg_1169_reg_n_0_[27] ;
  wire \empty_64_reg_1169_reg_n_0_[28] ;
  wire \empty_64_reg_1169_reg_n_0_[29] ;
  wire \empty_64_reg_1169_reg_n_0_[2] ;
  wire \empty_64_reg_1169_reg_n_0_[30] ;
  wire \empty_64_reg_1169_reg_n_0_[31] ;
  wire \empty_64_reg_1169_reg_n_0_[3] ;
  wire \empty_64_reg_1169_reg_n_0_[4] ;
  wire \empty_64_reg_1169_reg_n_0_[5] ;
  wire \empty_64_reg_1169_reg_n_0_[6] ;
  wire \empty_64_reg_1169_reg_n_0_[7] ;
  wire \empty_64_reg_1169_reg_n_0_[8] ;
  wire \empty_64_reg_1169_reg_n_0_[9] ;
  wire [1:0]empty_65_reg_1174;
  wire \empty_65_reg_1174[1]_i_1_n_0 ;
  wire exitcond2_fu_210_p2;
  wire first_reg_498;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire flush;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  wire [6:0]grp_SimpleRxMCDMA_Pipeline_2_fu_570_buffer_r_address0;
  wire [29:0]grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_AWADDR;
  wire [31:0]grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_WDATA;
  wire [3:0]grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_WSTRB;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_n_18;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0;
  wire [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_d0;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out;
  wire [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_121;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_34;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_48;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_49;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_50;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_53;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_54;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_55;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_56;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_57;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_58;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_59;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_60;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_61;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_62;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_63;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_64;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_65;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_66;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_67;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_68;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_69;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_70;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_71;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_72;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_73;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_74;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_75;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_76;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_77;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_78;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_79;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_80;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_81;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_82;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_83;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_84;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_85;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_86;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_87;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_88;
  wire icmp_ln117_fu_807_p2;
  wire \icmp_ln117_reg_1165_reg_n_0_[0] ;
  wire icmp_ln53_fu_724_p2;
  wire interrupt;
  wire \len_remaining_1_reg_510_reg_n_0_[0] ;
  wire \len_remaining_1_reg_510_reg_n_0_[1] ;
  wire \len_remaining_1_reg_510_reg_n_0_[2] ;
  wire \len_remaining_1_reg_510_reg_n_0_[3] ;
  wire \len_remaining_1_reg_510_reg_n_0_[4] ;
  wire \len_remaining_1_reg_510_reg_n_0_[5] ;
  wire \len_remaining_1_reg_510_reg_n_0_[6] ;
  wire \len_remaining_1_reg_510_reg_n_0_[7] ;
  wire \len_remaining_1_reg_510_reg_n_0_[8] ;
  wire loop_index_fu_78;
  wire [9:9]loop_index_fu_78_reg;
  wire [31:2]\^m_axi_mem_AWADDR ;
  wire [6:0]\^m_axi_mem_AWLEN ;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_AWVALID;
  wire m_axi_mem_BREADY;
  wire m_axi_mem_BVALID;
  wire m_axi_mem_RREADY;
  wire m_axi_mem_RVALID;
  wire [31:0]m_axi_mem_WDATA;
  wire m_axi_mem_WLAST;
  wire m_axi_mem_WREADY;
  wire [3:0]m_axi_mem_WSTRB;
  wire m_axi_mem_WVALID;
  wire m_axi_mem_flush_done;
  wire mem_BREADY;
  wire mem_m_axi_U_n_4;
  wire mem_m_axi_U_n_48;
  wire mem_m_axi_U_n_5;
  wire \mem_transfers_reg_435_reg_n_0_[0] ;
  wire \mem_transfers_reg_435_reg_n_0_[10] ;
  wire \mem_transfers_reg_435_reg_n_0_[11] ;
  wire \mem_transfers_reg_435_reg_n_0_[12] ;
  wire \mem_transfers_reg_435_reg_n_0_[13] ;
  wire \mem_transfers_reg_435_reg_n_0_[14] ;
  wire \mem_transfers_reg_435_reg_n_0_[15] ;
  wire \mem_transfers_reg_435_reg_n_0_[16] ;
  wire \mem_transfers_reg_435_reg_n_0_[17] ;
  wire \mem_transfers_reg_435_reg_n_0_[18] ;
  wire \mem_transfers_reg_435_reg_n_0_[19] ;
  wire \mem_transfers_reg_435_reg_n_0_[1] ;
  wire \mem_transfers_reg_435_reg_n_0_[20] ;
  wire \mem_transfers_reg_435_reg_n_0_[21] ;
  wire \mem_transfers_reg_435_reg_n_0_[22] ;
  wire \mem_transfers_reg_435_reg_n_0_[23] ;
  wire \mem_transfers_reg_435_reg_n_0_[24] ;
  wire \mem_transfers_reg_435_reg_n_0_[25] ;
  wire \mem_transfers_reg_435_reg_n_0_[26] ;
  wire \mem_transfers_reg_435_reg_n_0_[27] ;
  wire \mem_transfers_reg_435_reg_n_0_[28] ;
  wire \mem_transfers_reg_435_reg_n_0_[29] ;
  wire \mem_transfers_reg_435_reg_n_0_[2] ;
  wire \mem_transfers_reg_435_reg_n_0_[30] ;
  wire \mem_transfers_reg_435_reg_n_0_[31] ;
  wire \mem_transfers_reg_435_reg_n_0_[32] ;
  wire \mem_transfers_reg_435_reg_n_0_[33] ;
  wire \mem_transfers_reg_435_reg_n_0_[34] ;
  wire \mem_transfers_reg_435_reg_n_0_[35] ;
  wire \mem_transfers_reg_435_reg_n_0_[36] ;
  wire \mem_transfers_reg_435_reg_n_0_[37] ;
  wire \mem_transfers_reg_435_reg_n_0_[38] ;
  wire \mem_transfers_reg_435_reg_n_0_[39] ;
  wire \mem_transfers_reg_435_reg_n_0_[3] ;
  wire \mem_transfers_reg_435_reg_n_0_[40] ;
  wire \mem_transfers_reg_435_reg_n_0_[41] ;
  wire \mem_transfers_reg_435_reg_n_0_[42] ;
  wire \mem_transfers_reg_435_reg_n_0_[43] ;
  wire \mem_transfers_reg_435_reg_n_0_[44] ;
  wire \mem_transfers_reg_435_reg_n_0_[45] ;
  wire \mem_transfers_reg_435_reg_n_0_[46] ;
  wire \mem_transfers_reg_435_reg_n_0_[47] ;
  wire \mem_transfers_reg_435_reg_n_0_[48] ;
  wire \mem_transfers_reg_435_reg_n_0_[49] ;
  wire \mem_transfers_reg_435_reg_n_0_[4] ;
  wire \mem_transfers_reg_435_reg_n_0_[50] ;
  wire \mem_transfers_reg_435_reg_n_0_[51] ;
  wire \mem_transfers_reg_435_reg_n_0_[52] ;
  wire \mem_transfers_reg_435_reg_n_0_[53] ;
  wire \mem_transfers_reg_435_reg_n_0_[54] ;
  wire \mem_transfers_reg_435_reg_n_0_[55] ;
  wire \mem_transfers_reg_435_reg_n_0_[56] ;
  wire \mem_transfers_reg_435_reg_n_0_[57] ;
  wire \mem_transfers_reg_435_reg_n_0_[58] ;
  wire \mem_transfers_reg_435_reg_n_0_[59] ;
  wire \mem_transfers_reg_435_reg_n_0_[5] ;
  wire \mem_transfers_reg_435_reg_n_0_[60] ;
  wire \mem_transfers_reg_435_reg_n_0_[61] ;
  wire \mem_transfers_reg_435_reg_n_0_[62] ;
  wire \mem_transfers_reg_435_reg_n_0_[63] ;
  wire \mem_transfers_reg_435_reg_n_0_[6] ;
  wire \mem_transfers_reg_435_reg_n_0_[7] ;
  wire \mem_transfers_reg_435_reg_n_0_[8] ;
  wire \mem_transfers_reg_435_reg_n_0_[9] ;
  wire [23:0]mem_transfers_tot_fu_714_p2;
  wire [2:0]n_remaining_channels_2_fu_659_p2;
  wire [2:0]n_remaining_channels_2_reg_1031;
  wire [2:0]n_remaining_channels_fu_146;
  wire [1:0]n_remaining_channels_tot_3_fu_626_p3;
  wire [1:0]n_remaining_channels_tot_3_reg_998;
  wire [1:0]n_remaining_channels_tot_4_fu_643_p3;
  wire \n_remaining_channels_tot_4_reg_1023_reg_n_0_[0] ;
  wire \n_remaining_channels_tot_4_reg_1023_reg_n_0_[1] ;
  wire \n_remaining_channels_tot_4_reg_1023_reg_n_0_[2] ;
  wire n_remaining_channels_tot_reg_947;
  wire [4:3]p_cast24_fu_227_p1;
  wire regslice_both_RX_stream_V_data_V_U_n_0;
  wire regslice_both_RX_stream_V_data_V_U_n_1;
  wire regslice_both_RX_stream_V_data_V_U_n_10;
  wire regslice_both_RX_stream_V_data_V_U_n_11;
  wire regslice_both_RX_stream_V_data_V_U_n_12;
  wire regslice_both_RX_stream_V_data_V_U_n_13;
  wire regslice_both_RX_stream_V_data_V_U_n_14;
  wire regslice_both_RX_stream_V_data_V_U_n_15;
  wire regslice_both_RX_stream_V_data_V_U_n_16;
  wire regslice_both_RX_stream_V_data_V_U_n_17;
  wire regslice_both_RX_stream_V_data_V_U_n_18;
  wire regslice_both_RX_stream_V_data_V_U_n_19;
  wire regslice_both_RX_stream_V_data_V_U_n_2;
  wire regslice_both_RX_stream_V_data_V_U_n_20;
  wire regslice_both_RX_stream_V_data_V_U_n_21;
  wire regslice_both_RX_stream_V_data_V_U_n_22;
  wire regslice_both_RX_stream_V_data_V_U_n_23;
  wire regslice_both_RX_stream_V_data_V_U_n_24;
  wire regslice_both_RX_stream_V_data_V_U_n_25;
  wire regslice_both_RX_stream_V_data_V_U_n_26;
  wire regslice_both_RX_stream_V_data_V_U_n_27;
  wire regslice_both_RX_stream_V_data_V_U_n_28;
  wire regslice_both_RX_stream_V_data_V_U_n_29;
  wire regslice_both_RX_stream_V_data_V_U_n_3;
  wire regslice_both_RX_stream_V_data_V_U_n_30;
  wire regslice_both_RX_stream_V_data_V_U_n_31;
  wire regslice_both_RX_stream_V_data_V_U_n_36;
  wire regslice_both_RX_stream_V_data_V_U_n_4;
  wire regslice_both_RX_stream_V_data_V_U_n_5;
  wire regslice_both_RX_stream_V_data_V_U_n_6;
  wire regslice_both_RX_stream_V_data_V_U_n_7;
  wire regslice_both_RX_stream_V_data_V_U_n_8;
  wire regslice_both_RX_stream_V_data_V_U_n_9;
  wire regslice_both_RX_stream_V_dest_V_U_n_0;
  wire regslice_both_RX_stream_V_dest_V_U_n_1;
  wire regslice_both_RX_stream_V_dest_V_U_n_2;
  wire regslice_both_RX_stream_V_keep_V_U_n_0;
  wire regslice_both_RX_stream_V_keep_V_U_n_1;
  wire regslice_both_RX_stream_V_keep_V_U_n_10;
  wire regslice_both_RX_stream_V_keep_V_U_n_2;
  wire regslice_both_RX_stream_V_keep_V_U_n_3;
  wire regslice_both_RX_stream_V_keep_V_U_n_4;
  wire regslice_both_RX_stream_V_keep_V_U_n_9;
  wire regslice_both_RX_stream_V_last_V_U_n_0;
  wire regslice_both_RX_stream_V_last_V_U_n_4;
  wire regslice_both_RX_stream_V_last_V_U_n_5;
  wire s_axi_ctrl_s_axi_U_n_0;
  wire s_axi_ctrl_s_axi_U_n_100;
  wire s_axi_ctrl_s_axi_U_n_101;
  wire s_axi_ctrl_s_axi_U_n_102;
  wire s_axi_ctrl_s_axi_U_n_103;
  wire s_axi_ctrl_s_axi_U_n_104;
  wire s_axi_ctrl_s_axi_U_n_105;
  wire s_axi_ctrl_s_axi_U_n_106;
  wire s_axi_ctrl_s_axi_U_n_107;
  wire s_axi_ctrl_s_axi_U_n_108;
  wire s_axi_ctrl_s_axi_U_n_109;
  wire s_axi_ctrl_s_axi_U_n_14;
  wire s_axi_ctrl_s_axi_U_n_15;
  wire s_axi_ctrl_s_axi_U_n_16;
  wire s_axi_ctrl_s_axi_U_n_18;
  wire s_axi_ctrl_s_axi_U_n_19;
  wire s_axi_ctrl_s_axi_U_n_20;
  wire s_axi_ctrl_s_axi_U_n_21;
  wire s_axi_ctrl_s_axi_U_n_22;
  wire s_axi_ctrl_s_axi_U_n_23;
  wire s_axi_ctrl_s_axi_U_n_24;
  wire s_axi_ctrl_s_axi_U_n_25;
  wire s_axi_ctrl_s_axi_U_n_26;
  wire s_axi_ctrl_s_axi_U_n_27;
  wire s_axi_ctrl_s_axi_U_n_28;
  wire s_axi_ctrl_s_axi_U_n_29;
  wire s_axi_ctrl_s_axi_U_n_30;
  wire s_axi_ctrl_s_axi_U_n_31;
  wire s_axi_ctrl_s_axi_U_n_32;
  wire s_axi_ctrl_s_axi_U_n_33;
  wire s_axi_ctrl_s_axi_U_n_34;
  wire s_axi_ctrl_s_axi_U_n_35;
  wire s_axi_ctrl_s_axi_U_n_36;
  wire s_axi_ctrl_s_axi_U_n_37;
  wire s_axi_ctrl_s_axi_U_n_38;
  wire s_axi_ctrl_s_axi_U_n_39;
  wire s_axi_ctrl_s_axi_U_n_4;
  wire s_axi_ctrl_s_axi_U_n_40;
  wire s_axi_ctrl_s_axi_U_n_41;
  wire s_axi_ctrl_s_axi_U_n_42;
  wire s_axi_ctrl_s_axi_U_n_43;
  wire s_axi_ctrl_s_axi_U_n_44;
  wire s_axi_ctrl_s_axi_U_n_45;
  wire s_axi_ctrl_s_axi_U_n_46;
  wire s_axi_ctrl_s_axi_U_n_47;
  wire s_axi_ctrl_s_axi_U_n_48;
  wire s_axi_ctrl_s_axi_U_n_49;
  wire s_axi_ctrl_s_axi_U_n_75;
  wire s_axi_ctrl_s_axi_U_n_76;
  wire s_axi_ctrl_s_axi_U_n_77;
  wire s_axi_ctrl_s_axi_U_n_78;
  wire s_axi_ctrl_s_axi_U_n_79;
  wire s_axi_ctrl_s_axi_U_n_80;
  wire s_axi_ctrl_s_axi_U_n_81;
  wire s_axi_ctrl_s_axi_U_n_82;
  wire s_axi_ctrl_s_axi_U_n_83;
  wire s_axi_ctrl_s_axi_U_n_84;
  wire s_axi_ctrl_s_axi_U_n_85;
  wire s_axi_ctrl_s_axi_U_n_86;
  wire s_axi_ctrl_s_axi_U_n_87;
  wire s_axi_ctrl_s_axi_U_n_88;
  wire s_axi_ctrl_s_axi_U_n_89;
  wire s_axi_ctrl_s_axi_U_n_90;
  wire s_axi_ctrl_s_axi_U_n_91;
  wire s_axi_ctrl_s_axi_U_n_92;
  wire s_axi_ctrl_s_axi_U_n_93;
  wire s_axi_ctrl_s_axi_U_n_94;
  wire s_axi_ctrl_s_axi_U_n_95;
  wire s_axi_ctrl_s_axi_U_n_96;
  wire s_axi_ctrl_s_axi_U_n_97;
  wire s_axi_ctrl_s_axi_U_n_98;
  wire s_axi_ctrl_s_axi_U_n_99;
  wire [6:0]s_axi_s_axi_ctrl_ARADDR;
  wire s_axi_s_axi_ctrl_ARREADY;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_s_axi_ctrl_AWADDR;
  wire s_axi_s_axi_ctrl_AWREADY;
  wire s_axi_s_axi_ctrl_AWVALID;
  wire s_axi_s_axi_ctrl_BREADY;
  wire s_axi_s_axi_ctrl_BVALID;
  wire [31:0]s_axi_s_axi_ctrl_RDATA;
  wire s_axi_s_axi_ctrl_RREADY;
  wire s_axi_s_axi_ctrl_RVALID;
  wire [31:0]s_axi_s_axi_ctrl_WDATA;
  wire s_axi_s_axi_ctrl_WREADY;
  wire [3:0]s_axi_s_axi_ctrl_WSTRB;
  wire s_axi_s_axi_ctrl_WVALID;
  wire s_axi_s_axi_ctrl_flush_done;
  wire [9:9]shl_ln1_reg_1113;
  wire \shl_ln_reg_1137_reg_n_0_[10] ;
  wire \shl_ln_reg_1137_reg_n_0_[11] ;
  wire \shl_ln_reg_1137_reg_n_0_[12] ;
  wire \shl_ln_reg_1137_reg_n_0_[13] ;
  wire \shl_ln_reg_1137_reg_n_0_[14] ;
  wire \shl_ln_reg_1137_reg_n_0_[15] ;
  wire \shl_ln_reg_1137_reg_n_0_[16] ;
  wire \shl_ln_reg_1137_reg_n_0_[17] ;
  wire \shl_ln_reg_1137_reg_n_0_[18] ;
  wire \shl_ln_reg_1137_reg_n_0_[19] ;
  wire \shl_ln_reg_1137_reg_n_0_[20] ;
  wire \shl_ln_reg_1137_reg_n_0_[21] ;
  wire \shl_ln_reg_1137_reg_n_0_[22] ;
  wire \shl_ln_reg_1137_reg_n_0_[23] ;
  wire \shl_ln_reg_1137_reg_n_0_[24] ;
  wire \shl_ln_reg_1137_reg_n_0_[25] ;
  wire \shl_ln_reg_1137_reg_n_0_[26] ;
  wire \shl_ln_reg_1137_reg_n_0_[27] ;
  wire \shl_ln_reg_1137_reg_n_0_[28] ;
  wire \shl_ln_reg_1137_reg_n_0_[29] ;
  wire \shl_ln_reg_1137_reg_n_0_[30] ;
  wire \shl_ln_reg_1137_reg_n_0_[31] ;
  wire \shl_ln_reg_1137_reg_n_0_[9] ;
  wire [31:0]tmp_data_V_reg_1036;
  wire tmp_data_V_reg_10360;
  wire [1:0]tmp_dest_V_2_loc_fu_150;
  wire tmp_dest_V_2_loc_fu_1500;
  wire [22:0]tmp_fu_813_p4;
  wire [3:0]tmp_keep_V_reg_1041;
  wire tmp_last_V_reg_1046;
  wire [22:0]trunc_ln53_reg_1105;
  wire [1:0]zext_ln117_fu_776_p1;
  wire \zext_ln117_reg_1127_reg_n_0_[0] ;
  wire \zext_ln117_reg_1127_reg_n_0_[1] ;
  wire [1:0]zext_ln46_fu_681_p1;
  wire \zext_ln46_reg_1058_reg_n_0_[0] ;
  wire \zext_ln46_reg_1058_reg_n_0_[1] ;
  wire [23:0]zext_ln53_reg_1092;
  wire [7:6]\NLW_add_ln53_reg_1100_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln53_reg_1100_reg[63]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_empty_64_reg_1169_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_empty_64_reg_1169_reg[31]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_empty_64_reg_1169_reg[31]_i_3_O_UNCONNECTED ;

  assign m_axi_mem_ARADDR[31] = \<const0> ;
  assign m_axi_mem_ARADDR[30] = \<const0> ;
  assign m_axi_mem_ARADDR[29] = \<const0> ;
  assign m_axi_mem_ARADDR[28] = \<const0> ;
  assign m_axi_mem_ARADDR[27] = \<const0> ;
  assign m_axi_mem_ARADDR[26] = \<const0> ;
  assign m_axi_mem_ARADDR[25] = \<const0> ;
  assign m_axi_mem_ARADDR[24] = \<const0> ;
  assign m_axi_mem_ARADDR[23] = \<const0> ;
  assign m_axi_mem_ARADDR[22] = \<const0> ;
  assign m_axi_mem_ARADDR[21] = \<const0> ;
  assign m_axi_mem_ARADDR[20] = \<const0> ;
  assign m_axi_mem_ARADDR[19] = \<const0> ;
  assign m_axi_mem_ARADDR[18] = \<const0> ;
  assign m_axi_mem_ARADDR[17] = \<const0> ;
  assign m_axi_mem_ARADDR[16] = \<const0> ;
  assign m_axi_mem_ARADDR[15] = \<const0> ;
  assign m_axi_mem_ARADDR[14] = \<const0> ;
  assign m_axi_mem_ARADDR[13] = \<const0> ;
  assign m_axi_mem_ARADDR[12] = \<const0> ;
  assign m_axi_mem_ARADDR[11] = \<const0> ;
  assign m_axi_mem_ARADDR[10] = \<const0> ;
  assign m_axi_mem_ARADDR[9] = \<const0> ;
  assign m_axi_mem_ARADDR[8] = \<const0> ;
  assign m_axi_mem_ARADDR[7] = \<const0> ;
  assign m_axi_mem_ARADDR[6] = \<const0> ;
  assign m_axi_mem_ARADDR[5] = \<const0> ;
  assign m_axi_mem_ARADDR[4] = \<const0> ;
  assign m_axi_mem_ARADDR[3] = \<const0> ;
  assign m_axi_mem_ARADDR[2] = \<const0> ;
  assign m_axi_mem_ARADDR[1] = \<const0> ;
  assign m_axi_mem_ARADDR[0] = \<const0> ;
  assign m_axi_mem_ARBURST[1] = \<const0> ;
  assign m_axi_mem_ARBURST[0] = \<const0> ;
  assign m_axi_mem_ARCACHE[3] = \<const0> ;
  assign m_axi_mem_ARCACHE[2] = \<const0> ;
  assign m_axi_mem_ARCACHE[1] = \<const0> ;
  assign m_axi_mem_ARCACHE[0] = \<const0> ;
  assign m_axi_mem_ARID[0] = \<const0> ;
  assign m_axi_mem_ARLEN[7] = \<const0> ;
  assign m_axi_mem_ARLEN[6] = \<const0> ;
  assign m_axi_mem_ARLEN[5] = \<const0> ;
  assign m_axi_mem_ARLEN[4] = \<const0> ;
  assign m_axi_mem_ARLEN[3] = \<const0> ;
  assign m_axi_mem_ARLEN[2] = \<const0> ;
  assign m_axi_mem_ARLEN[1] = \<const0> ;
  assign m_axi_mem_ARLEN[0] = \<const0> ;
  assign m_axi_mem_ARLOCK[1] = \<const0> ;
  assign m_axi_mem_ARLOCK[0] = \<const0> ;
  assign m_axi_mem_ARPROT[2] = \<const0> ;
  assign m_axi_mem_ARPROT[1] = \<const0> ;
  assign m_axi_mem_ARPROT[0] = \<const0> ;
  assign m_axi_mem_ARQOS[3] = \<const0> ;
  assign m_axi_mem_ARQOS[2] = \<const0> ;
  assign m_axi_mem_ARQOS[1] = \<const0> ;
  assign m_axi_mem_ARQOS[0] = \<const0> ;
  assign m_axi_mem_ARREGION[3] = \<const0> ;
  assign m_axi_mem_ARREGION[2] = \<const0> ;
  assign m_axi_mem_ARREGION[1] = \<const0> ;
  assign m_axi_mem_ARREGION[0] = \<const0> ;
  assign m_axi_mem_ARSIZE[2] = \<const0> ;
  assign m_axi_mem_ARSIZE[1] = \<const0> ;
  assign m_axi_mem_ARSIZE[0] = \<const0> ;
  assign m_axi_mem_ARUSER[0] = \<const0> ;
  assign m_axi_mem_ARVALID = \<const0> ;
  assign m_axi_mem_AWADDR[31:2] = \^m_axi_mem_AWADDR [31:2];
  assign m_axi_mem_AWADDR[1] = \<const0> ;
  assign m_axi_mem_AWADDR[0] = \<const0> ;
  assign m_axi_mem_AWBURST[1] = \<const0> ;
  assign m_axi_mem_AWBURST[0] = \<const0> ;
  assign m_axi_mem_AWCACHE[3] = \<const0> ;
  assign m_axi_mem_AWCACHE[2] = \<const0> ;
  assign m_axi_mem_AWCACHE[1] = \<const0> ;
  assign m_axi_mem_AWCACHE[0] = \<const0> ;
  assign m_axi_mem_AWID[0] = \<const0> ;
  assign m_axi_mem_AWLEN[7] = \<const0> ;
  assign m_axi_mem_AWLEN[6:0] = \^m_axi_mem_AWLEN [6:0];
  assign m_axi_mem_AWLOCK[1] = \<const0> ;
  assign m_axi_mem_AWLOCK[0] = \<const0> ;
  assign m_axi_mem_AWPROT[2] = \<const0> ;
  assign m_axi_mem_AWPROT[1] = \<const0> ;
  assign m_axi_mem_AWPROT[0] = \<const0> ;
  assign m_axi_mem_AWQOS[3] = \<const0> ;
  assign m_axi_mem_AWQOS[2] = \<const0> ;
  assign m_axi_mem_AWQOS[1] = \<const0> ;
  assign m_axi_mem_AWQOS[0] = \<const0> ;
  assign m_axi_mem_AWREGION[3] = \<const0> ;
  assign m_axi_mem_AWREGION[2] = \<const0> ;
  assign m_axi_mem_AWREGION[1] = \<const0> ;
  assign m_axi_mem_AWREGION[0] = \<const0> ;
  assign m_axi_mem_AWSIZE[2] = \<const0> ;
  assign m_axi_mem_AWSIZE[1] = \<const0> ;
  assign m_axi_mem_AWSIZE[0] = \<const0> ;
  assign m_axi_mem_AWUSER[0] = \<const0> ;
  assign m_axi_mem_WID[0] = \<const0> ;
  assign m_axi_mem_WUSER[0] = \<const0> ;
  assign s_axi_s_axi_ctrl_BRESP[1] = \<const0> ;
  assign s_axi_s_axi_ctrl_BRESP[0] = \<const0> ;
  assign s_axi_s_axi_ctrl_RRESP[1] = \<const0> ;
  assign s_axi_s_axi_ctrl_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln53_reg_1100[0]_i_1 
       (.I0(\mem_transfers_reg_435_reg_n_0_[0] ),
        .O(add_ln53_fu_741_p2[0]));
  FDRE \add_ln53_reg_1100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[0]),
        .Q(add_ln53_reg_1100[0]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[10]),
        .Q(add_ln53_reg_1100[10]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[11]),
        .Q(add_ln53_reg_1100[11]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[12]),
        .Q(add_ln53_reg_1100[12]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[13]),
        .Q(add_ln53_reg_1100[13]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[14]),
        .Q(add_ln53_reg_1100[14]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[15]),
        .Q(add_ln53_reg_1100[15]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[16]),
        .Q(add_ln53_reg_1100[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[16]_i_1 
       (.CI(\add_ln53_reg_1100_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln53_reg_1100_reg[16]_i_1_n_0 ,\add_ln53_reg_1100_reg[16]_i_1_n_1 ,\add_ln53_reg_1100_reg[16]_i_1_n_2 ,\add_ln53_reg_1100_reg[16]_i_1_n_3 ,\add_ln53_reg_1100_reg[16]_i_1_n_4 ,\add_ln53_reg_1100_reg[16]_i_1_n_5 ,\add_ln53_reg_1100_reg[16]_i_1_n_6 ,\add_ln53_reg_1100_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_fu_741_p2[16:9]),
        .S({\mem_transfers_reg_435_reg_n_0_[16] ,\mem_transfers_reg_435_reg_n_0_[15] ,\mem_transfers_reg_435_reg_n_0_[14] ,\mem_transfers_reg_435_reg_n_0_[13] ,\mem_transfers_reg_435_reg_n_0_[12] ,\mem_transfers_reg_435_reg_n_0_[11] ,\mem_transfers_reg_435_reg_n_0_[10] ,\mem_transfers_reg_435_reg_n_0_[9] }));
  FDRE \add_ln53_reg_1100_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[17]),
        .Q(add_ln53_reg_1100[17]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[18]),
        .Q(add_ln53_reg_1100[18]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[19]),
        .Q(add_ln53_reg_1100[19]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[1]),
        .Q(add_ln53_reg_1100[1]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[20]),
        .Q(add_ln53_reg_1100[20]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[21]),
        .Q(add_ln53_reg_1100[21]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[22]),
        .Q(add_ln53_reg_1100[22]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[23]),
        .Q(add_ln53_reg_1100[23]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[24]),
        .Q(add_ln53_reg_1100[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[24]_i_1 
       (.CI(\add_ln53_reg_1100_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln53_reg_1100_reg[24]_i_1_n_0 ,\add_ln53_reg_1100_reg[24]_i_1_n_1 ,\add_ln53_reg_1100_reg[24]_i_1_n_2 ,\add_ln53_reg_1100_reg[24]_i_1_n_3 ,\add_ln53_reg_1100_reg[24]_i_1_n_4 ,\add_ln53_reg_1100_reg[24]_i_1_n_5 ,\add_ln53_reg_1100_reg[24]_i_1_n_6 ,\add_ln53_reg_1100_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_fu_741_p2[24:17]),
        .S({\mem_transfers_reg_435_reg_n_0_[24] ,\mem_transfers_reg_435_reg_n_0_[23] ,\mem_transfers_reg_435_reg_n_0_[22] ,\mem_transfers_reg_435_reg_n_0_[21] ,\mem_transfers_reg_435_reg_n_0_[20] ,\mem_transfers_reg_435_reg_n_0_[19] ,\mem_transfers_reg_435_reg_n_0_[18] ,\mem_transfers_reg_435_reg_n_0_[17] }));
  FDRE \add_ln53_reg_1100_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[25]),
        .Q(add_ln53_reg_1100[25]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[26]),
        .Q(add_ln53_reg_1100[26]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[27]),
        .Q(add_ln53_reg_1100[27]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[28]),
        .Q(add_ln53_reg_1100[28]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[29]),
        .Q(add_ln53_reg_1100[29]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[2]),
        .Q(add_ln53_reg_1100[2]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[30]),
        .Q(add_ln53_reg_1100[30]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[31]),
        .Q(add_ln53_reg_1100[31]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[32]),
        .Q(add_ln53_reg_1100[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[32]_i_1 
       (.CI(\add_ln53_reg_1100_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln53_reg_1100_reg[32]_i_1_n_0 ,\add_ln53_reg_1100_reg[32]_i_1_n_1 ,\add_ln53_reg_1100_reg[32]_i_1_n_2 ,\add_ln53_reg_1100_reg[32]_i_1_n_3 ,\add_ln53_reg_1100_reg[32]_i_1_n_4 ,\add_ln53_reg_1100_reg[32]_i_1_n_5 ,\add_ln53_reg_1100_reg[32]_i_1_n_6 ,\add_ln53_reg_1100_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_fu_741_p2[32:25]),
        .S({\mem_transfers_reg_435_reg_n_0_[32] ,\mem_transfers_reg_435_reg_n_0_[31] ,\mem_transfers_reg_435_reg_n_0_[30] ,\mem_transfers_reg_435_reg_n_0_[29] ,\mem_transfers_reg_435_reg_n_0_[28] ,\mem_transfers_reg_435_reg_n_0_[27] ,\mem_transfers_reg_435_reg_n_0_[26] ,\mem_transfers_reg_435_reg_n_0_[25] }));
  FDRE \add_ln53_reg_1100_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[33]),
        .Q(add_ln53_reg_1100[33]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[34]),
        .Q(add_ln53_reg_1100[34]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[35]),
        .Q(add_ln53_reg_1100[35]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[36]),
        .Q(add_ln53_reg_1100[36]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[37]),
        .Q(add_ln53_reg_1100[37]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[38]),
        .Q(add_ln53_reg_1100[38]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[39]),
        .Q(add_ln53_reg_1100[39]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[3]),
        .Q(add_ln53_reg_1100[3]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[40]),
        .Q(add_ln53_reg_1100[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[40]_i_1 
       (.CI(\add_ln53_reg_1100_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln53_reg_1100_reg[40]_i_1_n_0 ,\add_ln53_reg_1100_reg[40]_i_1_n_1 ,\add_ln53_reg_1100_reg[40]_i_1_n_2 ,\add_ln53_reg_1100_reg[40]_i_1_n_3 ,\add_ln53_reg_1100_reg[40]_i_1_n_4 ,\add_ln53_reg_1100_reg[40]_i_1_n_5 ,\add_ln53_reg_1100_reg[40]_i_1_n_6 ,\add_ln53_reg_1100_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_fu_741_p2[40:33]),
        .S({\mem_transfers_reg_435_reg_n_0_[40] ,\mem_transfers_reg_435_reg_n_0_[39] ,\mem_transfers_reg_435_reg_n_0_[38] ,\mem_transfers_reg_435_reg_n_0_[37] ,\mem_transfers_reg_435_reg_n_0_[36] ,\mem_transfers_reg_435_reg_n_0_[35] ,\mem_transfers_reg_435_reg_n_0_[34] ,\mem_transfers_reg_435_reg_n_0_[33] }));
  FDRE \add_ln53_reg_1100_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[41]),
        .Q(add_ln53_reg_1100[41]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[42]),
        .Q(add_ln53_reg_1100[42]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[43]),
        .Q(add_ln53_reg_1100[43]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[44]),
        .Q(add_ln53_reg_1100[44]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[45]),
        .Q(add_ln53_reg_1100[45]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[46]),
        .Q(add_ln53_reg_1100[46]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[47]),
        .Q(add_ln53_reg_1100[47]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[48]),
        .Q(add_ln53_reg_1100[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[48]_i_1 
       (.CI(\add_ln53_reg_1100_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln53_reg_1100_reg[48]_i_1_n_0 ,\add_ln53_reg_1100_reg[48]_i_1_n_1 ,\add_ln53_reg_1100_reg[48]_i_1_n_2 ,\add_ln53_reg_1100_reg[48]_i_1_n_3 ,\add_ln53_reg_1100_reg[48]_i_1_n_4 ,\add_ln53_reg_1100_reg[48]_i_1_n_5 ,\add_ln53_reg_1100_reg[48]_i_1_n_6 ,\add_ln53_reg_1100_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_fu_741_p2[48:41]),
        .S({\mem_transfers_reg_435_reg_n_0_[48] ,\mem_transfers_reg_435_reg_n_0_[47] ,\mem_transfers_reg_435_reg_n_0_[46] ,\mem_transfers_reg_435_reg_n_0_[45] ,\mem_transfers_reg_435_reg_n_0_[44] ,\mem_transfers_reg_435_reg_n_0_[43] ,\mem_transfers_reg_435_reg_n_0_[42] ,\mem_transfers_reg_435_reg_n_0_[41] }));
  FDRE \add_ln53_reg_1100_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[49]),
        .Q(add_ln53_reg_1100[49]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[4]),
        .Q(add_ln53_reg_1100[4]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[50]),
        .Q(add_ln53_reg_1100[50]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[51]),
        .Q(add_ln53_reg_1100[51]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[52]),
        .Q(add_ln53_reg_1100[52]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[53]),
        .Q(add_ln53_reg_1100[53]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[54]),
        .Q(add_ln53_reg_1100[54]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[55]),
        .Q(add_ln53_reg_1100[55]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[56]),
        .Q(add_ln53_reg_1100[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[56]_i_1 
       (.CI(\add_ln53_reg_1100_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\add_ln53_reg_1100_reg[56]_i_1_n_0 ,\add_ln53_reg_1100_reg[56]_i_1_n_1 ,\add_ln53_reg_1100_reg[56]_i_1_n_2 ,\add_ln53_reg_1100_reg[56]_i_1_n_3 ,\add_ln53_reg_1100_reg[56]_i_1_n_4 ,\add_ln53_reg_1100_reg[56]_i_1_n_5 ,\add_ln53_reg_1100_reg[56]_i_1_n_6 ,\add_ln53_reg_1100_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_fu_741_p2[56:49]),
        .S({\mem_transfers_reg_435_reg_n_0_[56] ,\mem_transfers_reg_435_reg_n_0_[55] ,\mem_transfers_reg_435_reg_n_0_[54] ,\mem_transfers_reg_435_reg_n_0_[53] ,\mem_transfers_reg_435_reg_n_0_[52] ,\mem_transfers_reg_435_reg_n_0_[51] ,\mem_transfers_reg_435_reg_n_0_[50] ,\mem_transfers_reg_435_reg_n_0_[49] }));
  FDRE \add_ln53_reg_1100_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[57]),
        .Q(add_ln53_reg_1100[57]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[58]),
        .Q(add_ln53_reg_1100[58]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[59]),
        .Q(add_ln53_reg_1100[59]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[5]),
        .Q(add_ln53_reg_1100[5]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[60]),
        .Q(add_ln53_reg_1100[60]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[61]),
        .Q(add_ln53_reg_1100[61]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[62]),
        .Q(add_ln53_reg_1100[62]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[63]),
        .Q(add_ln53_reg_1100[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[63]_i_1 
       (.CI(\add_ln53_reg_1100_reg[56]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln53_reg_1100_reg[63]_i_1_CO_UNCONNECTED [7:6],\add_ln53_reg_1100_reg[63]_i_1_n_2 ,\add_ln53_reg_1100_reg[63]_i_1_n_3 ,\add_ln53_reg_1100_reg[63]_i_1_n_4 ,\add_ln53_reg_1100_reg[63]_i_1_n_5 ,\add_ln53_reg_1100_reg[63]_i_1_n_6 ,\add_ln53_reg_1100_reg[63]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln53_reg_1100_reg[63]_i_1_O_UNCONNECTED [7],add_ln53_fu_741_p2[63:57]}),
        .S({1'b0,\mem_transfers_reg_435_reg_n_0_[63] ,\mem_transfers_reg_435_reg_n_0_[62] ,\mem_transfers_reg_435_reg_n_0_[61] ,\mem_transfers_reg_435_reg_n_0_[60] ,\mem_transfers_reg_435_reg_n_0_[59] ,\mem_transfers_reg_435_reg_n_0_[58] ,\mem_transfers_reg_435_reg_n_0_[57] }));
  FDRE \add_ln53_reg_1100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[6]),
        .Q(add_ln53_reg_1100[6]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[7]),
        .Q(add_ln53_reg_1100[7]),
        .R(1'b0));
  FDRE \add_ln53_reg_1100_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[8]),
        .Q(add_ln53_reg_1100[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln53_reg_1100_reg[8]_i_1 
       (.CI(\mem_transfers_reg_435_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\add_ln53_reg_1100_reg[8]_i_1_n_0 ,\add_ln53_reg_1100_reg[8]_i_1_n_1 ,\add_ln53_reg_1100_reg[8]_i_1_n_2 ,\add_ln53_reg_1100_reg[8]_i_1_n_3 ,\add_ln53_reg_1100_reg[8]_i_1_n_4 ,\add_ln53_reg_1100_reg[8]_i_1_n_5 ,\add_ln53_reg_1100_reg[8]_i_1_n_6 ,\add_ln53_reg_1100_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln53_fu_741_p2[8:1]),
        .S({\mem_transfers_reg_435_reg_n_0_[8] ,\mem_transfers_reg_435_reg_n_0_[7] ,\mem_transfers_reg_435_reg_n_0_[6] ,\mem_transfers_reg_435_reg_n_0_[5] ,\mem_transfers_reg_435_reg_n_0_[4] ,\mem_transfers_reg_435_reg_n_0_[3] ,\mem_transfers_reg_435_reg_n_0_[2] ,\mem_transfers_reg_435_reg_n_0_[1] }));
  FDRE \add_ln53_reg_1100_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln53_fu_741_p2[9]),
        .Q(add_ln53_reg_1100[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(icmp_ln53_fu_724_p2),
        .I1(channel_error_reg_486),
        .I2(ap_CS_fsm_state10),
        .O(ap_NS_fsm[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state13),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state19),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(channel_error_reg_486),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state20),
        .O(ap_NS_fsm[20]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state15),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(channel_descr_len_addr_reg_10820),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_buffer_RAM_AUTO_1R1W buffer_U
       (.ADDRARDADDR(buffer_address0),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_d0),
        .WEA(buffer_we0),
        .ap_clk(ap_clk),
        .buffer_ce0(buffer_ce0),
        .\empty_49_reg_319_reg[0] (buffer_U_n_8),
        .\empty_49_reg_319_reg[0]_0 (buffer_U_n_9),
        .\empty_49_reg_319_reg[0]_1 (buffer_U_n_10),
        .\empty_49_reg_319_reg[0]_2 (buffer_U_n_11),
        .\empty_49_reg_319_reg[0]_3 (buffer_U_n_12),
        .\empty_49_reg_319_reg[0]_4 (buffer_U_n_13),
        .\empty_49_reg_319_reg[0]_5 (buffer_U_n_14),
        .\empty_49_reg_319_reg[0]_6 (buffer_U_n_15),
        .empty_52_fu_237_p1(empty_52_fu_237_p1),
        .\empty_57_reg_344_reg[16] (p_cast24_fu_227_p1),
        .\empty_57_reg_344_reg[23] (empty_65_reg_1174[0]));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_index_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_SimpleRxMCDMA_Pipeline_2_fu_570_n_18),
        .Q(buffer_index_reg),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_109),
        .Q(channel_descr_addr_load_reg_1160[0]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_99),
        .Q(channel_descr_addr_load_reg_1160[10]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_98),
        .Q(channel_descr_addr_load_reg_1160[11]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_97),
        .Q(channel_descr_addr_load_reg_1160[12]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_96),
        .Q(channel_descr_addr_load_reg_1160[13]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_95),
        .Q(channel_descr_addr_load_reg_1160[14]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_94),
        .Q(channel_descr_addr_load_reg_1160[15]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_93),
        .Q(channel_descr_addr_load_reg_1160[16]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_92),
        .Q(channel_descr_addr_load_reg_1160[17]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_91),
        .Q(channel_descr_addr_load_reg_1160[18]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_90),
        .Q(channel_descr_addr_load_reg_1160[19]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_108),
        .Q(channel_descr_addr_load_reg_1160[1]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_89),
        .Q(channel_descr_addr_load_reg_1160[20]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_88),
        .Q(channel_descr_addr_load_reg_1160[21]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_87),
        .Q(channel_descr_addr_load_reg_1160[22]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_86),
        .Q(channel_descr_addr_load_reg_1160[23]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_85),
        .Q(channel_descr_addr_load_reg_1160[24]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_84),
        .Q(channel_descr_addr_load_reg_1160[25]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_83),
        .Q(channel_descr_addr_load_reg_1160[26]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_82),
        .Q(channel_descr_addr_load_reg_1160[27]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_81),
        .Q(channel_descr_addr_load_reg_1160[28]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_80),
        .Q(channel_descr_addr_load_reg_1160[29]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_107),
        .Q(channel_descr_addr_load_reg_1160[2]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_79),
        .Q(channel_descr_addr_load_reg_1160[30]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_78),
        .Q(channel_descr_addr_load_reg_1160[31]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_106),
        .Q(channel_descr_addr_load_reg_1160[3]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_105),
        .Q(channel_descr_addr_load_reg_1160[4]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_104),
        .Q(channel_descr_addr_load_reg_1160[5]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_103),
        .Q(channel_descr_addr_load_reg_1160[6]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_102),
        .Q(channel_descr_addr_load_reg_1160[7]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_101),
        .Q(channel_descr_addr_load_reg_1160[8]),
        .R(1'b0));
  FDRE \channel_descr_addr_load_reg_1160_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(s_axi_ctrl_s_axi_U_n_100),
        .Q(channel_descr_addr_load_reg_1160[9]),
        .R(1'b0));
  FDRE \channel_descr_enable_load_3_reg_1069_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_axi_ctrl_s_axi_U_n_75),
        .Q(channel_descr_enable_load_3_reg_1069),
        .R(1'b0));
  FDRE \channel_descr_enable_load_reg_973_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_axi_ctrl_s_axi_U_n_76),
        .Q(channel_descr_enable_load_reg_973),
        .R(1'b0));
  FDRE \channel_descr_len_addr_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(channel_descr_len_addr_reg_10820),
        .D(\zext_ln46_reg_1058_reg_n_0_[0] ),
        .Q(channel_descr_len_addr_reg_1082[0]),
        .R(1'b0));
  FDRE \channel_descr_len_addr_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(channel_descr_len_addr_reg_10820),
        .D(\zext_ln46_reg_1058_reg_n_0_[1] ),
        .Q(channel_descr_len_addr_reg_1082[1]),
        .R(1'b0));
  FDRE \channel_error_reg_486_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .Q(channel_error_reg_486),
        .R(ap_CS_fsm_state9));
  FDRE \dataPkt_data_V_1_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_88),
        .Q(dataPkt_data_V_1_reg_446[0]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_78),
        .Q(dataPkt_data_V_1_reg_446[10]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_77),
        .Q(dataPkt_data_V_1_reg_446[11]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_76),
        .Q(dataPkt_data_V_1_reg_446[12]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_75),
        .Q(dataPkt_data_V_1_reg_446[13]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_74),
        .Q(dataPkt_data_V_1_reg_446[14]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_73),
        .Q(dataPkt_data_V_1_reg_446[15]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_72),
        .Q(dataPkt_data_V_1_reg_446[16]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_71),
        .Q(dataPkt_data_V_1_reg_446[17]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_70),
        .Q(dataPkt_data_V_1_reg_446[18]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_69),
        .Q(dataPkt_data_V_1_reg_446[19]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_87),
        .Q(dataPkt_data_V_1_reg_446[1]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_68),
        .Q(dataPkt_data_V_1_reg_446[20]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_67),
        .Q(dataPkt_data_V_1_reg_446[21]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_66),
        .Q(dataPkt_data_V_1_reg_446[22]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_65),
        .Q(dataPkt_data_V_1_reg_446[23]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_64),
        .Q(dataPkt_data_V_1_reg_446[24]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_63),
        .Q(dataPkt_data_V_1_reg_446[25]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_62),
        .Q(dataPkt_data_V_1_reg_446[26]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_61),
        .Q(dataPkt_data_V_1_reg_446[27]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_60),
        .Q(dataPkt_data_V_1_reg_446[28]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_59),
        .Q(dataPkt_data_V_1_reg_446[29]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_86),
        .Q(dataPkt_data_V_1_reg_446[2]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_58),
        .Q(dataPkt_data_V_1_reg_446[30]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_57),
        .Q(dataPkt_data_V_1_reg_446[31]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_85),
        .Q(dataPkt_data_V_1_reg_446[3]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_84),
        .Q(dataPkt_data_V_1_reg_446[4]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_83),
        .Q(dataPkt_data_V_1_reg_446[5]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_82),
        .Q(dataPkt_data_V_1_reg_446[6]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_81),
        .Q(dataPkt_data_V_1_reg_446[7]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_80),
        .Q(dataPkt_data_V_1_reg_446[8]),
        .R(1'b0));
  FDRE \dataPkt_data_V_1_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_79),
        .Q(dataPkt_data_V_1_reg_446[9]),
        .R(1'b0));
  FDRE \dataPkt_dest_416_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(s_axi_ctrl_s_axi_U_n_16),
        .D(s_axi_ctrl_s_axi_U_n_15),
        .Q(dataPkt_dest_416_reg_520[0]),
        .R(1'b0));
  FDRE \dataPkt_dest_416_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(s_axi_ctrl_s_axi_U_n_16),
        .D(s_axi_ctrl_s_axi_U_n_14),
        .Q(dataPkt_dest_416_reg_520[1]),
        .R(1'b0));
  FDRE \dataPkt_dest_V_1_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_50),
        .Q(dataPkt_dest_V_1_reg_476[0]),
        .R(1'b0));
  FDRE \dataPkt_dest_V_1_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_49),
        .Q(dataPkt_dest_V_1_reg_476[1]),
        .R(1'b0));
  FDRE \dataPkt_keep_V_1_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_56),
        .Q(dataPkt_keep_V_1_reg_456[0]),
        .R(1'b0));
  FDRE \dataPkt_keep_V_1_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_55),
        .Q(dataPkt_keep_V_1_reg_456[1]),
        .R(1'b0));
  FDRE \dataPkt_keep_V_1_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_54),
        .Q(dataPkt_keep_V_1_reg_456[2]),
        .R(1'b0));
  FDRE \dataPkt_keep_V_1_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_53),
        .Q(dataPkt_keep_V_1_reg_456[3]),
        .R(1'b0));
  FDRE \dataPkt_last_V_1_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_48),
        .Q(dataPkt_last_V_1_reg_466),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \empty_64_reg_1169[31]_i_1 
       (.I0(mem_m_axi_U_n_5),
        .I1(\empty_64_reg_1169_reg[31]_i_2_n_4 ),
        .I2(ap_CS_fsm_state13),
        .O(empty_64_reg_1169));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_10 
       (.I0(tmp_fu_813_p4[13]),
        .I1(tmp_fu_813_p4[12]),
        .O(\empty_64_reg_1169[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_11 
       (.I0(tmp_fu_813_p4[11]),
        .I1(tmp_fu_813_p4[10]),
        .O(\empty_64_reg_1169[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_12 
       (.I0(tmp_fu_813_p4[9]),
        .I1(tmp_fu_813_p4[8]),
        .O(\empty_64_reg_1169[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_13 
       (.I0(tmp_fu_813_p4[7]),
        .I1(tmp_fu_813_p4[6]),
        .O(\empty_64_reg_1169[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_14 
       (.I0(tmp_fu_813_p4[5]),
        .I1(tmp_fu_813_p4[4]),
        .O(\empty_64_reg_1169[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_15 
       (.I0(tmp_fu_813_p4[3]),
        .I1(tmp_fu_813_p4[2]),
        .O(\empty_64_reg_1169[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_64_reg_1169[31]_i_16 
       (.I0(tmp_fu_813_p4[0]),
        .I1(tmp_fu_813_p4[1]),
        .O(\empty_64_reg_1169[31]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_64_reg_1169[31]_i_4 
       (.I0(tmp_fu_813_p4[22]),
        .O(\empty_64_reg_1169[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_5 
       (.I0(tmp_fu_813_p4[21]),
        .I1(tmp_fu_813_p4[20]),
        .O(\empty_64_reg_1169[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_6 
       (.I0(tmp_fu_813_p4[19]),
        .I1(tmp_fu_813_p4[18]),
        .O(\empty_64_reg_1169[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_7 
       (.I0(tmp_fu_813_p4[17]),
        .I1(tmp_fu_813_p4[16]),
        .O(\empty_64_reg_1169[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_8 
       (.I0(tmp_fu_813_p4[1]),
        .I1(tmp_fu_813_p4[0]),
        .O(\empty_64_reg_1169[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \empty_64_reg_1169[31]_i_9 
       (.I0(tmp_fu_813_p4[15]),
        .I1(tmp_fu_813_p4[14]),
        .O(\empty_64_reg_1169[31]_i_9_n_0 ));
  FDRE \empty_64_reg_1169_reg[0] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[0] ),
        .Q(\empty_64_reg_1169_reg_n_0_[0] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[10] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[1]),
        .Q(\empty_64_reg_1169_reg_n_0_[10] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[11] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[2]),
        .Q(\empty_64_reg_1169_reg_n_0_[11] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[12] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[3]),
        .Q(\empty_64_reg_1169_reg_n_0_[12] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[13] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[4]),
        .Q(\empty_64_reg_1169_reg_n_0_[13] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[14] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[5]),
        .Q(\empty_64_reg_1169_reg_n_0_[14] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[15] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[6]),
        .Q(\empty_64_reg_1169_reg_n_0_[15] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[16] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[7]),
        .Q(\empty_64_reg_1169_reg_n_0_[16] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[17] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[8]),
        .Q(\empty_64_reg_1169_reg_n_0_[17] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[18] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[9]),
        .Q(\empty_64_reg_1169_reg_n_0_[18] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[19] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[10]),
        .Q(\empty_64_reg_1169_reg_n_0_[19] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[1] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[1] ),
        .Q(\empty_64_reg_1169_reg_n_0_[1] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[20] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[11]),
        .Q(\empty_64_reg_1169_reg_n_0_[20] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[21] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[12]),
        .Q(\empty_64_reg_1169_reg_n_0_[21] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[22] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[13]),
        .Q(\empty_64_reg_1169_reg_n_0_[22] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[23] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[14]),
        .Q(\empty_64_reg_1169_reg_n_0_[23] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[24] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[15]),
        .Q(\empty_64_reg_1169_reg_n_0_[24] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[25] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[16]),
        .Q(\empty_64_reg_1169_reg_n_0_[25] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[26] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[17]),
        .Q(\empty_64_reg_1169_reg_n_0_[26] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[27] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[18]),
        .Q(\empty_64_reg_1169_reg_n_0_[27] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[28] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[19]),
        .Q(\empty_64_reg_1169_reg_n_0_[28] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[29] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[20]),
        .Q(\empty_64_reg_1169_reg_n_0_[29] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[2] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[2] ),
        .Q(\empty_64_reg_1169_reg_n_0_[2] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[30] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[21]),
        .Q(\empty_64_reg_1169_reg_n_0_[30] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[31] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[22]),
        .Q(\empty_64_reg_1169_reg_n_0_[31] ),
        .R(empty_64_reg_1169));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_64_reg_1169_reg[31]_i_2 
       (.CI(\empty_64_reg_1169_reg[31]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_64_reg_1169_reg[31]_i_2_CO_UNCONNECTED [7:4],\empty_64_reg_1169_reg[31]_i_2_n_4 ,\empty_64_reg_1169_reg[31]_i_2_n_5 ,\empty_64_reg_1169_reg[31]_i_2_n_6 ,\empty_64_reg_1169_reg[31]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,tmp_fu_813_p4[22],1'b0,1'b0,1'b0}),
        .O(\NLW_empty_64_reg_1169_reg[31]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\empty_64_reg_1169[31]_i_4_n_0 ,\empty_64_reg_1169[31]_i_5_n_0 ,\empty_64_reg_1169[31]_i_6_n_0 ,\empty_64_reg_1169[31]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_64_reg_1169_reg[31]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_64_reg_1169_reg[31]_i_3_n_0 ,\empty_64_reg_1169_reg[31]_i_3_n_1 ,\empty_64_reg_1169_reg[31]_i_3_n_2 ,\empty_64_reg_1169_reg[31]_i_3_n_3 ,\empty_64_reg_1169_reg[31]_i_3_n_4 ,\empty_64_reg_1169_reg[31]_i_3_n_5 ,\empty_64_reg_1169_reg[31]_i_3_n_6 ,\empty_64_reg_1169_reg[31]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\empty_64_reg_1169[31]_i_8_n_0 }),
        .O(\NLW_empty_64_reg_1169_reg[31]_i_3_O_UNCONNECTED [7:0]),
        .S({\empty_64_reg_1169[31]_i_9_n_0 ,\empty_64_reg_1169[31]_i_10_n_0 ,\empty_64_reg_1169[31]_i_11_n_0 ,\empty_64_reg_1169[31]_i_12_n_0 ,\empty_64_reg_1169[31]_i_13_n_0 ,\empty_64_reg_1169[31]_i_14_n_0 ,\empty_64_reg_1169[31]_i_15_n_0 ,\empty_64_reg_1169[31]_i_16_n_0 }));
  FDRE \empty_64_reg_1169_reg[3] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[3] ),
        .Q(\empty_64_reg_1169_reg_n_0_[3] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[4] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[4] ),
        .Q(\empty_64_reg_1169_reg_n_0_[4] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[5] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[5] ),
        .Q(\empty_64_reg_1169_reg_n_0_[5] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[6] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[6] ),
        .Q(\empty_64_reg_1169_reg_n_0_[6] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[7] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[7] ),
        .Q(\empty_64_reg_1169_reg_n_0_[7] ),
        .R(empty_64_reg_1169));
  FDRE \empty_64_reg_1169_reg[8] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(\len_remaining_1_reg_510_reg_n_0_[8] ),
        .Q(\empty_64_reg_1169_reg_n_0_[8] ),
        .R(empty_64_reg_1169));
  FDSE \empty_64_reg_1169_reg[9] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(tmp_fu_813_p4[0]),
        .Q(\empty_64_reg_1169_reg_n_0_[9] ),
        .S(empty_64_reg_1169));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_65_reg_1174[1]_i_1 
       (.I0(mem_m_axi_U_n_5),
        .I1(ap_CS_fsm_state13),
        .O(\empty_65_reg_1174[1]_i_1_n_0 ));
  FDRE \empty_65_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(s_axi_ctrl_s_axi_U_n_109),
        .Q(empty_65_reg_1174[0]),
        .R(1'b0));
  FDRE \empty_65_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(\empty_65_reg_1174[1]_i_1_n_0 ),
        .D(s_axi_ctrl_s_axi_U_n_108),
        .Q(empty_65_reg_1174[1]),
        .R(1'b0));
  FDSE \first_reg_498_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out),
        .Q(first_reg_498),
        .S(ap_CS_fsm_state9));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_2 grp_SimpleRxMCDMA_Pipeline_2_fu_570
       (.CO(exitcond2_fu_210_p2),
        .D(ap_NS_fsm[14:13]),
        .I_WDATA(grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_WDATA),
        .I_WSTRB(grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_WSTRB),
        .Q(channel_descr_addr_load_reg_1160),
        .\ap_CS_fsm_reg[13] (grp_SimpleRxMCDMA_Pipeline_2_fu_570_n_18),
        .\ap_CS_fsm_reg[13]_0 (mem_m_axi_U_n_4),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buffer_ce0(buffer_ce0),
        .buffer_index_reg(buffer_index_reg),
        .channel_descr_len_ce0(channel_descr_len_ce0),
        .dout_vld_reg(mem_m_axi_U_n_5),
        .\empty_49_reg_319_reg[1]_0 (p_cast24_fu_227_p1),
        .empty_52_fu_237_p1(empty_52_fu_237_p1),
        .\empty_57_reg_344_reg[16]_0 (empty_65_reg_1174),
        .\empty_57_reg_344_reg[16]_1 (buffer_U_n_15),
        .\empty_57_reg_344_reg[17]_0 (buffer_U_n_14),
        .\empty_57_reg_344_reg[18]_0 (buffer_U_n_13),
        .\empty_57_reg_344_reg[19]_0 (buffer_U_n_12),
        .\empty_57_reg_344_reg[20]_0 (buffer_U_n_11),
        .\empty_57_reg_344_reg[21]_0 (buffer_U_n_10),
        .\empty_57_reg_344_reg[22]_0 (buffer_U_n_9),
        .\empty_57_reg_344_reg[23]_0 (buffer_U_n_8),
        .grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0),
        .loop_index_fu_78(loop_index_fu_78),
        .mem_BREADY(mem_BREADY),
        .mem_reg(\icmp_ln117_reg_1165_reg_n_0_[0] ),
        .mem_reg_0({ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state11,ap_CS_fsm_state8}),
        .out({loop_index_fu_78_reg,grp_SimpleRxMCDMA_Pipeline_2_fu_570_buffer_r_address0}),
        .\p_cast1_reg_330_reg[29]_0 (grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_AWADDR),
        .\p_cast1_reg_330_reg[29]_1 ({\shl_ln_reg_1137_reg_n_0_[31] ,\shl_ln_reg_1137_reg_n_0_[30] ,\shl_ln_reg_1137_reg_n_0_[29] ,\shl_ln_reg_1137_reg_n_0_[28] ,\shl_ln_reg_1137_reg_n_0_[27] ,\shl_ln_reg_1137_reg_n_0_[26] ,\shl_ln_reg_1137_reg_n_0_[25] ,\shl_ln_reg_1137_reg_n_0_[24] ,\shl_ln_reg_1137_reg_n_0_[23] ,\shl_ln_reg_1137_reg_n_0_[22] ,\shl_ln_reg_1137_reg_n_0_[21] ,\shl_ln_reg_1137_reg_n_0_[20] ,\shl_ln_reg_1137_reg_n_0_[19] ,\shl_ln_reg_1137_reg_n_0_[18] ,\shl_ln_reg_1137_reg_n_0_[17] ,\shl_ln_reg_1137_reg_n_0_[16] ,\shl_ln_reg_1137_reg_n_0_[15] ,\shl_ln_reg_1137_reg_n_0_[14] ,\shl_ln_reg_1137_reg_n_0_[13] ,\shl_ln_reg_1137_reg_n_0_[12] ,\shl_ln_reg_1137_reg_n_0_[11] ,\shl_ln_reg_1137_reg_n_0_[10] ,\shl_ln_reg_1137_reg_n_0_[9] }),
        .\p_cast23_cast_reg_314_reg[31]_0 ({\empty_64_reg_1169_reg_n_0_[31] ,\empty_64_reg_1169_reg_n_0_[30] ,\empty_64_reg_1169_reg_n_0_[29] ,\empty_64_reg_1169_reg_n_0_[28] ,\empty_64_reg_1169_reg_n_0_[27] ,\empty_64_reg_1169_reg_n_0_[26] ,\empty_64_reg_1169_reg_n_0_[25] ,\empty_64_reg_1169_reg_n_0_[24] ,\empty_64_reg_1169_reg_n_0_[23] ,\empty_64_reg_1169_reg_n_0_[22] ,\empty_64_reg_1169_reg_n_0_[21] ,\empty_64_reg_1169_reg_n_0_[20] ,\empty_64_reg_1169_reg_n_0_[19] ,\empty_64_reg_1169_reg_n_0_[18] ,\empty_64_reg_1169_reg_n_0_[17] ,\empty_64_reg_1169_reg_n_0_[16] ,\empty_64_reg_1169_reg_n_0_[15] ,\empty_64_reg_1169_reg_n_0_[14] ,\empty_64_reg_1169_reg_n_0_[13] ,\empty_64_reg_1169_reg_n_0_[12] ,\empty_64_reg_1169_reg_n_0_[11] ,\empty_64_reg_1169_reg_n_0_[10] ,\empty_64_reg_1169_reg_n_0_[9] ,\empty_64_reg_1169_reg_n_0_[8] ,\empty_64_reg_1169_reg_n_0_[7] ,\empty_64_reg_1169_reg_n_0_[6] ,\empty_64_reg_1169_reg_n_0_[5] ,\empty_64_reg_1169_reg_n_0_[4] ,\empty_64_reg_1169_reg_n_0_[3] ,\empty_64_reg_1169_reg_n_0_[2] ,\empty_64_reg_1169_reg_n_0_[1] ,\empty_64_reg_1169_reg_n_0_[0] }));
  FDRE #(
    .INIT(1'b0)) 
    grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_m_axi_U_n_48),
        .Q(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5 grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583
       (.D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state18),
        .RX_stream_TLAST_int_regslice(RX_stream_TLAST_int_regslice),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_RX_stream_V_last_V_U_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_RX_stream_V_last_V_U_n_4),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4 grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532
       (.ADDRARDADDR(buffer_address0),
        .\B_V_data_1_state_reg[0] ({ap_CS_fsm_state18,ap_CS_fsm_state14,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .D(zext_ln46_fu_681_p1),
        .Q({tmp_fu_813_p4,\len_remaining_1_reg_510_reg_n_0_[8] ,\len_remaining_1_reg_510_reg_n_0_[7] ,\len_remaining_1_reg_510_reg_n_0_[6] ,\len_remaining_1_reg_510_reg_n_0_[5] ,\len_remaining_1_reg_510_reg_n_0_[4] ,\len_remaining_1_reg_510_reg_n_0_[3] ,\len_remaining_1_reg_510_reg_n_0_[2] ,\len_remaining_1_reg_510_reg_n_0_[1] ,\len_remaining_1_reg_510_reg_n_0_[0] }),
        .RX_stream_TLAST_int_regslice(RX_stream_TLAST_int_regslice),
        .RX_stream_TREADY_int_regslice(RX_stream_TREADY_int_regslice),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .WEA(buffer_we0),
        .\ap_CS_fsm_reg[10] (ap_NS_fsm[11:10]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_121),
        .ap_loop_init_int_reg(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_34),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\channel_error_1_fu_146[0]_i_42_0 (regslice_both_RX_stream_V_keep_V_U_n_4),
        .\channel_error_1_fu_146[0]_i_42_1 (RX_stream_TKEEP_int_regslice[0]),
        .\channel_error_1_fu_146[0]_i_42_2 (regslice_both_RX_stream_V_keep_V_U_n_9),
        .\channel_error_1_fu_146_reg[0]_0 (regslice_both_RX_stream_V_dest_V_U_n_2),
        .\channel_error_1_fu_146_reg[0]_1 (regslice_both_RX_stream_V_keep_V_U_n_10),
        .channel_error_reg_486(channel_error_reg_486),
        .\dataPkt_data_V_1_reg_446_reg[31] (tmp_data_V_reg_1036),
        .\dataPkt_data_V_fu_162_reg[31]_0 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_d0),
        .\dataPkt_data_V_fu_162_reg[31]_1 ({regslice_both_RX_stream_V_data_V_U_n_0,regslice_both_RX_stream_V_data_V_U_n_1,regslice_both_RX_stream_V_data_V_U_n_2,regslice_both_RX_stream_V_data_V_U_n_3,regslice_both_RX_stream_V_data_V_U_n_4,regslice_both_RX_stream_V_data_V_U_n_5,regslice_both_RX_stream_V_data_V_U_n_6,regslice_both_RX_stream_V_data_V_U_n_7,regslice_both_RX_stream_V_data_V_U_n_8,regslice_both_RX_stream_V_data_V_U_n_9,regslice_both_RX_stream_V_data_V_U_n_10,regslice_both_RX_stream_V_data_V_U_n_11,regslice_both_RX_stream_V_data_V_U_n_12,regslice_both_RX_stream_V_data_V_U_n_13,regslice_both_RX_stream_V_data_V_U_n_14,regslice_both_RX_stream_V_data_V_U_n_15,regslice_both_RX_stream_V_data_V_U_n_16,regslice_both_RX_stream_V_data_V_U_n_17,regslice_both_RX_stream_V_data_V_U_n_18,regslice_both_RX_stream_V_data_V_U_n_19,regslice_both_RX_stream_V_data_V_U_n_20,regslice_both_RX_stream_V_data_V_U_n_21,regslice_both_RX_stream_V_data_V_U_n_22,regslice_both_RX_stream_V_data_V_U_n_23,regslice_both_RX_stream_V_data_V_U_n_24,regslice_both_RX_stream_V_data_V_U_n_25,regslice_both_RX_stream_V_data_V_U_n_26,regslice_both_RX_stream_V_data_V_U_n_27,regslice_both_RX_stream_V_data_V_U_n_28,regslice_both_RX_stream_V_data_V_U_n_29,regslice_both_RX_stream_V_data_V_U_n_30,regslice_both_RX_stream_V_data_V_U_n_31}),
        .\dataPkt_dest_V_1_reg_476_reg[0] (\zext_ln46_reg_1058_reg_n_0_[0] ),
        .\dataPkt_dest_V_1_reg_476_reg[1] (\zext_ln46_reg_1058_reg_n_0_[1] ),
        .\dataPkt_dest_V_fu_150_reg[1]_0 (zext_ln117_fu_776_p1),
        .\dataPkt_dest_V_fu_150_reg[1]_1 ({regslice_both_RX_stream_V_dest_V_U_n_0,regslice_both_RX_stream_V_dest_V_U_n_1}),
        .\dataPkt_keep_V_1_reg_456_reg[3] (tmp_keep_V_reg_1041),
        .\dataPkt_keep_V_fu_158_reg[3]_0 ({regslice_both_RX_stream_V_keep_V_U_n_0,regslice_both_RX_stream_V_keep_V_U_n_1,regslice_both_RX_stream_V_keep_V_U_n_2,regslice_both_RX_stream_V_keep_V_U_n_3}),
        .\dataPkt_last_V_fu_154_reg[0]_0 (regslice_both_RX_stream_V_last_V_U_n_0),
        .first_reg_498(first_reg_498),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out),
        .out({loop_index_fu_78_reg,grp_SimpleRxMCDMA_Pipeline_2_fu_570_buffer_r_address0}),
        .ram_reg(\icmp_ln117_reg_1165_reg_n_0_[0] ),
        .shl_ln1_reg_1113(shl_ln1_reg_1113),
        .tmp_data_V_reg_10360(tmp_data_V_reg_10360),
        .\tmp_data_V_reg_1036_reg[31] ({grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_57,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_58,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_59,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_60,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_61,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_62,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_63,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_64,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_65,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_66,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_67,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_68,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_69,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_70,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_71,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_72,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_73,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_74,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_75,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_76,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_77,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_78,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_79,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_80,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_81,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_82,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_83,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_84,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_85,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_86,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_87,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_88}),
        .\tmp_keep_V_reg_1041_reg[3] ({grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_53,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_54,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_55,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_56}),
        .tmp_last_V_reg_1046(tmp_last_V_reg_1046),
        .\tmp_last_V_reg_1046_reg[0] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_48),
        .\zext_ln46_reg_1058_reg[1] ({grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_49,grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_50}));
  FDRE #(
    .INIT(1'b0)) 
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_121),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln117_reg_1165[0]_i_1 
       (.I0(mem_m_axi_U_n_5),
        .O(icmp_ln117_fu_807_p2));
  FDRE \icmp_ln117_reg_1165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(icmp_ln117_fu_807_p2),
        .Q(\icmp_ln117_reg_1165_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_49),
        .Q(\len_remaining_1_reg_510_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_39),
        .Q(tmp_fu_813_p4[1]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_38),
        .Q(tmp_fu_813_p4[2]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_37),
        .Q(tmp_fu_813_p4[3]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_36),
        .Q(tmp_fu_813_p4[4]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_35),
        .Q(tmp_fu_813_p4[5]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_34),
        .Q(tmp_fu_813_p4[6]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_33),
        .Q(tmp_fu_813_p4[7]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_32),
        .Q(tmp_fu_813_p4[8]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_31),
        .Q(tmp_fu_813_p4[9]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_30),
        .Q(tmp_fu_813_p4[10]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_48),
        .Q(\len_remaining_1_reg_510_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_29),
        .Q(tmp_fu_813_p4[11]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_28),
        .Q(tmp_fu_813_p4[12]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_27),
        .Q(tmp_fu_813_p4[13]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_26),
        .Q(tmp_fu_813_p4[14]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_25),
        .Q(tmp_fu_813_p4[15]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_24),
        .Q(tmp_fu_813_p4[16]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_23),
        .Q(tmp_fu_813_p4[17]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_22),
        .Q(tmp_fu_813_p4[18]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_21),
        .Q(tmp_fu_813_p4[19]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_20),
        .Q(tmp_fu_813_p4[20]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_47),
        .Q(\len_remaining_1_reg_510_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_19),
        .Q(tmp_fu_813_p4[21]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_18),
        .Q(tmp_fu_813_p4[22]),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_46),
        .Q(\len_remaining_1_reg_510_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_45),
        .Q(\len_remaining_1_reg_510_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_44),
        .Q(\len_remaining_1_reg_510_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_43),
        .Q(\len_remaining_1_reg_510_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_42),
        .Q(\len_remaining_1_reg_510_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_41),
        .Q(\len_remaining_1_reg_510_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \len_remaining_1_reg_510_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(s_axi_ctrl_s_axi_U_n_40),
        .Q(tmp_fu_813_p4[0]),
        .R(1'b0));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi mem_m_axi_U
       (.BREADYFromWriteUnit(BREADYFromWriteUnit),
        .CO(exitcond2_fu_210_p2),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .SR(s_axi_ctrl_s_axi_U_n_0),
        .\ap_CS_fsm_reg[12] (mem_m_axi_U_n_48),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[38] ({\^m_axi_mem_AWLEN ,\^m_axi_mem_AWADDR }),
        .din({grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_WSTRB,grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_WDATA}),
        .\dout_reg[36] ({m_axi_mem_WLAST,m_axi_mem_WSTRB,m_axi_mem_WDATA}),
        .flush(flush),
        .grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .\icmp_ln117_reg_1165_reg[0] (mem_m_axi_U_n_4),
        .in(grp_SimpleRxMCDMA_Pipeline_2_fu_570_m_axi_mem_AWADDR),
        .\len_remaining_1_reg_510_reg[9] (mem_m_axi_U_n_5),
        .loop_index_fu_78(loop_index_fu_78),
        .m_axi_mem_AWREADY(m_axi_mem_AWREADY),
        .m_axi_mem_AWVALID(m_axi_mem_AWVALID),
        .m_axi_mem_BVALID(m_axi_mem_BVALID),
        .m_axi_mem_RREADY(m_axi_mem_RREADY),
        .m_axi_mem_RVALID(m_axi_mem_RVALID),
        .m_axi_mem_WREADY(m_axi_mem_WREADY),
        .m_axi_mem_WVALID(m_axi_mem_WVALID),
        .m_axi_mem_flush_done(m_axi_mem_flush_done),
        .mem_BREADY(mem_BREADY),
        .mem_reg(\icmp_ln117_reg_1165_reg_n_0_[0] ),
        .mem_reg_0({tmp_fu_813_p4,\len_remaining_1_reg_510_reg_n_0_[8] ,\len_remaining_1_reg_510_reg_n_0_[7] ,\len_remaining_1_reg_510_reg_n_0_[6] ,\len_remaining_1_reg_510_reg_n_0_[5] ,\len_remaining_1_reg_510_reg_n_0_[4] ,\len_remaining_1_reg_510_reg_n_0_[3] ,\len_remaining_1_reg_510_reg_n_0_[2] ,\len_remaining_1_reg_510_reg_n_0_[1] ,\len_remaining_1_reg_510_reg_n_0_[0] }),
        .next_burst(\bus_write/next_burst ));
  FDRE \mem_transfers_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[0]),
        .Q(\mem_transfers_reg_435_reg_n_0_[0] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[10]),
        .Q(\mem_transfers_reg_435_reg_n_0_[10] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[11]),
        .Q(\mem_transfers_reg_435_reg_n_0_[11] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[12]),
        .Q(\mem_transfers_reg_435_reg_n_0_[12] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[13]),
        .Q(\mem_transfers_reg_435_reg_n_0_[13] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[14]),
        .Q(\mem_transfers_reg_435_reg_n_0_[14] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[15]),
        .Q(\mem_transfers_reg_435_reg_n_0_[15] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[16]),
        .Q(\mem_transfers_reg_435_reg_n_0_[16] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[17]),
        .Q(\mem_transfers_reg_435_reg_n_0_[17] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[18]),
        .Q(\mem_transfers_reg_435_reg_n_0_[18] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[19]),
        .Q(\mem_transfers_reg_435_reg_n_0_[19] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[1]),
        .Q(\mem_transfers_reg_435_reg_n_0_[1] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[20]),
        .Q(\mem_transfers_reg_435_reg_n_0_[20] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[21]),
        .Q(\mem_transfers_reg_435_reg_n_0_[21] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[22]),
        .Q(\mem_transfers_reg_435_reg_n_0_[22] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[23]),
        .Q(\mem_transfers_reg_435_reg_n_0_[23] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[24]),
        .Q(\mem_transfers_reg_435_reg_n_0_[24] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[25]),
        .Q(\mem_transfers_reg_435_reg_n_0_[25] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[26]),
        .Q(\mem_transfers_reg_435_reg_n_0_[26] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[27]),
        .Q(\mem_transfers_reg_435_reg_n_0_[27] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[28]),
        .Q(\mem_transfers_reg_435_reg_n_0_[28] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[29]),
        .Q(\mem_transfers_reg_435_reg_n_0_[29] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[2]),
        .Q(\mem_transfers_reg_435_reg_n_0_[2] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[30]),
        .Q(\mem_transfers_reg_435_reg_n_0_[30] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[31]),
        .Q(\mem_transfers_reg_435_reg_n_0_[31] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[32]),
        .Q(\mem_transfers_reg_435_reg_n_0_[32] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[33]),
        .Q(\mem_transfers_reg_435_reg_n_0_[33] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[34]),
        .Q(\mem_transfers_reg_435_reg_n_0_[34] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[35]),
        .Q(\mem_transfers_reg_435_reg_n_0_[35] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[36]),
        .Q(\mem_transfers_reg_435_reg_n_0_[36] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[37]),
        .Q(\mem_transfers_reg_435_reg_n_0_[37] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[38]),
        .Q(\mem_transfers_reg_435_reg_n_0_[38] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[39]),
        .Q(\mem_transfers_reg_435_reg_n_0_[39] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[3]),
        .Q(\mem_transfers_reg_435_reg_n_0_[3] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[40]),
        .Q(\mem_transfers_reg_435_reg_n_0_[40] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[41]),
        .Q(\mem_transfers_reg_435_reg_n_0_[41] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[42]),
        .Q(\mem_transfers_reg_435_reg_n_0_[42] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[43]),
        .Q(\mem_transfers_reg_435_reg_n_0_[43] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[44]),
        .Q(\mem_transfers_reg_435_reg_n_0_[44] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[45]),
        .Q(\mem_transfers_reg_435_reg_n_0_[45] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[46]),
        .Q(\mem_transfers_reg_435_reg_n_0_[46] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[47]),
        .Q(\mem_transfers_reg_435_reg_n_0_[47] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[48]),
        .Q(\mem_transfers_reg_435_reg_n_0_[48] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[49]),
        .Q(\mem_transfers_reg_435_reg_n_0_[49] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[4]),
        .Q(\mem_transfers_reg_435_reg_n_0_[4] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[50]),
        .Q(\mem_transfers_reg_435_reg_n_0_[50] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[51]),
        .Q(\mem_transfers_reg_435_reg_n_0_[51] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[52]),
        .Q(\mem_transfers_reg_435_reg_n_0_[52] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[53]),
        .Q(\mem_transfers_reg_435_reg_n_0_[53] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[54]),
        .Q(\mem_transfers_reg_435_reg_n_0_[54] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[55]),
        .Q(\mem_transfers_reg_435_reg_n_0_[55] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[56]),
        .Q(\mem_transfers_reg_435_reg_n_0_[56] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[57]),
        .Q(\mem_transfers_reg_435_reg_n_0_[57] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[58]),
        .Q(\mem_transfers_reg_435_reg_n_0_[58] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[59]),
        .Q(\mem_transfers_reg_435_reg_n_0_[59] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[5]),
        .Q(\mem_transfers_reg_435_reg_n_0_[5] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[60]),
        .Q(\mem_transfers_reg_435_reg_n_0_[60] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[61]),
        .Q(\mem_transfers_reg_435_reg_n_0_[61] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[62]),
        .Q(\mem_transfers_reg_435_reg_n_0_[62] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[63]),
        .Q(\mem_transfers_reg_435_reg_n_0_[63] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[6]),
        .Q(\mem_transfers_reg_435_reg_n_0_[6] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[7]),
        .Q(\mem_transfers_reg_435_reg_n_0_[7] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[8]),
        .Q(\mem_transfers_reg_435_reg_n_0_[8] ),
        .R(ap_CS_fsm_state9));
  FDRE \mem_transfers_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln53_reg_1100[9]),
        .Q(\mem_transfers_reg_435_reg_n_0_[9] ),
        .R(ap_CS_fsm_state9));
  LUT1 #(
    .INIT(2'h1)) 
    \n_remaining_channels_2_reg_1031[0]_i_1 
       (.I0(n_remaining_channels_fu_146[0]),
        .O(n_remaining_channels_2_fu_659_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \n_remaining_channels_2_reg_1031[1]_i_1 
       (.I0(n_remaining_channels_fu_146[0]),
        .I1(n_remaining_channels_fu_146[1]),
        .O(n_remaining_channels_2_fu_659_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \n_remaining_channels_2_reg_1031[2]_i_1 
       (.I0(n_remaining_channels_fu_146[1]),
        .I1(n_remaining_channels_fu_146[0]),
        .I2(n_remaining_channels_fu_146[2]),
        .O(n_remaining_channels_2_fu_659_p2[2]));
  FDRE \n_remaining_channels_2_reg_1031_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(n_remaining_channels_2_fu_659_p2[0]),
        .Q(n_remaining_channels_2_reg_1031[0]),
        .R(1'b0));
  FDRE \n_remaining_channels_2_reg_1031_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(n_remaining_channels_2_fu_659_p2[1]),
        .Q(n_remaining_channels_2_reg_1031[1]),
        .R(1'b0));
  FDRE \n_remaining_channels_2_reg_1031_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(n_remaining_channels_2_fu_659_p2[2]),
        .Q(n_remaining_channels_2_reg_1031[2]),
        .R(1'b0));
  FDRE \n_remaining_channels_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(n_remaining_channels_2_reg_1031[0]),
        .Q(n_remaining_channels_fu_146[0]),
        .R(ap_NS_fsm112_out));
  FDRE \n_remaining_channels_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(n_remaining_channels_2_reg_1031[1]),
        .Q(n_remaining_channels_fu_146[1]),
        .R(ap_NS_fsm112_out));
  FDRE \n_remaining_channels_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(n_remaining_channels_2_reg_1031[2]),
        .Q(n_remaining_channels_fu_146[2]),
        .R(ap_NS_fsm112_out));
  FDRE \n_remaining_channels_tot_3_reg_998_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(n_remaining_channels_tot_3_fu_626_p3[0]),
        .Q(n_remaining_channels_tot_3_reg_998[0]),
        .R(1'b0));
  FDRE \n_remaining_channels_tot_3_reg_998_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(n_remaining_channels_tot_3_fu_626_p3[1]),
        .Q(n_remaining_channels_tot_3_reg_998[1]),
        .R(1'b0));
  FDRE \n_remaining_channels_tot_4_reg_1023_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(n_remaining_channels_tot_4_fu_643_p3[0]),
        .Q(\n_remaining_channels_tot_4_reg_1023_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \n_remaining_channels_tot_4_reg_1023_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(n_remaining_channels_tot_4_fu_643_p3[1]),
        .Q(\n_remaining_channels_tot_4_reg_1023_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \n_remaining_channels_tot_4_reg_1023_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_axi_ctrl_s_axi_U_n_4),
        .Q(\n_remaining_channels_tot_4_reg_1023_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \n_remaining_channels_tot_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_axi_ctrl_s_axi_U_n_77),
        .Q(n_remaining_channels_tot_reg_947),
        .R(1'b0));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both regslice_both_RX_stream_V_data_V_U
       (.\B_V_data_1_payload_B_reg[31]_0 ({regslice_both_RX_stream_V_data_V_U_n_0,regslice_both_RX_stream_V_data_V_U_n_1,regslice_both_RX_stream_V_data_V_U_n_2,regslice_both_RX_stream_V_data_V_U_n_3,regslice_both_RX_stream_V_data_V_U_n_4,regslice_both_RX_stream_V_data_V_U_n_5,regslice_both_RX_stream_V_data_V_U_n_6,regslice_both_RX_stream_V_data_V_U_n_7,regslice_both_RX_stream_V_data_V_U_n_8,regslice_both_RX_stream_V_data_V_U_n_9,regslice_both_RX_stream_V_data_V_U_n_10,regslice_both_RX_stream_V_data_V_U_n_11,regslice_both_RX_stream_V_data_V_U_n_12,regslice_both_RX_stream_V_data_V_U_n_13,regslice_both_RX_stream_V_data_V_U_n_14,regslice_both_RX_stream_V_data_V_U_n_15,regslice_both_RX_stream_V_data_V_U_n_16,regslice_both_RX_stream_V_data_V_U_n_17,regslice_both_RX_stream_V_data_V_U_n_18,regslice_both_RX_stream_V_data_V_U_n_19,regslice_both_RX_stream_V_data_V_U_n_20,regslice_both_RX_stream_V_data_V_U_n_21,regslice_both_RX_stream_V_data_V_U_n_22,regslice_both_RX_stream_V_data_V_U_n_23,regslice_both_RX_stream_V_data_V_U_n_24,regslice_both_RX_stream_V_data_V_U_n_25,regslice_both_RX_stream_V_data_V_U_n_26,regslice_both_RX_stream_V_data_V_U_n_27,regslice_both_RX_stream_V_data_V_U_n_28,regslice_both_RX_stream_V_data_V_U_n_29,regslice_both_RX_stream_V_data_V_U_n_30,regslice_both_RX_stream_V_data_V_U_n_31}),
        .\B_V_data_1_payload_B_reg[31]_1 (RX_stream_TDATA_int_regslice),
        .D(ap_NS_fsm[6:5]),
        .Q(dataPkt_data_V_1_reg_446),
        .RX_stream_TDATA(RX_stream_TDATA),
        .RX_stream_TREADY_int_regslice(RX_stream_TREADY_int_regslice),
        .RX_stream_TVALID(RX_stream_TVALID),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .ack_in(RX_stream_TREADY),
        .\ap_CS_fsm_reg[5] ({ap_CS_fsm_state21,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dataPkt_data_V_fu_162_reg[31] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_34),
        .\n_remaining_channels_tot_4_reg_1023_reg[2] (regslice_both_RX_stream_V_data_V_U_n_36),
        .tmp_data_V_reg_10360(tmp_data_V_reg_10360),
        .\tmp_keep_V_reg_1041_reg[0] (\n_remaining_channels_tot_4_reg_1023_reg_n_0_[2] ),
        .\tmp_keep_V_reg_1041_reg[0]_0 (n_remaining_channels_fu_146),
        .\tmp_keep_V_reg_1041_reg[0]_1 (\n_remaining_channels_tot_4_reg_1023_reg_n_0_[1] ),
        .\tmp_keep_V_reg_1041_reg[0]_2 (\n_remaining_channels_tot_4_reg_1023_reg_n_0_[0] ));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both__parameterized2 regslice_both_RX_stream_V_dest_V_U
       (.\B_V_data_1_payload_A_reg[1]_0 (regslice_both_RX_stream_V_dest_V_U_n_2),
        .\B_V_data_1_payload_B_reg[1]_0 ({regslice_both_RX_stream_V_dest_V_U_n_0,regslice_both_RX_stream_V_dest_V_U_n_1}),
        .\B_V_data_1_payload_B_reg[1]_1 (zext_ln46_fu_681_p1),
        .D(channel_descr_enable_address0),
        .Q(dataPkt_dest_V_1_reg_476),
        .RX_stream_TDEST(RX_stream_TDEST),
        .RX_stream_TREADY_int_regslice(RX_stream_TREADY_int_regslice),
        .RX_stream_TVALID(RX_stream_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\channel_error_1_fu_146[0]_i_2 (\zext_ln46_reg_1058_reg_n_0_[1] ),
        .\dataPkt_dest_V_fu_150_reg[1] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_34),
        .\int_channel_descr_enable_shift0_reg[0] ({ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both__parameterized0 regslice_both_RX_stream_V_keep_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (regslice_both_RX_stream_V_keep_V_U_n_9),
        .\B_V_data_1_payload_A_reg[3]_0 (regslice_both_RX_stream_V_keep_V_U_n_10),
        .\B_V_data_1_payload_B_reg[3]_0 ({regslice_both_RX_stream_V_keep_V_U_n_0,regslice_both_RX_stream_V_keep_V_U_n_1,regslice_both_RX_stream_V_keep_V_U_n_2,regslice_both_RX_stream_V_keep_V_U_n_3}),
        .Q(dataPkt_keep_V_1_reg_456),
        .RX_stream_TKEEP(RX_stream_TKEEP),
        .RX_stream_TKEEP_int_regslice(RX_stream_TKEEP_int_regslice),
        .RX_stream_TREADY_int_regslice(RX_stream_TREADY_int_regslice),
        .RX_stream_TVALID(RX_stream_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dataPkt_keep_V_fu_158_reg[3] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_34),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1:0]),
        .\len_remaining_fu_138_reg[0] (regslice_both_RX_stream_V_keep_V_U_n_4));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both__parameterized1 regslice_both_RX_stream_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (regslice_both_RX_stream_V_last_V_U_n_4),
        .\B_V_data_1_payload_B_reg[0]_0 (regslice_both_RX_stream_V_last_V_U_n_0),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_RX_stream_V_last_V_U_n_5),
        .D(ap_NS_fsm[17]),
        .E(tmp_dest_V_2_loc_fu_1500),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state17}),
        .RX_stream_TLAST(RX_stream_TLAST),
        .RX_stream_TLAST_int_regslice(RX_stream_TLAST_int_regslice),
        .RX_stream_TREADY_int_regslice(RX_stream_TREADY_int_regslice),
        .RX_stream_TVALID(RX_stream_TVALID),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dataPkt_last_V_1_reg_466(dataPkt_last_V_1_reg_466),
        .\dataPkt_last_V_fu_154_reg[0] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_n_34),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi s_axi_ctrl_s_axi_U
       (.BREADYFromWriteUnit(BREADYFromWriteUnit),
        .CO(icmp_ln53_fu_724_p2),
        .D(n_remaining_channels_tot_3_fu_626_p3),
        .E(s_axi_ctrl_s_axi_U_n_16),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .SR(s_axi_ctrl_s_axi_U_n_0),
        .\ap_CS_fsm_reg[0] (regslice_both_RX_stream_V_data_V_U_n_36),
        .\ap_CS_fsm_reg[18] ({ap_NS_fsm[19],ap_NS_fsm[16],channel_descr_len_addr_reg_10820,ap_NS_fsm[1:0]}),
        .\ap_CS_fsm_reg[1] (s_axi_ctrl_s_axi_U_n_77),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_4_n_0 ),
        .\ap_CS_fsm_reg[2] (s_axi_ctrl_s_axi_U_n_76),
        .\ap_CS_fsm_reg[4] (s_axi_ctrl_s_axi_U_n_4),
        .\ap_CS_fsm_reg[6] (s_axi_ctrl_s_axi_U_n_75),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .channel_descr_addr_address0(zext_ln117_fu_776_p1),
        .channel_descr_addr_q0({s_axi_ctrl_s_axi_U_n_78,s_axi_ctrl_s_axi_U_n_79,s_axi_ctrl_s_axi_U_n_80,s_axi_ctrl_s_axi_U_n_81,s_axi_ctrl_s_axi_U_n_82,s_axi_ctrl_s_axi_U_n_83,s_axi_ctrl_s_axi_U_n_84,s_axi_ctrl_s_axi_U_n_85,s_axi_ctrl_s_axi_U_n_86,s_axi_ctrl_s_axi_U_n_87,s_axi_ctrl_s_axi_U_n_88,s_axi_ctrl_s_axi_U_n_89,s_axi_ctrl_s_axi_U_n_90,s_axi_ctrl_s_axi_U_n_91,s_axi_ctrl_s_axi_U_n_92,s_axi_ctrl_s_axi_U_n_93,s_axi_ctrl_s_axi_U_n_94,s_axi_ctrl_s_axi_U_n_95,s_axi_ctrl_s_axi_U_n_96,s_axi_ctrl_s_axi_U_n_97,s_axi_ctrl_s_axi_U_n_98,s_axi_ctrl_s_axi_U_n_99,s_axi_ctrl_s_axi_U_n_100,s_axi_ctrl_s_axi_U_n_101,s_axi_ctrl_s_axi_U_n_102,s_axi_ctrl_s_axi_U_n_103,s_axi_ctrl_s_axi_U_n_104,s_axi_ctrl_s_axi_U_n_105,s_axi_ctrl_s_axi_U_n_106,s_axi_ctrl_s_axi_U_n_107,s_axi_ctrl_s_axi_U_n_108,s_axi_ctrl_s_axi_U_n_109}),
        .channel_descr_enable_address0(channel_descr_enable_address0),
        .channel_descr_enable_load_3_reg_1069(channel_descr_enable_load_3_reg_1069),
        .channel_descr_enable_load_reg_973(channel_descr_enable_load_reg_973),
        .channel_descr_len_ce0(channel_descr_len_ce0),
        .channel_error_reg_486(channel_error_reg_486),
        .\dataPkt_dest_416_reg_520_reg[1] (tmp_dest_V_2_loc_fu_150),
        .flush(flush),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out),
        .int_ap_start_reg_0(ap_NS_fsm112_out),
        .\int_channel_descr_done_shift0_reg[1]_0 (dataPkt_dest_V_1_reg_476),
        .interrupt(interrupt),
        .m_axi_mem_BREADY(m_axi_mem_BREADY),
        .mem_reg({s_axi_ctrl_s_axi_U_n_18,s_axi_ctrl_s_axi_U_n_19,s_axi_ctrl_s_axi_U_n_20,s_axi_ctrl_s_axi_U_n_21,s_axi_ctrl_s_axi_U_n_22,s_axi_ctrl_s_axi_U_n_23,s_axi_ctrl_s_axi_U_n_24,s_axi_ctrl_s_axi_U_n_25,s_axi_ctrl_s_axi_U_n_26,s_axi_ctrl_s_axi_U_n_27,s_axi_ctrl_s_axi_U_n_28,s_axi_ctrl_s_axi_U_n_29,s_axi_ctrl_s_axi_U_n_30,s_axi_ctrl_s_axi_U_n_31,s_axi_ctrl_s_axi_U_n_32,s_axi_ctrl_s_axi_U_n_33,s_axi_ctrl_s_axi_U_n_34,s_axi_ctrl_s_axi_U_n_35,s_axi_ctrl_s_axi_U_n_36,s_axi_ctrl_s_axi_U_n_37,s_axi_ctrl_s_axi_U_n_38,s_axi_ctrl_s_axi_U_n_39,s_axi_ctrl_s_axi_U_n_40,s_axi_ctrl_s_axi_U_n_41,s_axi_ctrl_s_axi_U_n_42,s_axi_ctrl_s_axi_U_n_43,s_axi_ctrl_s_axi_U_n_44,s_axi_ctrl_s_axi_U_n_45,s_axi_ctrl_s_axi_U_n_46,s_axi_ctrl_s_axi_U_n_47,s_axi_ctrl_s_axi_U_n_48,s_axi_ctrl_s_axi_U_n_49}),
        .mem_reg_0(mem_transfers_tot_fu_714_p2),
        .mem_reg_1(\zext_ln46_reg_1058_reg_n_0_[0] ),
        .mem_reg_2(\zext_ln46_reg_1058_reg_n_0_[1] ),
        .mem_reg_3({\zext_ln117_reg_1127_reg_n_0_[1] ,\zext_ln117_reg_1127_reg_n_0_[0] }),
        .mem_reg_4({\mem_transfers_reg_435_reg_n_0_[63] ,\mem_transfers_reg_435_reg_n_0_[62] ,\mem_transfers_reg_435_reg_n_0_[61] ,\mem_transfers_reg_435_reg_n_0_[60] ,\mem_transfers_reg_435_reg_n_0_[59] ,\mem_transfers_reg_435_reg_n_0_[58] ,\mem_transfers_reg_435_reg_n_0_[57] ,\mem_transfers_reg_435_reg_n_0_[56] ,\mem_transfers_reg_435_reg_n_0_[55] ,\mem_transfers_reg_435_reg_n_0_[54] ,\mem_transfers_reg_435_reg_n_0_[53] ,\mem_transfers_reg_435_reg_n_0_[52] ,\mem_transfers_reg_435_reg_n_0_[51] ,\mem_transfers_reg_435_reg_n_0_[50] ,\mem_transfers_reg_435_reg_n_0_[49] ,\mem_transfers_reg_435_reg_n_0_[48] ,\mem_transfers_reg_435_reg_n_0_[47] ,\mem_transfers_reg_435_reg_n_0_[46] ,\mem_transfers_reg_435_reg_n_0_[45] ,\mem_transfers_reg_435_reg_n_0_[44] ,\mem_transfers_reg_435_reg_n_0_[43] ,\mem_transfers_reg_435_reg_n_0_[42] ,\mem_transfers_reg_435_reg_n_0_[41] ,\mem_transfers_reg_435_reg_n_0_[40] ,\mem_transfers_reg_435_reg_n_0_[39] ,\mem_transfers_reg_435_reg_n_0_[38] ,\mem_transfers_reg_435_reg_n_0_[37] ,\mem_transfers_reg_435_reg_n_0_[36] ,\mem_transfers_reg_435_reg_n_0_[35] ,\mem_transfers_reg_435_reg_n_0_[34] ,\mem_transfers_reg_435_reg_n_0_[33] ,\mem_transfers_reg_435_reg_n_0_[32] ,\mem_transfers_reg_435_reg_n_0_[31] ,\mem_transfers_reg_435_reg_n_0_[30] ,\mem_transfers_reg_435_reg_n_0_[29] ,\mem_transfers_reg_435_reg_n_0_[28] ,\mem_transfers_reg_435_reg_n_0_[27] ,\mem_transfers_reg_435_reg_n_0_[26] ,\mem_transfers_reg_435_reg_n_0_[25] ,\mem_transfers_reg_435_reg_n_0_[24] ,\mem_transfers_reg_435_reg_n_0_[23] ,\mem_transfers_reg_435_reg_n_0_[22] ,\mem_transfers_reg_435_reg_n_0_[21] ,\mem_transfers_reg_435_reg_n_0_[20] ,\mem_transfers_reg_435_reg_n_0_[19] ,\mem_transfers_reg_435_reg_n_0_[18] ,\mem_transfers_reg_435_reg_n_0_[17] ,\mem_transfers_reg_435_reg_n_0_[16] ,\mem_transfers_reg_435_reg_n_0_[15] ,\mem_transfers_reg_435_reg_n_0_[14] ,\mem_transfers_reg_435_reg_n_0_[13] ,\mem_transfers_reg_435_reg_n_0_[12] ,\mem_transfers_reg_435_reg_n_0_[11] ,\mem_transfers_reg_435_reg_n_0_[10] ,\mem_transfers_reg_435_reg_n_0_[9] ,\mem_transfers_reg_435_reg_n_0_[8] ,\mem_transfers_reg_435_reg_n_0_[7] ,\mem_transfers_reg_435_reg_n_0_[6] ,\mem_transfers_reg_435_reg_n_0_[5] ,\mem_transfers_reg_435_reg_n_0_[4] ,\mem_transfers_reg_435_reg_n_0_[3] ,\mem_transfers_reg_435_reg_n_0_[2] ,\mem_transfers_reg_435_reg_n_0_[1] ,\mem_transfers_reg_435_reg_n_0_[0] }),
        .mem_reg_5(channel_descr_len_addr_reg_1082),
        .mem_reg_6(dataPkt_dest_416_reg_520),
        .mem_reg_i_29(zext_ln53_reg_1092),
        .n_remaining_channels_tot_4_fu_643_p3(n_remaining_channels_tot_4_fu_643_p3),
        .\n_remaining_channels_tot_4_reg_1023_reg[1] (n_remaining_channels_tot_3_reg_998),
        .\n_remaining_channels_tot_4_reg_1023_reg[2] (\n_remaining_channels_tot_4_reg_1023_reg_n_0_[2] ),
        .n_remaining_channels_tot_reg_947(n_remaining_channels_tot_reg_947),
        .next_burst(\bus_write/next_burst ),
        .s_axi_s_axi_ctrl_ARADDR(s_axi_s_axi_ctrl_ARADDR),
        .s_axi_s_axi_ctrl_ARREADY(s_axi_s_axi_ctrl_ARREADY),
        .s_axi_s_axi_ctrl_ARVALID(s_axi_s_axi_ctrl_ARVALID),
        .s_axi_s_axi_ctrl_AWADDR(s_axi_s_axi_ctrl_AWADDR),
        .s_axi_s_axi_ctrl_AWREADY(s_axi_s_axi_ctrl_AWREADY),
        .s_axi_s_axi_ctrl_AWVALID(s_axi_s_axi_ctrl_AWVALID),
        .s_axi_s_axi_ctrl_BREADY(s_axi_s_axi_ctrl_BREADY),
        .s_axi_s_axi_ctrl_BVALID(s_axi_s_axi_ctrl_BVALID),
        .s_axi_s_axi_ctrl_RDATA(s_axi_s_axi_ctrl_RDATA),
        .s_axi_s_axi_ctrl_RREADY(s_axi_s_axi_ctrl_RREADY),
        .s_axi_s_axi_ctrl_RVALID(s_axi_s_axi_ctrl_RVALID),
        .s_axi_s_axi_ctrl_WDATA(s_axi_s_axi_ctrl_WDATA),
        .s_axi_s_axi_ctrl_WREADY(s_axi_s_axi_ctrl_WREADY),
        .s_axi_s_axi_ctrl_WSTRB(s_axi_s_axi_ctrl_WSTRB),
        .s_axi_s_axi_ctrl_WVALID(s_axi_s_axi_ctrl_WVALID),
        .s_axi_s_axi_ctrl_flush_done(s_axi_s_axi_ctrl_flush_done),
        .\tmp_dest_V_2_loc_fu_150_reg[1] ({s_axi_ctrl_s_axi_U_n_14,s_axi_ctrl_s_axi_U_n_15}),
        .tmp_last_V_reg_1046(tmp_last_V_reg_1046));
  FDRE s_axi_s_axi_ctrl_flush_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(m_axi_mem_flush_done),
        .Q(s_axi_s_axi_ctrl_flush_done),
        .R(1'b0));
  FDRE \shl_ln1_reg_1113_reg[9] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(buffer_index_reg),
        .Q(shl_ln1_reg_1113),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[1]),
        .Q(\shl_ln_reg_1137_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[2]),
        .Q(\shl_ln_reg_1137_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[3]),
        .Q(\shl_ln_reg_1137_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[4]),
        .Q(\shl_ln_reg_1137_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[5]),
        .Q(\shl_ln_reg_1137_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[6]),
        .Q(\shl_ln_reg_1137_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[7]),
        .Q(\shl_ln_reg_1137_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[8]),
        .Q(\shl_ln_reg_1137_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[9]),
        .Q(\shl_ln_reg_1137_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[10]),
        .Q(\shl_ln_reg_1137_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[11]),
        .Q(\shl_ln_reg_1137_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[12]),
        .Q(\shl_ln_reg_1137_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[13]),
        .Q(\shl_ln_reg_1137_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[14]),
        .Q(\shl_ln_reg_1137_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[15]),
        .Q(\shl_ln_reg_1137_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[16]),
        .Q(\shl_ln_reg_1137_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[17]),
        .Q(\shl_ln_reg_1137_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[18]),
        .Q(\shl_ln_reg_1137_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[19]),
        .Q(\shl_ln_reg_1137_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[20]),
        .Q(\shl_ln_reg_1137_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[21]),
        .Q(\shl_ln_reg_1137_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[22]),
        .Q(\shl_ln_reg_1137_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1137_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(trunc_ln53_reg_1105[0]),
        .Q(\shl_ln_reg_1137_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[0]),
        .Q(tmp_data_V_reg_1036[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[10] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[10]),
        .Q(tmp_data_V_reg_1036[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[11] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[11]),
        .Q(tmp_data_V_reg_1036[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[12] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[12]),
        .Q(tmp_data_V_reg_1036[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[13] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[13]),
        .Q(tmp_data_V_reg_1036[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[14] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[14]),
        .Q(tmp_data_V_reg_1036[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[15] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[15]),
        .Q(tmp_data_V_reg_1036[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[16] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[16]),
        .Q(tmp_data_V_reg_1036[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[17] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[17]),
        .Q(tmp_data_V_reg_1036[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[18] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[18]),
        .Q(tmp_data_V_reg_1036[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[19] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[19]),
        .Q(tmp_data_V_reg_1036[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[1]),
        .Q(tmp_data_V_reg_1036[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[20] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[20]),
        .Q(tmp_data_V_reg_1036[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[21] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[21]),
        .Q(tmp_data_V_reg_1036[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[22] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[22]),
        .Q(tmp_data_V_reg_1036[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[23] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[23]),
        .Q(tmp_data_V_reg_1036[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[24] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[24]),
        .Q(tmp_data_V_reg_1036[24]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[25] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[25]),
        .Q(tmp_data_V_reg_1036[25]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[26] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[26]),
        .Q(tmp_data_V_reg_1036[26]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[27] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[27]),
        .Q(tmp_data_V_reg_1036[27]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[28] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[28]),
        .Q(tmp_data_V_reg_1036[28]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[29] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[29]),
        .Q(tmp_data_V_reg_1036[29]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[2]),
        .Q(tmp_data_V_reg_1036[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[30] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[30]),
        .Q(tmp_data_V_reg_1036[30]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[31] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[31]),
        .Q(tmp_data_V_reg_1036[31]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[3]),
        .Q(tmp_data_V_reg_1036[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[4]),
        .Q(tmp_data_V_reg_1036[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[5]),
        .Q(tmp_data_V_reg_1036[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[6]),
        .Q(tmp_data_V_reg_1036[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[7]),
        .Q(tmp_data_V_reg_1036[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[8] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[8]),
        .Q(tmp_data_V_reg_1036[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_1036_reg[9] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TDATA_int_regslice[9]),
        .Q(tmp_data_V_reg_1036[9]),
        .R(1'b0));
  FDRE \tmp_dest_V_2_loc_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(tmp_dest_V_2_loc_fu_1500),
        .D(zext_ln46_fu_681_p1[0]),
        .Q(tmp_dest_V_2_loc_fu_150[0]),
        .R(1'b0));
  FDRE \tmp_dest_V_2_loc_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(tmp_dest_V_2_loc_fu_1500),
        .D(zext_ln46_fu_681_p1[1]),
        .Q(tmp_dest_V_2_loc_fu_150[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TKEEP_int_regslice[0]),
        .Q(tmp_keep_V_reg_1041[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1041_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TKEEP_int_regslice[1]),
        .Q(tmp_keep_V_reg_1041[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1041_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TKEEP_int_regslice[2]),
        .Q(tmp_keep_V_reg_1041[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_1041_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TKEEP_int_regslice[3]),
        .Q(tmp_keep_V_reg_1041[3]),
        .R(1'b0));
  FDRE \tmp_last_V_reg_1046_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(RX_stream_TLAST_int_regslice),
        .Q(tmp_last_V_reg_1046),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln53_reg_1105[22]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(icmp_ln53_fu_724_p2),
        .I2(channel_error_reg_486),
        .O(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0));
  FDRE \trunc_ln53_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[0] ),
        .Q(trunc_ln53_reg_1105[0]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[10] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[10] ),
        .Q(trunc_ln53_reg_1105[10]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[11] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[11] ),
        .Q(trunc_ln53_reg_1105[11]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[12] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[12] ),
        .Q(trunc_ln53_reg_1105[12]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[13] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[13] ),
        .Q(trunc_ln53_reg_1105[13]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[14] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[14] ),
        .Q(trunc_ln53_reg_1105[14]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[15] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[15] ),
        .Q(trunc_ln53_reg_1105[15]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[16] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[16] ),
        .Q(trunc_ln53_reg_1105[16]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[17] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[17] ),
        .Q(trunc_ln53_reg_1105[17]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[18] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[18] ),
        .Q(trunc_ln53_reg_1105[18]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[19] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[19] ),
        .Q(trunc_ln53_reg_1105[19]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[1] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[1] ),
        .Q(trunc_ln53_reg_1105[1]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[20] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[20] ),
        .Q(trunc_ln53_reg_1105[20]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[21] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[21] ),
        .Q(trunc_ln53_reg_1105[21]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[22] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[22] ),
        .Q(trunc_ln53_reg_1105[22]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[2] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[2] ),
        .Q(trunc_ln53_reg_1105[2]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[3] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[3] ),
        .Q(trunc_ln53_reg_1105[3]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[4] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[4] ),
        .Q(trunc_ln53_reg_1105[4]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[5] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[5] ),
        .Q(trunc_ln53_reg_1105[5]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[6] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[6] ),
        .Q(trunc_ln53_reg_1105[6]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[7] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[7] ),
        .Q(trunc_ln53_reg_1105[7]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[8] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[8] ),
        .Q(trunc_ln53_reg_1105[8]),
        .R(1'b0));
  FDRE \trunc_ln53_reg_1105_reg[9] 
       (.C(ap_clk),
        .CE(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .D(\mem_transfers_reg_435_reg_n_0_[9] ),
        .Q(trunc_ln53_reg_1105[9]),
        .R(1'b0));
  FDRE \zext_ln117_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(zext_ln117_fu_776_p1[0]),
        .Q(\zext_ln117_reg_1127_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \zext_ln117_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(zext_ln117_fu_776_p1[1]),
        .Q(\zext_ln117_reg_1127_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \zext_ln46_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(zext_ln46_fu_681_p1[0]),
        .Q(\zext_ln46_reg_1058_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \zext_ln46_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_10360),
        .D(zext_ln46_fu_681_p1[1]),
        .Q(\zext_ln46_reg_1058_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[0]),
        .Q(zext_ln53_reg_1092[0]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[10]),
        .Q(zext_ln53_reg_1092[10]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[11]),
        .Q(zext_ln53_reg_1092[11]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[12]),
        .Q(zext_ln53_reg_1092[12]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[13]),
        .Q(zext_ln53_reg_1092[13]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[14]),
        .Q(zext_ln53_reg_1092[14]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[15]),
        .Q(zext_ln53_reg_1092[15]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[16]),
        .Q(zext_ln53_reg_1092[16]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[17]),
        .Q(zext_ln53_reg_1092[17]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[18]),
        .Q(zext_ln53_reg_1092[18]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[19]),
        .Q(zext_ln53_reg_1092[19]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[1]),
        .Q(zext_ln53_reg_1092[1]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[20]),
        .Q(zext_ln53_reg_1092[20]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[21]),
        .Q(zext_ln53_reg_1092[21]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[22]),
        .Q(zext_ln53_reg_1092[22]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[23]),
        .Q(zext_ln53_reg_1092[23]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[2]),
        .Q(zext_ln53_reg_1092[2]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[3]),
        .Q(zext_ln53_reg_1092[3]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[4]),
        .Q(zext_ln53_reg_1092[4]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[5]),
        .Q(zext_ln53_reg_1092[5]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[6]),
        .Q(zext_ln53_reg_1092[6]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[7]),
        .Q(zext_ln53_reg_1092[7]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[8]),
        .Q(zext_ln53_reg_1092[8]),
        .R(1'b0));
  FDRE \zext_ln53_reg_1092_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(mem_transfers_tot_fu_714_p2[9]),
        .Q(zext_ln53_reg_1092[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_2" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_2
   (ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter8,
    CO,
    out,
    \empty_49_reg_319_reg[1]_0 ,
    buffer_ce0,
    D,
    \ap_CS_fsm_reg[13] ,
    channel_descr_len_ce0,
    mem_BREADY,
    \p_cast1_reg_330_reg[29]_0 ,
    I_WDATA,
    I_WSTRB,
    ap_rst_n_inv,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg,
    ap_block_pp0_stage0_11001,
    Q,
    \p_cast1_reg_330_reg[29]_1 ,
    \empty_57_reg_344_reg[16]_0 ,
    empty_52_fu_237_p1,
    mem_reg,
    mem_reg_0,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0,
    buffer_index_reg,
    \ap_CS_fsm_reg[13]_0 ,
    dout_vld_reg,
    \p_cast23_cast_reg_314_reg[31]_0 ,
    \empty_57_reg_344_reg[23]_0 ,
    \empty_57_reg_344_reg[22]_0 ,
    \empty_57_reg_344_reg[21]_0 ,
    \empty_57_reg_344_reg[20]_0 ,
    \empty_57_reg_344_reg[19]_0 ,
    \empty_57_reg_344_reg[18]_0 ,
    \empty_57_reg_344_reg[17]_0 ,
    \empty_57_reg_344_reg[16]_1 ,
    loop_index_fu_78);
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output ap_enable_reg_pp0_iter8;
  output [0:0]CO;
  output [7:0]out;
  output [1:0]\empty_49_reg_319_reg[1]_0 ;
  output buffer_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[13] ;
  output channel_descr_len_ce0;
  output mem_BREADY;
  output [29:0]\p_cast1_reg_330_reg[29]_0 ;
  output [31:0]I_WDATA;
  output [3:0]I_WSTRB;
  input ap_rst_n_inv;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  input ap_block_pp0_stage0_11001;
  input [31:0]Q;
  input [22:0]\p_cast1_reg_330_reg[29]_1 ;
  input [1:0]\empty_57_reg_344_reg[16]_0 ;
  input [7:0]empty_52_fu_237_p1;
  input mem_reg;
  input [3:0]mem_reg_0;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0;
  input [0:0]buffer_index_reg;
  input \ap_CS_fsm_reg[13]_0 ;
  input dout_vld_reg;
  input [31:0]\p_cast23_cast_reg_314_reg[31]_0 ;
  input \empty_57_reg_344_reg[23]_0 ;
  input \empty_57_reg_344_reg[22]_0 ;
  input \empty_57_reg_344_reg[21]_0 ;
  input \empty_57_reg_344_reg[20]_0 ;
  input \empty_57_reg_344_reg[19]_0 ;
  input \empty_57_reg_344_reg[18]_0 ;
  input \empty_57_reg_344_reg[17]_0 ;
  input \empty_57_reg_344_reg[16]_1 ;
  input loop_index_fu_78;

  wire [0:0]CO;
  wire [1:0]D;
  wire [31:0]I_WDATA;
  wire [3:0]I_WSTRB;
  wire [31:0]Q;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_0;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_loop_exit_ready_pp0_iter8_reg_i_1_n_0;
  wire ap_rst_n_inv;
  wire buffer_ce0;
  wire [0:0]buffer_index_reg;
  wire channel_descr_len_ce0;
  wire dout_vld_reg;
  wire [1:0]\empty_49_reg_319_reg[1]_0 ;
  wire [7:0]empty_52_fu_237_p1;
  wire \empty_56_reg_339[0]_i_1_n_0 ;
  wire \empty_56_reg_339[2]_i_1_n_0 ;
  wire \empty_56_reg_339[3]_i_1_n_0 ;
  wire \empty_57_reg_344[10]_i_1_n_0 ;
  wire \empty_57_reg_344[11]_i_1_n_0 ;
  wire \empty_57_reg_344[12]_i_1_n_0 ;
  wire \empty_57_reg_344[13]_i_1_n_0 ;
  wire \empty_57_reg_344[14]_i_1_n_0 ;
  wire \empty_57_reg_344[15]_i_1_n_0 ;
  wire \empty_57_reg_344[15]_i_2_n_0 ;
  wire \empty_57_reg_344[31]_i_1_n_0 ;
  wire \empty_57_reg_344[8]_i_1_n_0 ;
  wire \empty_57_reg_344[9]_i_1_n_0 ;
  wire [1:0]\empty_57_reg_344_reg[16]_0 ;
  wire \empty_57_reg_344_reg[16]_1 ;
  wire \empty_57_reg_344_reg[17]_0 ;
  wire \empty_57_reg_344_reg[18]_0 ;
  wire \empty_57_reg_344_reg[19]_0 ;
  wire \empty_57_reg_344_reg[20]_0 ;
  wire \empty_57_reg_344_reg[21]_0 ;
  wire \empty_57_reg_344_reg[22]_0 ;
  wire \empty_57_reg_344_reg[23]_0 ;
  wire [63:0]empty_60_fu_204_p2;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_ready;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0;
  wire loop_index_fu_78;
  wire \loop_index_fu_78[0]_i_10_n_0 ;
  wire \loop_index_fu_78[0]_i_11_n_0 ;
  wire \loop_index_fu_78[0]_i_12_n_0 ;
  wire \loop_index_fu_78[0]_i_14_n_0 ;
  wire \loop_index_fu_78[0]_i_15_n_0 ;
  wire \loop_index_fu_78[0]_i_16_n_0 ;
  wire \loop_index_fu_78[0]_i_17_n_0 ;
  wire \loop_index_fu_78[0]_i_18_n_0 ;
  wire \loop_index_fu_78[0]_i_19_n_0 ;
  wire \loop_index_fu_78[0]_i_20_n_0 ;
  wire \loop_index_fu_78[0]_i_21_n_0 ;
  wire \loop_index_fu_78[0]_i_25_n_0 ;
  wire \loop_index_fu_78[0]_i_26_n_0 ;
  wire \loop_index_fu_78[0]_i_27_n_0 ;
  wire \loop_index_fu_78[0]_i_28_n_0 ;
  wire \loop_index_fu_78[0]_i_29_n_0 ;
  wire \loop_index_fu_78[0]_i_30_n_0 ;
  wire \loop_index_fu_78[0]_i_31_n_0 ;
  wire \loop_index_fu_78[0]_i_32_n_0 ;
  wire \loop_index_fu_78[0]_i_7_n_0 ;
  wire \loop_index_fu_78[0]_i_8_n_0 ;
  wire \loop_index_fu_78[0]_i_9_n_0 ;
  wire [1:0]loop_index_fu_78_reg;
  wire \loop_index_fu_78_reg[0]_i_13_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_13_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_13_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_13_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_13_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_13_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_13_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_13_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_22_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_22_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_22_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_22_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_22_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_22_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_23_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_24_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_33_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_34_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_35_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_36_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_37_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_10 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_11 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_12 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_13 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_14 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_15 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_8 ;
  wire \loop_index_fu_78_reg[0]_i_3_n_9 ;
  wire \loop_index_fu_78_reg[0]_i_4_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_4_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_4_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_4_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_4_n_7 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_0 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_1 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_2 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_3 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_4 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_5 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_6 ;
  wire \loop_index_fu_78_reg[0]_i_6_n_7 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_0 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_1 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_10 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_11 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_12 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_13 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_14 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_15 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_2 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_3 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_4 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_5 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_6 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_7 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_8 ;
  wire \loop_index_fu_78_reg[16]_i_1_n_9 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_0 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_1 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_10 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_11 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_12 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_13 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_14 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_15 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_2 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_3 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_4 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_5 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_6 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_7 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_8 ;
  wire \loop_index_fu_78_reg[24]_i_1_n_9 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_0 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_1 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_10 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_11 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_12 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_13 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_14 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_15 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_2 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_3 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_4 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_5 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_6 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_7 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_8 ;
  wire \loop_index_fu_78_reg[32]_i_1_n_9 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_0 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_1 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_10 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_11 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_12 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_13 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_14 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_15 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_2 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_3 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_4 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_5 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_6 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_7 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_8 ;
  wire \loop_index_fu_78_reg[40]_i_1_n_9 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_0 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_1 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_10 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_11 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_12 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_13 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_14 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_15 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_2 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_3 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_4 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_5 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_6 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_7 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_8 ;
  wire \loop_index_fu_78_reg[48]_i_1_n_9 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_1 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_10 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_11 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_12 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_13 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_14 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_15 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_2 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_3 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_4 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_5 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_6 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_7 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_8 ;
  wire \loop_index_fu_78_reg[56]_i_1_n_9 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_0 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_1 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_10 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_11 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_12 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_13 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_14 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_15 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_2 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_3 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_4 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_5 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_6 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_7 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_8 ;
  wire \loop_index_fu_78_reg[8]_i_1_n_9 ;
  wire [63:10]loop_index_fu_78_reg__0;
  wire mem_BREADY;
  wire mem_reg;
  wire [3:0]mem_reg_0;
  wire mem_reg_i_17__0_n_0;
  wire [7:0]out;
  wire [29:0]p_0_in;
  wire \p_cast1_reg_330[13]_i_10_n_0 ;
  wire \p_cast1_reg_330[13]_i_11_n_0 ;
  wire \p_cast1_reg_330[13]_i_12_n_0 ;
  wire \p_cast1_reg_330[13]_i_13_n_0 ;
  wire \p_cast1_reg_330[13]_i_14_n_0 ;
  wire \p_cast1_reg_330[13]_i_15_n_0 ;
  wire \p_cast1_reg_330[13]_i_16_n_0 ;
  wire \p_cast1_reg_330[13]_i_17_n_0 ;
  wire \p_cast1_reg_330[13]_i_2_n_0 ;
  wire \p_cast1_reg_330[13]_i_3_n_0 ;
  wire \p_cast1_reg_330[13]_i_4_n_0 ;
  wire \p_cast1_reg_330[13]_i_5_n_0 ;
  wire \p_cast1_reg_330[13]_i_6_n_0 ;
  wire \p_cast1_reg_330[13]_i_7_n_0 ;
  wire \p_cast1_reg_330[13]_i_8_n_0 ;
  wire \p_cast1_reg_330[13]_i_9_n_0 ;
  wire \p_cast1_reg_330[21]_i_10_n_0 ;
  wire \p_cast1_reg_330[21]_i_11_n_0 ;
  wire \p_cast1_reg_330[21]_i_12_n_0 ;
  wire \p_cast1_reg_330[21]_i_13_n_0 ;
  wire \p_cast1_reg_330[21]_i_14_n_0 ;
  wire \p_cast1_reg_330[21]_i_15_n_0 ;
  wire \p_cast1_reg_330[21]_i_16_n_0 ;
  wire \p_cast1_reg_330[21]_i_17_n_0 ;
  wire \p_cast1_reg_330[21]_i_2_n_0 ;
  wire \p_cast1_reg_330[21]_i_3_n_0 ;
  wire \p_cast1_reg_330[21]_i_4_n_0 ;
  wire \p_cast1_reg_330[21]_i_5_n_0 ;
  wire \p_cast1_reg_330[21]_i_6_n_0 ;
  wire \p_cast1_reg_330[21]_i_7_n_0 ;
  wire \p_cast1_reg_330[21]_i_8_n_0 ;
  wire \p_cast1_reg_330[21]_i_9_n_0 ;
  wire \p_cast1_reg_330[29]_i_10_n_0 ;
  wire \p_cast1_reg_330[29]_i_11_n_0 ;
  wire \p_cast1_reg_330[29]_i_12_n_0 ;
  wire \p_cast1_reg_330[29]_i_13_n_0 ;
  wire \p_cast1_reg_330[29]_i_14_n_0 ;
  wire \p_cast1_reg_330[29]_i_15_n_0 ;
  wire \p_cast1_reg_330[29]_i_16_n_0 ;
  wire \p_cast1_reg_330[29]_i_2_n_0 ;
  wire \p_cast1_reg_330[29]_i_3_n_0 ;
  wire \p_cast1_reg_330[29]_i_4_n_0 ;
  wire \p_cast1_reg_330[29]_i_5_n_0 ;
  wire \p_cast1_reg_330[29]_i_6_n_0 ;
  wire \p_cast1_reg_330[29]_i_7_n_0 ;
  wire \p_cast1_reg_330[29]_i_8_n_0 ;
  wire \p_cast1_reg_330[29]_i_9_n_0 ;
  wire \p_cast1_reg_330[5]_i_10_n_0 ;
  wire \p_cast1_reg_330[5]_i_11_n_0 ;
  wire \p_cast1_reg_330[5]_i_12_n_0 ;
  wire \p_cast1_reg_330[5]_i_13_n_0 ;
  wire \p_cast1_reg_330[5]_i_14_n_0 ;
  wire \p_cast1_reg_330[5]_i_15_n_0 ;
  wire \p_cast1_reg_330[5]_i_16_n_0 ;
  wire \p_cast1_reg_330[5]_i_2_n_0 ;
  wire \p_cast1_reg_330[5]_i_3_n_0 ;
  wire \p_cast1_reg_330[5]_i_4_n_0 ;
  wire \p_cast1_reg_330[5]_i_5_n_0 ;
  wire \p_cast1_reg_330[5]_i_6_n_0 ;
  wire \p_cast1_reg_330[5]_i_7_n_0 ;
  wire \p_cast1_reg_330[5]_i_8_n_0 ;
  wire \p_cast1_reg_330[5]_i_9_n_0 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_0 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_1 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_2 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_3 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_4 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_5 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_6 ;
  wire \p_cast1_reg_330_reg[13]_i_1_n_7 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_0 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_1 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_2 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_3 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_4 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_5 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_6 ;
  wire \p_cast1_reg_330_reg[21]_i_1_n_7 ;
  wire [29:0]\p_cast1_reg_330_reg[29]_0 ;
  wire [22:0]\p_cast1_reg_330_reg[29]_1 ;
  wire \p_cast1_reg_330_reg[29]_i_1_n_1 ;
  wire \p_cast1_reg_330_reg[29]_i_1_n_2 ;
  wire \p_cast1_reg_330_reg[29]_i_1_n_3 ;
  wire \p_cast1_reg_330_reg[29]_i_1_n_4 ;
  wire \p_cast1_reg_330_reg[29]_i_1_n_5 ;
  wire \p_cast1_reg_330_reg[29]_i_1_n_6 ;
  wire \p_cast1_reg_330_reg[29]_i_1_n_7 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_0 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_1 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_2 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_3 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_4 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_5 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_6 ;
  wire \p_cast1_reg_330_reg[5]_i_1_n_7 ;
  wire [31:0]p_cast23_cast_reg_314;
  wire [31:0]\p_cast23_cast_reg_314_reg[31]_0 ;
  wire [0:0]p_cast25_fu_249_p1;
  wire [7:0]\NLW_loop_index_fu_78_reg[0]_i_13_O_UNCONNECTED ;
  wire [7:6]\NLW_loop_index_fu_78_reg[0]_i_22_CO_UNCONNECTED ;
  wire [7:7]\NLW_loop_index_fu_78_reg[0]_i_22_O_UNCONNECTED ;
  wire [7:6]\NLW_loop_index_fu_78_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_loop_index_fu_78_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_loop_index_fu_78_reg[0]_i_6_O_UNCONNECTED ;
  wire [7:7]\NLW_loop_index_fu_78_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_cast1_reg_330_reg[29]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_p_cast1_reg_330_reg[5]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0000C2CA)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001),
        .I3(CO),
        .I4(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_SimpleRxMCDMA_Pipeline_2_fu_570/ap_loop_exit_ready_pp0_iter6_reg_reg_srl5 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter6_reg_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001),
        .I2(CO),
        .O(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_0),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_loop_exit_ready_pp0_iter8_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter8_reg),
        .I1(ap_loop_exit_ready_pp0_iter7_reg),
        .I2(ap_block_pp0_stage0_11001),
        .O(ap_loop_exit_ready_pp0_iter8_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter8_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter8_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter8_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008F880000)) 
    dout_vld_i_2
       (.I0(mem_reg_0[2]),
        .I1(dout_vld_reg),
        .I2(mem_reg),
        .I3(mem_reg_0[3]),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(ap_block_pp0_stage0_11001),
        .O(mem_BREADY));
  FDRE \empty_49_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(loop_index_fu_78_reg[0]),
        .Q(\empty_49_reg_319_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \empty_49_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(loop_index_fu_78_reg[1]),
        .Q(\empty_49_reg_319_reg[1]_0 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \empty_56_reg_339[0]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .O(\empty_56_reg_339[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_56_reg_339[1]_i_1 
       (.I0(\empty_57_reg_344_reg[16]_0 [0]),
        .I1(\empty_49_reg_319_reg[1]_0 [0]),
        .O(p_cast25_fu_249_p1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h9006)) 
    \empty_56_reg_339[2]_i_1 
       (.I0(\empty_57_reg_344_reg[16]_0 [1]),
        .I1(\empty_49_reg_319_reg[1]_0 [1]),
        .I2(\empty_49_reg_319_reg[1]_0 [0]),
        .I3(\empty_57_reg_344_reg[16]_0 [0]),
        .O(\empty_56_reg_339[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0660)) 
    \empty_56_reg_339[3]_i_1 
       (.I0(\empty_57_reg_344_reg[16]_0 [1]),
        .I1(\empty_49_reg_319_reg[1]_0 [1]),
        .I2(\empty_49_reg_319_reg[1]_0 [0]),
        .I3(\empty_57_reg_344_reg[16]_0 [0]),
        .O(\empty_56_reg_339[3]_i_1_n_0 ));
  FDRE \empty_56_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_56_reg_339[0]_i_1_n_0 ),
        .Q(I_WSTRB[0]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_56_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_cast25_fu_249_p1),
        .Q(I_WSTRB[1]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_56_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_56_reg_339[2]_i_1_n_0 ),
        .Q(I_WSTRB[2]),
        .R(1'b0));
  FDRE \empty_56_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_56_reg_339[3]_i_1_n_0 ),
        .Q(I_WSTRB[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[10]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[2]),
        .O(\empty_57_reg_344[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[11]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[3]),
        .O(\empty_57_reg_344[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[12]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[4]),
        .O(\empty_57_reg_344[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[13]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[5]),
        .O(\empty_57_reg_344[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[14]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[6]),
        .O(\empty_57_reg_344[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00009666)) 
    \empty_57_reg_344[15]_i_1 
       (.I0(\empty_57_reg_344_reg[16]_0 [1]),
        .I1(\empty_49_reg_319_reg[1]_0 [1]),
        .I2(\empty_49_reg_319_reg[1]_0 [0]),
        .I3(\empty_57_reg_344_reg[16]_0 [0]),
        .I4(ap_block_pp0_stage0_11001),
        .O(\empty_57_reg_344[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[15]_i_2 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[7]),
        .O(\empty_57_reg_344[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00006999)) 
    \empty_57_reg_344[31]_i_1 
       (.I0(\empty_57_reg_344_reg[16]_0 [1]),
        .I1(\empty_49_reg_319_reg[1]_0 [1]),
        .I2(\empty_49_reg_319_reg[1]_0 [0]),
        .I3(\empty_57_reg_344_reg[16]_0 [0]),
        .I4(ap_block_pp0_stage0_11001),
        .O(\empty_57_reg_344[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[8]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[0]),
        .O(\empty_57_reg_344[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \empty_57_reg_344[9]_i_1 
       (.I0(\empty_49_reg_319_reg[1]_0 [0]),
        .I1(\empty_57_reg_344_reg[16]_0 [0]),
        .I2(empty_52_fu_237_p1[1]),
        .O(\empty_57_reg_344[9]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[16]_1 ),
        .Q(I_WDATA[0]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[10]_i_1_n_0 ),
        .Q(I_WDATA[10]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[11]_i_1_n_0 ),
        .Q(I_WDATA[11]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[12]_i_1_n_0 ),
        .Q(I_WDATA[12]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[13]_i_1_n_0 ),
        .Q(I_WDATA[13]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[14]_i_1_n_0 ),
        .Q(I_WDATA[14]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[15]_i_2_n_0 ),
        .Q(I_WDATA[15]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[16]_1 ),
        .Q(I_WDATA[16]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[17]_0 ),
        .Q(I_WDATA[17]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[18]_0 ),
        .Q(I_WDATA[18]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[19]_0 ),
        .Q(I_WDATA[19]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[17]_0 ),
        .Q(I_WDATA[1]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[20]_0 ),
        .Q(I_WDATA[20]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[21]_0 ),
        .Q(I_WDATA[21]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[22]_0 ),
        .Q(I_WDATA[22]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[23]_0 ),
        .Q(I_WDATA[23]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[8]_i_1_n_0 ),
        .Q(I_WDATA[24]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[9]_i_1_n_0 ),
        .Q(I_WDATA[25]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[10]_i_1_n_0 ),
        .Q(I_WDATA[26]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[11]_i_1_n_0 ),
        .Q(I_WDATA[27]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[12]_i_1_n_0 ),
        .Q(I_WDATA[28]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[13]_i_1_n_0 ),
        .Q(I_WDATA[29]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[18]_0 ),
        .Q(I_WDATA[2]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[14]_i_1_n_0 ),
        .Q(I_WDATA[30]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[15]_i_2_n_0 ),
        .Q(I_WDATA[31]),
        .R(\empty_57_reg_344[31]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[19]_0 ),
        .Q(I_WDATA[3]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[20]_0 ),
        .Q(I_WDATA[4]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[21]_0 ),
        .Q(I_WDATA[5]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[22]_0 ),
        .Q(I_WDATA[6]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344_reg[23]_0 ),
        .Q(I_WDATA[7]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[8]_i_1_n_0 ),
        .Q(I_WDATA[8]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  FDRE \empty_57_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_57_reg_344[9]_i_1_n_0 ),
        .Q(I_WDATA[9]),
        .R(\empty_57_reg_344[15]_i_1_n_0 ));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_flow_control_loop_pipe_sequential_init_5 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter8_reg(ap_loop_exit_ready_pp0_iter8_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buffer_index_reg(buffer_index_reg),
        .buffer_index_reg_0_sp_1(mem_reg_i_17__0_n_0),
        .channel_descr_len_ce0(channel_descr_len_ce0),
        .clear(flow_control_loop_pipe_sequential_init_U_n_4),
        .grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .mem_reg({mem_reg_0[3:2],mem_reg_0[0]}),
        .mem_reg_0(mem_reg));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_10 
       (.I0(empty_60_fu_204_p2[56]),
        .I1(empty_60_fu_204_p2[55]),
        .I2(empty_60_fu_204_p2[54]),
        .O(\loop_index_fu_78[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_11 
       (.I0(empty_60_fu_204_p2[53]),
        .I1(empty_60_fu_204_p2[52]),
        .I2(empty_60_fu_204_p2[51]),
        .O(\loop_index_fu_78[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_12 
       (.I0(empty_60_fu_204_p2[50]),
        .I1(empty_60_fu_204_p2[49]),
        .I2(empty_60_fu_204_p2[48]),
        .O(\loop_index_fu_78[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_14 
       (.I0(empty_60_fu_204_p2[47]),
        .I1(empty_60_fu_204_p2[46]),
        .I2(empty_60_fu_204_p2[45]),
        .O(\loop_index_fu_78[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_15 
       (.I0(empty_60_fu_204_p2[44]),
        .I1(empty_60_fu_204_p2[43]),
        .I2(empty_60_fu_204_p2[42]),
        .O(\loop_index_fu_78[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_16 
       (.I0(empty_60_fu_204_p2[41]),
        .I1(empty_60_fu_204_p2[40]),
        .I2(empty_60_fu_204_p2[39]),
        .O(\loop_index_fu_78[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_17 
       (.I0(empty_60_fu_204_p2[38]),
        .I1(empty_60_fu_204_p2[37]),
        .I2(empty_60_fu_204_p2[36]),
        .O(\loop_index_fu_78[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_18 
       (.I0(empty_60_fu_204_p2[35]),
        .I1(empty_60_fu_204_p2[34]),
        .I2(empty_60_fu_204_p2[33]),
        .O(\loop_index_fu_78[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \loop_index_fu_78[0]_i_19 
       (.I0(empty_60_fu_204_p2[30]),
        .I1(p_cast23_cast_reg_314[30]),
        .I2(empty_60_fu_204_p2[32]),
        .I3(p_cast23_cast_reg_314[31]),
        .I4(empty_60_fu_204_p2[31]),
        .O(\loop_index_fu_78[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_20 
       (.I0(empty_60_fu_204_p2[27]),
        .I1(p_cast23_cast_reg_314[27]),
        .I2(p_cast23_cast_reg_314[29]),
        .I3(empty_60_fu_204_p2[29]),
        .I4(p_cast23_cast_reg_314[28]),
        .I5(empty_60_fu_204_p2[28]),
        .O(\loop_index_fu_78[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_21 
       (.I0(empty_60_fu_204_p2[24]),
        .I1(p_cast23_cast_reg_314[24]),
        .I2(p_cast23_cast_reg_314[26]),
        .I3(empty_60_fu_204_p2[26]),
        .I4(p_cast23_cast_reg_314[25]),
        .I5(empty_60_fu_204_p2[25]),
        .O(\loop_index_fu_78[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_25 
       (.I0(empty_60_fu_204_p2[21]),
        .I1(p_cast23_cast_reg_314[21]),
        .I2(p_cast23_cast_reg_314[23]),
        .I3(empty_60_fu_204_p2[23]),
        .I4(p_cast23_cast_reg_314[22]),
        .I5(empty_60_fu_204_p2[22]),
        .O(\loop_index_fu_78[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_26 
       (.I0(empty_60_fu_204_p2[18]),
        .I1(p_cast23_cast_reg_314[18]),
        .I2(p_cast23_cast_reg_314[20]),
        .I3(empty_60_fu_204_p2[20]),
        .I4(p_cast23_cast_reg_314[19]),
        .I5(empty_60_fu_204_p2[19]),
        .O(\loop_index_fu_78[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_27 
       (.I0(empty_60_fu_204_p2[15]),
        .I1(p_cast23_cast_reg_314[15]),
        .I2(p_cast23_cast_reg_314[17]),
        .I3(empty_60_fu_204_p2[17]),
        .I4(p_cast23_cast_reg_314[16]),
        .I5(empty_60_fu_204_p2[16]),
        .O(\loop_index_fu_78[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_28 
       (.I0(empty_60_fu_204_p2[12]),
        .I1(p_cast23_cast_reg_314[12]),
        .I2(p_cast23_cast_reg_314[14]),
        .I3(empty_60_fu_204_p2[14]),
        .I4(p_cast23_cast_reg_314[13]),
        .I5(empty_60_fu_204_p2[13]),
        .O(\loop_index_fu_78[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_29 
       (.I0(empty_60_fu_204_p2[9]),
        .I1(p_cast23_cast_reg_314[9]),
        .I2(p_cast23_cast_reg_314[11]),
        .I3(empty_60_fu_204_p2[11]),
        .I4(p_cast23_cast_reg_314[10]),
        .I5(empty_60_fu_204_p2[10]),
        .O(\loop_index_fu_78[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_30 
       (.I0(empty_60_fu_204_p2[6]),
        .I1(p_cast23_cast_reg_314[6]),
        .I2(p_cast23_cast_reg_314[8]),
        .I3(empty_60_fu_204_p2[8]),
        .I4(p_cast23_cast_reg_314[7]),
        .I5(empty_60_fu_204_p2[7]),
        .O(\loop_index_fu_78[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \loop_index_fu_78[0]_i_31 
       (.I0(empty_60_fu_204_p2[3]),
        .I1(p_cast23_cast_reg_314[3]),
        .I2(p_cast23_cast_reg_314[5]),
        .I3(empty_60_fu_204_p2[5]),
        .I4(p_cast23_cast_reg_314[4]),
        .I5(empty_60_fu_204_p2[4]),
        .O(\loop_index_fu_78[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \loop_index_fu_78[0]_i_32 
       (.I0(loop_index_fu_78_reg[0]),
        .I1(p_cast23_cast_reg_314[0]),
        .I2(p_cast23_cast_reg_314[2]),
        .I3(empty_60_fu_204_p2[2]),
        .I4(p_cast23_cast_reg_314[1]),
        .I5(empty_60_fu_204_p2[1]),
        .O(\loop_index_fu_78[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_index_fu_78[0]_i_5 
       (.I0(loop_index_fu_78_reg[0]),
        .O(empty_60_fu_204_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_index_fu_78[0]_i_7 
       (.I0(empty_60_fu_204_p2[63]),
        .O(\loop_index_fu_78[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_8 
       (.I0(empty_60_fu_204_p2[62]),
        .I1(empty_60_fu_204_p2[61]),
        .I2(empty_60_fu_204_p2[60]),
        .O(\loop_index_fu_78[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \loop_index_fu_78[0]_i_9 
       (.I0(empty_60_fu_204_p2[59]),
        .I1(empty_60_fu_204_p2[58]),
        .I2(empty_60_fu_204_p2[57]),
        .O(\loop_index_fu_78[0]_i_9_n_0 ));
  FDRE \loop_index_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_15 ),
        .Q(loop_index_fu_78_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  CARRY8 \loop_index_fu_78_reg[0]_i_13 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_13_n_0 ,\loop_index_fu_78_reg[0]_i_13_n_1 ,\loop_index_fu_78_reg[0]_i_13_n_2 ,\loop_index_fu_78_reg[0]_i_13_n_3 ,\loop_index_fu_78_reg[0]_i_13_n_4 ,\loop_index_fu_78_reg[0]_i_13_n_5 ,\loop_index_fu_78_reg[0]_i_13_n_6 ,\loop_index_fu_78_reg[0]_i_13_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop_index_fu_78_reg[0]_i_13_O_UNCONNECTED [7:0]),
        .S({\loop_index_fu_78[0]_i_25_n_0 ,\loop_index_fu_78[0]_i_26_n_0 ,\loop_index_fu_78[0]_i_27_n_0 ,\loop_index_fu_78[0]_i_28_n_0 ,\loop_index_fu_78[0]_i_29_n_0 ,\loop_index_fu_78[0]_i_30_n_0 ,\loop_index_fu_78[0]_i_31_n_0 ,\loop_index_fu_78[0]_i_32_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_22 
       (.CI(\loop_index_fu_78_reg[0]_i_23_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loop_index_fu_78_reg[0]_i_22_CO_UNCONNECTED [7:6],\loop_index_fu_78_reg[0]_i_22_n_2 ,\loop_index_fu_78_reg[0]_i_22_n_3 ,\loop_index_fu_78_reg[0]_i_22_n_4 ,\loop_index_fu_78_reg[0]_i_22_n_5 ,\loop_index_fu_78_reg[0]_i_22_n_6 ,\loop_index_fu_78_reg[0]_i_22_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loop_index_fu_78_reg[0]_i_22_O_UNCONNECTED [7],empty_60_fu_204_p2[63:57]}),
        .S({1'b0,loop_index_fu_78_reg__0[63:57]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_23 
       (.CI(\loop_index_fu_78_reg[0]_i_24_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_23_n_0 ,\loop_index_fu_78_reg[0]_i_23_n_1 ,\loop_index_fu_78_reg[0]_i_23_n_2 ,\loop_index_fu_78_reg[0]_i_23_n_3 ,\loop_index_fu_78_reg[0]_i_23_n_4 ,\loop_index_fu_78_reg[0]_i_23_n_5 ,\loop_index_fu_78_reg[0]_i_23_n_6 ,\loop_index_fu_78_reg[0]_i_23_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(empty_60_fu_204_p2[56:49]),
        .S(loop_index_fu_78_reg__0[56:49]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_24 
       (.CI(\loop_index_fu_78_reg[0]_i_33_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_24_n_0 ,\loop_index_fu_78_reg[0]_i_24_n_1 ,\loop_index_fu_78_reg[0]_i_24_n_2 ,\loop_index_fu_78_reg[0]_i_24_n_3 ,\loop_index_fu_78_reg[0]_i_24_n_4 ,\loop_index_fu_78_reg[0]_i_24_n_5 ,\loop_index_fu_78_reg[0]_i_24_n_6 ,\loop_index_fu_78_reg[0]_i_24_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(empty_60_fu_204_p2[48:41]),
        .S(loop_index_fu_78_reg__0[48:41]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_3_n_0 ,\loop_index_fu_78_reg[0]_i_3_n_1 ,\loop_index_fu_78_reg[0]_i_3_n_2 ,\loop_index_fu_78_reg[0]_i_3_n_3 ,\loop_index_fu_78_reg[0]_i_3_n_4 ,\loop_index_fu_78_reg[0]_i_3_n_5 ,\loop_index_fu_78_reg[0]_i_3_n_6 ,\loop_index_fu_78_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\loop_index_fu_78_reg[0]_i_3_n_8 ,\loop_index_fu_78_reg[0]_i_3_n_9 ,\loop_index_fu_78_reg[0]_i_3_n_10 ,\loop_index_fu_78_reg[0]_i_3_n_11 ,\loop_index_fu_78_reg[0]_i_3_n_12 ,\loop_index_fu_78_reg[0]_i_3_n_13 ,\loop_index_fu_78_reg[0]_i_3_n_14 ,\loop_index_fu_78_reg[0]_i_3_n_15 }),
        .S({out[5:0],loop_index_fu_78_reg[1],empty_60_fu_204_p2[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_33 
       (.CI(\loop_index_fu_78_reg[0]_i_34_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_33_n_0 ,\loop_index_fu_78_reg[0]_i_33_n_1 ,\loop_index_fu_78_reg[0]_i_33_n_2 ,\loop_index_fu_78_reg[0]_i_33_n_3 ,\loop_index_fu_78_reg[0]_i_33_n_4 ,\loop_index_fu_78_reg[0]_i_33_n_5 ,\loop_index_fu_78_reg[0]_i_33_n_6 ,\loop_index_fu_78_reg[0]_i_33_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(empty_60_fu_204_p2[40:33]),
        .S(loop_index_fu_78_reg__0[40:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_34 
       (.CI(\loop_index_fu_78_reg[0]_i_35_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_34_n_0 ,\loop_index_fu_78_reg[0]_i_34_n_1 ,\loop_index_fu_78_reg[0]_i_34_n_2 ,\loop_index_fu_78_reg[0]_i_34_n_3 ,\loop_index_fu_78_reg[0]_i_34_n_4 ,\loop_index_fu_78_reg[0]_i_34_n_5 ,\loop_index_fu_78_reg[0]_i_34_n_6 ,\loop_index_fu_78_reg[0]_i_34_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(empty_60_fu_204_p2[32:25]),
        .S(loop_index_fu_78_reg__0[32:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_35 
       (.CI(\loop_index_fu_78_reg[0]_i_36_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_35_n_0 ,\loop_index_fu_78_reg[0]_i_35_n_1 ,\loop_index_fu_78_reg[0]_i_35_n_2 ,\loop_index_fu_78_reg[0]_i_35_n_3 ,\loop_index_fu_78_reg[0]_i_35_n_4 ,\loop_index_fu_78_reg[0]_i_35_n_5 ,\loop_index_fu_78_reg[0]_i_35_n_6 ,\loop_index_fu_78_reg[0]_i_35_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(empty_60_fu_204_p2[24:17]),
        .S(loop_index_fu_78_reg__0[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_36 
       (.CI(\loop_index_fu_78_reg[0]_i_37_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_36_n_0 ,\loop_index_fu_78_reg[0]_i_36_n_1 ,\loop_index_fu_78_reg[0]_i_36_n_2 ,\loop_index_fu_78_reg[0]_i_36_n_3 ,\loop_index_fu_78_reg[0]_i_36_n_4 ,\loop_index_fu_78_reg[0]_i_36_n_5 ,\loop_index_fu_78_reg[0]_i_36_n_6 ,\loop_index_fu_78_reg[0]_i_36_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(empty_60_fu_204_p2[16:9]),
        .S({loop_index_fu_78_reg__0[16:10],out[7]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loop_index_fu_78_reg[0]_i_37 
       (.CI(loop_index_fu_78_reg[0]),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_37_n_0 ,\loop_index_fu_78_reg[0]_i_37_n_1 ,\loop_index_fu_78_reg[0]_i_37_n_2 ,\loop_index_fu_78_reg[0]_i_37_n_3 ,\loop_index_fu_78_reg[0]_i_37_n_4 ,\loop_index_fu_78_reg[0]_i_37_n_5 ,\loop_index_fu_78_reg[0]_i_37_n_6 ,\loop_index_fu_78_reg[0]_i_37_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(empty_60_fu_204_p2[8:1]),
        .S({out[6:0],loop_index_fu_78_reg[1]}));
  CARRY8 \loop_index_fu_78_reg[0]_i_4 
       (.CI(\loop_index_fu_78_reg[0]_i_6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loop_index_fu_78_reg[0]_i_4_CO_UNCONNECTED [7:6],CO,\loop_index_fu_78_reg[0]_i_4_n_3 ,\loop_index_fu_78_reg[0]_i_4_n_4 ,\loop_index_fu_78_reg[0]_i_4_n_5 ,\loop_index_fu_78_reg[0]_i_4_n_6 ,\loop_index_fu_78_reg[0]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop_index_fu_78_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\loop_index_fu_78[0]_i_7_n_0 ,\loop_index_fu_78[0]_i_8_n_0 ,\loop_index_fu_78[0]_i_9_n_0 ,\loop_index_fu_78[0]_i_10_n_0 ,\loop_index_fu_78[0]_i_11_n_0 ,\loop_index_fu_78[0]_i_12_n_0 }));
  CARRY8 \loop_index_fu_78_reg[0]_i_6 
       (.CI(\loop_index_fu_78_reg[0]_i_13_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[0]_i_6_n_0 ,\loop_index_fu_78_reg[0]_i_6_n_1 ,\loop_index_fu_78_reg[0]_i_6_n_2 ,\loop_index_fu_78_reg[0]_i_6_n_3 ,\loop_index_fu_78_reg[0]_i_6_n_4 ,\loop_index_fu_78_reg[0]_i_6_n_5 ,\loop_index_fu_78_reg[0]_i_6_n_6 ,\loop_index_fu_78_reg[0]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loop_index_fu_78_reg[0]_i_6_O_UNCONNECTED [7:0]),
        .S({\loop_index_fu_78[0]_i_14_n_0 ,\loop_index_fu_78[0]_i_15_n_0 ,\loop_index_fu_78[0]_i_16_n_0 ,\loop_index_fu_78[0]_i_17_n_0 ,\loop_index_fu_78[0]_i_18_n_0 ,\loop_index_fu_78[0]_i_19_n_0 ,\loop_index_fu_78[0]_i_20_n_0 ,\loop_index_fu_78[0]_i_21_n_0 }));
  FDRE \loop_index_fu_78_reg[10] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_13 ),
        .Q(loop_index_fu_78_reg__0[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[11] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_12 ),
        .Q(loop_index_fu_78_reg__0[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[12] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_11 ),
        .Q(loop_index_fu_78_reg__0[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[13] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_10 ),
        .Q(loop_index_fu_78_reg__0[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[14] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_9 ),
        .Q(loop_index_fu_78_reg__0[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[15] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_8 ),
        .Q(loop_index_fu_78_reg__0[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[16] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_15 ),
        .Q(loop_index_fu_78_reg__0[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[16]_i_1 
       (.CI(\loop_index_fu_78_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[16]_i_1_n_0 ,\loop_index_fu_78_reg[16]_i_1_n_1 ,\loop_index_fu_78_reg[16]_i_1_n_2 ,\loop_index_fu_78_reg[16]_i_1_n_3 ,\loop_index_fu_78_reg[16]_i_1_n_4 ,\loop_index_fu_78_reg[16]_i_1_n_5 ,\loop_index_fu_78_reg[16]_i_1_n_6 ,\loop_index_fu_78_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_fu_78_reg[16]_i_1_n_8 ,\loop_index_fu_78_reg[16]_i_1_n_9 ,\loop_index_fu_78_reg[16]_i_1_n_10 ,\loop_index_fu_78_reg[16]_i_1_n_11 ,\loop_index_fu_78_reg[16]_i_1_n_12 ,\loop_index_fu_78_reg[16]_i_1_n_13 ,\loop_index_fu_78_reg[16]_i_1_n_14 ,\loop_index_fu_78_reg[16]_i_1_n_15 }),
        .S(loop_index_fu_78_reg__0[23:16]));
  FDRE \loop_index_fu_78_reg[17] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_14 ),
        .Q(loop_index_fu_78_reg__0[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[18] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_13 ),
        .Q(loop_index_fu_78_reg__0[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[19] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_12 ),
        .Q(loop_index_fu_78_reg__0[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_14 ),
        .Q(loop_index_fu_78_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[20] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_11 ),
        .Q(loop_index_fu_78_reg__0[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[21] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_10 ),
        .Q(loop_index_fu_78_reg__0[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[22] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_9 ),
        .Q(loop_index_fu_78_reg__0[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[23] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[16]_i_1_n_8 ),
        .Q(loop_index_fu_78_reg__0[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[24] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_15 ),
        .Q(loop_index_fu_78_reg__0[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[24]_i_1 
       (.CI(\loop_index_fu_78_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[24]_i_1_n_0 ,\loop_index_fu_78_reg[24]_i_1_n_1 ,\loop_index_fu_78_reg[24]_i_1_n_2 ,\loop_index_fu_78_reg[24]_i_1_n_3 ,\loop_index_fu_78_reg[24]_i_1_n_4 ,\loop_index_fu_78_reg[24]_i_1_n_5 ,\loop_index_fu_78_reg[24]_i_1_n_6 ,\loop_index_fu_78_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_fu_78_reg[24]_i_1_n_8 ,\loop_index_fu_78_reg[24]_i_1_n_9 ,\loop_index_fu_78_reg[24]_i_1_n_10 ,\loop_index_fu_78_reg[24]_i_1_n_11 ,\loop_index_fu_78_reg[24]_i_1_n_12 ,\loop_index_fu_78_reg[24]_i_1_n_13 ,\loop_index_fu_78_reg[24]_i_1_n_14 ,\loop_index_fu_78_reg[24]_i_1_n_15 }),
        .S(loop_index_fu_78_reg__0[31:24]));
  FDRE \loop_index_fu_78_reg[25] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_14 ),
        .Q(loop_index_fu_78_reg__0[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[26] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_13 ),
        .Q(loop_index_fu_78_reg__0[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[27] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_12 ),
        .Q(loop_index_fu_78_reg__0[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[28] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_11 ),
        .Q(loop_index_fu_78_reg__0[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[29] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_10 ),
        .Q(loop_index_fu_78_reg__0[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_13 ),
        .Q(out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[30] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_9 ),
        .Q(loop_index_fu_78_reg__0[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[31] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[24]_i_1_n_8 ),
        .Q(loop_index_fu_78_reg__0[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[32] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_15 ),
        .Q(loop_index_fu_78_reg__0[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[32]_i_1 
       (.CI(\loop_index_fu_78_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[32]_i_1_n_0 ,\loop_index_fu_78_reg[32]_i_1_n_1 ,\loop_index_fu_78_reg[32]_i_1_n_2 ,\loop_index_fu_78_reg[32]_i_1_n_3 ,\loop_index_fu_78_reg[32]_i_1_n_4 ,\loop_index_fu_78_reg[32]_i_1_n_5 ,\loop_index_fu_78_reg[32]_i_1_n_6 ,\loop_index_fu_78_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_fu_78_reg[32]_i_1_n_8 ,\loop_index_fu_78_reg[32]_i_1_n_9 ,\loop_index_fu_78_reg[32]_i_1_n_10 ,\loop_index_fu_78_reg[32]_i_1_n_11 ,\loop_index_fu_78_reg[32]_i_1_n_12 ,\loop_index_fu_78_reg[32]_i_1_n_13 ,\loop_index_fu_78_reg[32]_i_1_n_14 ,\loop_index_fu_78_reg[32]_i_1_n_15 }),
        .S(loop_index_fu_78_reg__0[39:32]));
  FDRE \loop_index_fu_78_reg[33] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_14 ),
        .Q(loop_index_fu_78_reg__0[33]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[34] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_13 ),
        .Q(loop_index_fu_78_reg__0[34]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[35] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_12 ),
        .Q(loop_index_fu_78_reg__0[35]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[36] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_11 ),
        .Q(loop_index_fu_78_reg__0[36]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[37] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_10 ),
        .Q(loop_index_fu_78_reg__0[37]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[38] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_9 ),
        .Q(loop_index_fu_78_reg__0[38]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[39] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[32]_i_1_n_8 ),
        .Q(loop_index_fu_78_reg__0[39]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_12 ),
        .Q(out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[40] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_15 ),
        .Q(loop_index_fu_78_reg__0[40]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[40]_i_1 
       (.CI(\loop_index_fu_78_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[40]_i_1_n_0 ,\loop_index_fu_78_reg[40]_i_1_n_1 ,\loop_index_fu_78_reg[40]_i_1_n_2 ,\loop_index_fu_78_reg[40]_i_1_n_3 ,\loop_index_fu_78_reg[40]_i_1_n_4 ,\loop_index_fu_78_reg[40]_i_1_n_5 ,\loop_index_fu_78_reg[40]_i_1_n_6 ,\loop_index_fu_78_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_fu_78_reg[40]_i_1_n_8 ,\loop_index_fu_78_reg[40]_i_1_n_9 ,\loop_index_fu_78_reg[40]_i_1_n_10 ,\loop_index_fu_78_reg[40]_i_1_n_11 ,\loop_index_fu_78_reg[40]_i_1_n_12 ,\loop_index_fu_78_reg[40]_i_1_n_13 ,\loop_index_fu_78_reg[40]_i_1_n_14 ,\loop_index_fu_78_reg[40]_i_1_n_15 }),
        .S(loop_index_fu_78_reg__0[47:40]));
  FDRE \loop_index_fu_78_reg[41] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_14 ),
        .Q(loop_index_fu_78_reg__0[41]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[42] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_13 ),
        .Q(loop_index_fu_78_reg__0[42]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[43] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_12 ),
        .Q(loop_index_fu_78_reg__0[43]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[44] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_11 ),
        .Q(loop_index_fu_78_reg__0[44]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[45] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_10 ),
        .Q(loop_index_fu_78_reg__0[45]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[46] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_9 ),
        .Q(loop_index_fu_78_reg__0[46]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[47] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[40]_i_1_n_8 ),
        .Q(loop_index_fu_78_reg__0[47]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[48] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_15 ),
        .Q(loop_index_fu_78_reg__0[48]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[48]_i_1 
       (.CI(\loop_index_fu_78_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[48]_i_1_n_0 ,\loop_index_fu_78_reg[48]_i_1_n_1 ,\loop_index_fu_78_reg[48]_i_1_n_2 ,\loop_index_fu_78_reg[48]_i_1_n_3 ,\loop_index_fu_78_reg[48]_i_1_n_4 ,\loop_index_fu_78_reg[48]_i_1_n_5 ,\loop_index_fu_78_reg[48]_i_1_n_6 ,\loop_index_fu_78_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_fu_78_reg[48]_i_1_n_8 ,\loop_index_fu_78_reg[48]_i_1_n_9 ,\loop_index_fu_78_reg[48]_i_1_n_10 ,\loop_index_fu_78_reg[48]_i_1_n_11 ,\loop_index_fu_78_reg[48]_i_1_n_12 ,\loop_index_fu_78_reg[48]_i_1_n_13 ,\loop_index_fu_78_reg[48]_i_1_n_14 ,\loop_index_fu_78_reg[48]_i_1_n_15 }),
        .S(loop_index_fu_78_reg__0[55:48]));
  FDRE \loop_index_fu_78_reg[49] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_14 ),
        .Q(loop_index_fu_78_reg__0[49]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_11 ),
        .Q(out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[50] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_13 ),
        .Q(loop_index_fu_78_reg__0[50]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[51] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_12 ),
        .Q(loop_index_fu_78_reg__0[51]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[52] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_11 ),
        .Q(loop_index_fu_78_reg__0[52]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[53] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_10 ),
        .Q(loop_index_fu_78_reg__0[53]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[54] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_9 ),
        .Q(loop_index_fu_78_reg__0[54]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[55] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[48]_i_1_n_8 ),
        .Q(loop_index_fu_78_reg__0[55]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[56] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_15 ),
        .Q(loop_index_fu_78_reg__0[56]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[56]_i_1 
       (.CI(\loop_index_fu_78_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loop_index_fu_78_reg[56]_i_1_CO_UNCONNECTED [7],\loop_index_fu_78_reg[56]_i_1_n_1 ,\loop_index_fu_78_reg[56]_i_1_n_2 ,\loop_index_fu_78_reg[56]_i_1_n_3 ,\loop_index_fu_78_reg[56]_i_1_n_4 ,\loop_index_fu_78_reg[56]_i_1_n_5 ,\loop_index_fu_78_reg[56]_i_1_n_6 ,\loop_index_fu_78_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_fu_78_reg[56]_i_1_n_8 ,\loop_index_fu_78_reg[56]_i_1_n_9 ,\loop_index_fu_78_reg[56]_i_1_n_10 ,\loop_index_fu_78_reg[56]_i_1_n_11 ,\loop_index_fu_78_reg[56]_i_1_n_12 ,\loop_index_fu_78_reg[56]_i_1_n_13 ,\loop_index_fu_78_reg[56]_i_1_n_14 ,\loop_index_fu_78_reg[56]_i_1_n_15 }),
        .S(loop_index_fu_78_reg__0[63:56]));
  FDRE \loop_index_fu_78_reg[57] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_14 ),
        .Q(loop_index_fu_78_reg__0[57]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[58] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_13 ),
        .Q(loop_index_fu_78_reg__0[58]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[59] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_12 ),
        .Q(loop_index_fu_78_reg__0[59]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_10 ),
        .Q(out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[60] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_11 ),
        .Q(loop_index_fu_78_reg__0[60]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[61] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_10 ),
        .Q(loop_index_fu_78_reg__0[61]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[62] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_9 ),
        .Q(loop_index_fu_78_reg__0[62]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[63] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[56]_i_1_n_8 ),
        .Q(loop_index_fu_78_reg__0[63]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_9 ),
        .Q(out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[0]_i_3_n_8 ),
        .Q(out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \loop_index_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_15 ),
        .Q(out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \loop_index_fu_78_reg[8]_i_1 
       (.CI(\loop_index_fu_78_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\loop_index_fu_78_reg[8]_i_1_n_0 ,\loop_index_fu_78_reg[8]_i_1_n_1 ,\loop_index_fu_78_reg[8]_i_1_n_2 ,\loop_index_fu_78_reg[8]_i_1_n_3 ,\loop_index_fu_78_reg[8]_i_1_n_4 ,\loop_index_fu_78_reg[8]_i_1_n_5 ,\loop_index_fu_78_reg[8]_i_1_n_6 ,\loop_index_fu_78_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_index_fu_78_reg[8]_i_1_n_8 ,\loop_index_fu_78_reg[8]_i_1_n_9 ,\loop_index_fu_78_reg[8]_i_1_n_10 ,\loop_index_fu_78_reg[8]_i_1_n_11 ,\loop_index_fu_78_reg[8]_i_1_n_12 ,\loop_index_fu_78_reg[8]_i_1_n_13 ,\loop_index_fu_78_reg[8]_i_1_n_14 ,\loop_index_fu_78_reg[8]_i_1_n_15 }),
        .S({loop_index_fu_78_reg__0[15:10],out[7:6]}));
  FDRE \loop_index_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(loop_index_fu_78),
        .D(\loop_index_fu_78_reg[8]_i_1_n_14 ),
        .Q(out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_17__0
       (.I0(ap_loop_exit_ready_pp0_iter8_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(mem_reg_i_17__0_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[13]_i_10 
       (.I0(loop_index_fu_78_reg__0[15]),
        .I1(Q[15]),
        .I2(\p_cast1_reg_330_reg[29]_1 [6]),
        .I3(\p_cast1_reg_330[13]_i_2_n_0 ),
        .O(\p_cast1_reg_330[13]_i_10_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[13]_i_11 
       (.I0(loop_index_fu_78_reg__0[14]),
        .I1(Q[14]),
        .I2(\p_cast1_reg_330_reg[29]_1 [5]),
        .I3(\p_cast1_reg_330[13]_i_3_n_0 ),
        .O(\p_cast1_reg_330[13]_i_11_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[13]_i_12 
       (.I0(loop_index_fu_78_reg__0[13]),
        .I1(Q[13]),
        .I2(\p_cast1_reg_330_reg[29]_1 [4]),
        .I3(\p_cast1_reg_330[13]_i_4_n_0 ),
        .O(\p_cast1_reg_330[13]_i_12_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[13]_i_13 
       (.I0(loop_index_fu_78_reg__0[12]),
        .I1(Q[12]),
        .I2(\p_cast1_reg_330_reg[29]_1 [3]),
        .I3(\p_cast1_reg_330[13]_i_5_n_0 ),
        .O(\p_cast1_reg_330[13]_i_13_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[13]_i_14 
       (.I0(loop_index_fu_78_reg__0[11]),
        .I1(Q[11]),
        .I2(\p_cast1_reg_330_reg[29]_1 [2]),
        .I3(\p_cast1_reg_330[13]_i_6_n_0 ),
        .O(\p_cast1_reg_330[13]_i_14_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[13]_i_15 
       (.I0(loop_index_fu_78_reg__0[10]),
        .I1(Q[10]),
        .I2(\p_cast1_reg_330_reg[29]_1 [1]),
        .I3(\p_cast1_reg_330[13]_i_7_n_0 ),
        .O(\p_cast1_reg_330[13]_i_15_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[13]_i_16 
       (.I0(out[7]),
        .I1(Q[9]),
        .I2(\p_cast1_reg_330_reg[29]_1 [0]),
        .I3(\p_cast1_reg_330[13]_i_8_n_0 ),
        .O(\p_cast1_reg_330[13]_i_16_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \p_cast1_reg_330[13]_i_17 
       (.I0(out[6]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(out[5]),
        .O(\p_cast1_reg_330[13]_i_17_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[13]_i_2 
       (.I0(loop_index_fu_78_reg__0[14]),
        .I1(Q[14]),
        .I2(\p_cast1_reg_330_reg[29]_1 [5]),
        .O(\p_cast1_reg_330[13]_i_2_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[13]_i_3 
       (.I0(loop_index_fu_78_reg__0[13]),
        .I1(Q[13]),
        .I2(\p_cast1_reg_330_reg[29]_1 [4]),
        .O(\p_cast1_reg_330[13]_i_3_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[13]_i_4 
       (.I0(loop_index_fu_78_reg__0[12]),
        .I1(Q[12]),
        .I2(\p_cast1_reg_330_reg[29]_1 [3]),
        .O(\p_cast1_reg_330[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[13]_i_5 
       (.I0(loop_index_fu_78_reg__0[11]),
        .I1(Q[11]),
        .I2(\p_cast1_reg_330_reg[29]_1 [2]),
        .O(\p_cast1_reg_330[13]_i_5_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[13]_i_6 
       (.I0(loop_index_fu_78_reg__0[10]),
        .I1(Q[10]),
        .I2(\p_cast1_reg_330_reg[29]_1 [1]),
        .O(\p_cast1_reg_330[13]_i_6_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[13]_i_7 
       (.I0(out[7]),
        .I1(Q[9]),
        .I2(\p_cast1_reg_330_reg[29]_1 [0]),
        .O(\p_cast1_reg_330[13]_i_7_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[13]_i_8 
       (.I0(out[6]),
        .I1(Q[8]),
        .O(\p_cast1_reg_330[13]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[13]_i_9 
       (.I0(Q[7]),
        .I1(out[5]),
        .O(\p_cast1_reg_330[13]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_10 
       (.I0(loop_index_fu_78_reg__0[23]),
        .I1(Q[23]),
        .I2(\p_cast1_reg_330_reg[29]_1 [14]),
        .I3(\p_cast1_reg_330[21]_i_2_n_0 ),
        .O(\p_cast1_reg_330[21]_i_10_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_11 
       (.I0(loop_index_fu_78_reg__0[22]),
        .I1(Q[22]),
        .I2(\p_cast1_reg_330_reg[29]_1 [13]),
        .I3(\p_cast1_reg_330[21]_i_3_n_0 ),
        .O(\p_cast1_reg_330[21]_i_11_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_12 
       (.I0(loop_index_fu_78_reg__0[21]),
        .I1(Q[21]),
        .I2(\p_cast1_reg_330_reg[29]_1 [12]),
        .I3(\p_cast1_reg_330[21]_i_4_n_0 ),
        .O(\p_cast1_reg_330[21]_i_12_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_13 
       (.I0(loop_index_fu_78_reg__0[20]),
        .I1(Q[20]),
        .I2(\p_cast1_reg_330_reg[29]_1 [11]),
        .I3(\p_cast1_reg_330[21]_i_5_n_0 ),
        .O(\p_cast1_reg_330[21]_i_13_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_14 
       (.I0(loop_index_fu_78_reg__0[19]),
        .I1(Q[19]),
        .I2(\p_cast1_reg_330_reg[29]_1 [10]),
        .I3(\p_cast1_reg_330[21]_i_6_n_0 ),
        .O(\p_cast1_reg_330[21]_i_14_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_15 
       (.I0(loop_index_fu_78_reg__0[18]),
        .I1(Q[18]),
        .I2(\p_cast1_reg_330_reg[29]_1 [9]),
        .I3(\p_cast1_reg_330[21]_i_7_n_0 ),
        .O(\p_cast1_reg_330[21]_i_15_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_16 
       (.I0(loop_index_fu_78_reg__0[17]),
        .I1(Q[17]),
        .I2(\p_cast1_reg_330_reg[29]_1 [8]),
        .I3(\p_cast1_reg_330[21]_i_8_n_0 ),
        .O(\p_cast1_reg_330[21]_i_16_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[21]_i_17 
       (.I0(loop_index_fu_78_reg__0[16]),
        .I1(Q[16]),
        .I2(\p_cast1_reg_330_reg[29]_1 [7]),
        .I3(\p_cast1_reg_330[21]_i_9_n_0 ),
        .O(\p_cast1_reg_330[21]_i_17_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_2 
       (.I0(loop_index_fu_78_reg__0[22]),
        .I1(Q[22]),
        .I2(\p_cast1_reg_330_reg[29]_1 [13]),
        .O(\p_cast1_reg_330[21]_i_2_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_3 
       (.I0(loop_index_fu_78_reg__0[21]),
        .I1(Q[21]),
        .I2(\p_cast1_reg_330_reg[29]_1 [12]),
        .O(\p_cast1_reg_330[21]_i_3_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_4 
       (.I0(loop_index_fu_78_reg__0[20]),
        .I1(Q[20]),
        .I2(\p_cast1_reg_330_reg[29]_1 [11]),
        .O(\p_cast1_reg_330[21]_i_4_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_5 
       (.I0(loop_index_fu_78_reg__0[19]),
        .I1(Q[19]),
        .I2(\p_cast1_reg_330_reg[29]_1 [10]),
        .O(\p_cast1_reg_330[21]_i_5_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_6 
       (.I0(loop_index_fu_78_reg__0[18]),
        .I1(Q[18]),
        .I2(\p_cast1_reg_330_reg[29]_1 [9]),
        .O(\p_cast1_reg_330[21]_i_6_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_7 
       (.I0(loop_index_fu_78_reg__0[17]),
        .I1(Q[17]),
        .I2(\p_cast1_reg_330_reg[29]_1 [8]),
        .O(\p_cast1_reg_330[21]_i_7_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_8 
       (.I0(loop_index_fu_78_reg__0[16]),
        .I1(Q[16]),
        .I2(\p_cast1_reg_330_reg[29]_1 [7]),
        .O(\p_cast1_reg_330[21]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[21]_i_9 
       (.I0(loop_index_fu_78_reg__0[15]),
        .I1(Q[15]),
        .I2(\p_cast1_reg_330_reg[29]_1 [6]),
        .O(\p_cast1_reg_330[21]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[29]_i_10 
       (.I0(\p_cast1_reg_330[29]_i_2_n_0 ),
        .I1(Q[30]),
        .I2(loop_index_fu_78_reg__0[30]),
        .I3(\p_cast1_reg_330_reg[29]_1 [21]),
        .O(\p_cast1_reg_330[29]_i_10_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[29]_i_11 
       (.I0(loop_index_fu_78_reg__0[29]),
        .I1(Q[29]),
        .I2(\p_cast1_reg_330_reg[29]_1 [20]),
        .I3(\p_cast1_reg_330[29]_i_3_n_0 ),
        .O(\p_cast1_reg_330[29]_i_11_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[29]_i_12 
       (.I0(loop_index_fu_78_reg__0[28]),
        .I1(Q[28]),
        .I2(\p_cast1_reg_330_reg[29]_1 [19]),
        .I3(\p_cast1_reg_330[29]_i_4_n_0 ),
        .O(\p_cast1_reg_330[29]_i_12_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[29]_i_13 
       (.I0(loop_index_fu_78_reg__0[27]),
        .I1(Q[27]),
        .I2(\p_cast1_reg_330_reg[29]_1 [18]),
        .I3(\p_cast1_reg_330[29]_i_5_n_0 ),
        .O(\p_cast1_reg_330[29]_i_13_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[29]_i_14 
       (.I0(loop_index_fu_78_reg__0[26]),
        .I1(Q[26]),
        .I2(\p_cast1_reg_330_reg[29]_1 [17]),
        .I3(\p_cast1_reg_330[29]_i_6_n_0 ),
        .O(\p_cast1_reg_330[29]_i_14_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[29]_i_15 
       (.I0(loop_index_fu_78_reg__0[25]),
        .I1(Q[25]),
        .I2(\p_cast1_reg_330_reg[29]_1 [16]),
        .I3(\p_cast1_reg_330[29]_i_7_n_0 ),
        .O(\p_cast1_reg_330[29]_i_15_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_cast1_reg_330[29]_i_16 
       (.I0(loop_index_fu_78_reg__0[24]),
        .I1(Q[24]),
        .I2(\p_cast1_reg_330_reg[29]_1 [15]),
        .I3(\p_cast1_reg_330[29]_i_8_n_0 ),
        .O(\p_cast1_reg_330[29]_i_16_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[29]_i_2 
       (.I0(loop_index_fu_78_reg__0[29]),
        .I1(Q[29]),
        .I2(\p_cast1_reg_330_reg[29]_1 [20]),
        .O(\p_cast1_reg_330[29]_i_2_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[29]_i_3 
       (.I0(loop_index_fu_78_reg__0[28]),
        .I1(Q[28]),
        .I2(\p_cast1_reg_330_reg[29]_1 [19]),
        .O(\p_cast1_reg_330[29]_i_3_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[29]_i_4 
       (.I0(loop_index_fu_78_reg__0[27]),
        .I1(Q[27]),
        .I2(\p_cast1_reg_330_reg[29]_1 [18]),
        .O(\p_cast1_reg_330[29]_i_4_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[29]_i_5 
       (.I0(loop_index_fu_78_reg__0[26]),
        .I1(Q[26]),
        .I2(\p_cast1_reg_330_reg[29]_1 [17]),
        .O(\p_cast1_reg_330[29]_i_5_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[29]_i_6 
       (.I0(loop_index_fu_78_reg__0[25]),
        .I1(Q[25]),
        .I2(\p_cast1_reg_330_reg[29]_1 [16]),
        .O(\p_cast1_reg_330[29]_i_6_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[29]_i_7 
       (.I0(loop_index_fu_78_reg__0[24]),
        .I1(Q[24]),
        .I2(\p_cast1_reg_330_reg[29]_1 [15]),
        .O(\p_cast1_reg_330[29]_i_7_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_cast1_reg_330[29]_i_8 
       (.I0(loop_index_fu_78_reg__0[23]),
        .I1(Q[23]),
        .I2(\p_cast1_reg_330_reg[29]_1 [14]),
        .O(\p_cast1_reg_330[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_cast1_reg_330[29]_i_9 
       (.I0(\p_cast1_reg_330_reg[29]_1 [21]),
        .I1(Q[30]),
        .I2(loop_index_fu_78_reg__0[30]),
        .I3(Q[31]),
        .I4(loop_index_fu_78_reg__0[31]),
        .I5(\p_cast1_reg_330_reg[29]_1 [22]),
        .O(\p_cast1_reg_330[29]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_cast1_reg_330[5]_i_10 
       (.I0(Q[5]),
        .I1(out[3]),
        .I2(out[4]),
        .I3(Q[6]),
        .O(\p_cast1_reg_330[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_cast1_reg_330[5]_i_11 
       (.I0(Q[4]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(Q[5]),
        .O(\p_cast1_reg_330[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_cast1_reg_330[5]_i_12 
       (.I0(Q[3]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(Q[4]),
        .O(\p_cast1_reg_330[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_cast1_reg_330[5]_i_13 
       (.I0(Q[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[3]),
        .O(\p_cast1_reg_330[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_cast1_reg_330[5]_i_14 
       (.I0(Q[1]),
        .I1(loop_index_fu_78_reg[1]),
        .I2(out[0]),
        .I3(Q[2]),
        .O(\p_cast1_reg_330[5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_cast1_reg_330[5]_i_15 
       (.I0(Q[0]),
        .I1(loop_index_fu_78_reg[0]),
        .I2(loop_index_fu_78_reg[1]),
        .I3(Q[1]),
        .O(\p_cast1_reg_330[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast1_reg_330[5]_i_16 
       (.I0(Q[0]),
        .I1(loop_index_fu_78_reg[0]),
        .O(\p_cast1_reg_330[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[5]_i_2 
       (.I0(Q[6]),
        .I1(out[4]),
        .O(\p_cast1_reg_330[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[5]_i_3 
       (.I0(Q[5]),
        .I1(out[3]),
        .O(\p_cast1_reg_330[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[5]_i_4 
       (.I0(Q[4]),
        .I1(out[2]),
        .O(\p_cast1_reg_330[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[5]_i_5 
       (.I0(Q[3]),
        .I1(out[1]),
        .O(\p_cast1_reg_330[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[5]_i_6 
       (.I0(Q[2]),
        .I1(out[0]),
        .O(\p_cast1_reg_330[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[5]_i_7 
       (.I0(Q[1]),
        .I1(loop_index_fu_78_reg[1]),
        .O(\p_cast1_reg_330[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast1_reg_330[5]_i_8 
       (.I0(Q[0]),
        .I1(loop_index_fu_78_reg[0]),
        .O(\p_cast1_reg_330[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \p_cast1_reg_330[5]_i_9 
       (.I0(Q[6]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(Q[7]),
        .O(\p_cast1_reg_330[5]_i_9_n_0 ));
  FDRE \p_cast1_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[0]),
        .Q(\p_cast1_reg_330_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[10]),
        .Q(\p_cast1_reg_330_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[11]),
        .Q(\p_cast1_reg_330_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[12]),
        .Q(\p_cast1_reg_330_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[13]),
        .Q(\p_cast1_reg_330_reg[29]_0 [13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_cast1_reg_330_reg[13]_i_1 
       (.CI(\p_cast1_reg_330_reg[5]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\p_cast1_reg_330_reg[13]_i_1_n_0 ,\p_cast1_reg_330_reg[13]_i_1_n_1 ,\p_cast1_reg_330_reg[13]_i_1_n_2 ,\p_cast1_reg_330_reg[13]_i_1_n_3 ,\p_cast1_reg_330_reg[13]_i_1_n_4 ,\p_cast1_reg_330_reg[13]_i_1_n_5 ,\p_cast1_reg_330_reg[13]_i_1_n_6 ,\p_cast1_reg_330_reg[13]_i_1_n_7 }),
        .DI({\p_cast1_reg_330[13]_i_2_n_0 ,\p_cast1_reg_330[13]_i_3_n_0 ,\p_cast1_reg_330[13]_i_4_n_0 ,\p_cast1_reg_330[13]_i_5_n_0 ,\p_cast1_reg_330[13]_i_6_n_0 ,\p_cast1_reg_330[13]_i_7_n_0 ,\p_cast1_reg_330[13]_i_8_n_0 ,\p_cast1_reg_330[13]_i_9_n_0 }),
        .O(p_0_in[13:6]),
        .S({\p_cast1_reg_330[13]_i_10_n_0 ,\p_cast1_reg_330[13]_i_11_n_0 ,\p_cast1_reg_330[13]_i_12_n_0 ,\p_cast1_reg_330[13]_i_13_n_0 ,\p_cast1_reg_330[13]_i_14_n_0 ,\p_cast1_reg_330[13]_i_15_n_0 ,\p_cast1_reg_330[13]_i_16_n_0 ,\p_cast1_reg_330[13]_i_17_n_0 }));
  FDRE \p_cast1_reg_330_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[14]),
        .Q(\p_cast1_reg_330_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[15]),
        .Q(\p_cast1_reg_330_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[16]),
        .Q(\p_cast1_reg_330_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[17]),
        .Q(\p_cast1_reg_330_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[18]),
        .Q(\p_cast1_reg_330_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[19]),
        .Q(\p_cast1_reg_330_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[1]),
        .Q(\p_cast1_reg_330_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[20]),
        .Q(\p_cast1_reg_330_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[21]),
        .Q(\p_cast1_reg_330_reg[29]_0 [21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_cast1_reg_330_reg[21]_i_1 
       (.CI(\p_cast1_reg_330_reg[13]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\p_cast1_reg_330_reg[21]_i_1_n_0 ,\p_cast1_reg_330_reg[21]_i_1_n_1 ,\p_cast1_reg_330_reg[21]_i_1_n_2 ,\p_cast1_reg_330_reg[21]_i_1_n_3 ,\p_cast1_reg_330_reg[21]_i_1_n_4 ,\p_cast1_reg_330_reg[21]_i_1_n_5 ,\p_cast1_reg_330_reg[21]_i_1_n_6 ,\p_cast1_reg_330_reg[21]_i_1_n_7 }),
        .DI({\p_cast1_reg_330[21]_i_2_n_0 ,\p_cast1_reg_330[21]_i_3_n_0 ,\p_cast1_reg_330[21]_i_4_n_0 ,\p_cast1_reg_330[21]_i_5_n_0 ,\p_cast1_reg_330[21]_i_6_n_0 ,\p_cast1_reg_330[21]_i_7_n_0 ,\p_cast1_reg_330[21]_i_8_n_0 ,\p_cast1_reg_330[21]_i_9_n_0 }),
        .O(p_0_in[21:14]),
        .S({\p_cast1_reg_330[21]_i_10_n_0 ,\p_cast1_reg_330[21]_i_11_n_0 ,\p_cast1_reg_330[21]_i_12_n_0 ,\p_cast1_reg_330[21]_i_13_n_0 ,\p_cast1_reg_330[21]_i_14_n_0 ,\p_cast1_reg_330[21]_i_15_n_0 ,\p_cast1_reg_330[21]_i_16_n_0 ,\p_cast1_reg_330[21]_i_17_n_0 }));
  FDRE \p_cast1_reg_330_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[22]),
        .Q(\p_cast1_reg_330_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[23]),
        .Q(\p_cast1_reg_330_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[24]),
        .Q(\p_cast1_reg_330_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[25]),
        .Q(\p_cast1_reg_330_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[26]),
        .Q(\p_cast1_reg_330_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[27]),
        .Q(\p_cast1_reg_330_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[28]),
        .Q(\p_cast1_reg_330_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[29]),
        .Q(\p_cast1_reg_330_reg[29]_0 [29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_cast1_reg_330_reg[29]_i_1 
       (.CI(\p_cast1_reg_330_reg[21]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_cast1_reg_330_reg[29]_i_1_CO_UNCONNECTED [7],\p_cast1_reg_330_reg[29]_i_1_n_1 ,\p_cast1_reg_330_reg[29]_i_1_n_2 ,\p_cast1_reg_330_reg[29]_i_1_n_3 ,\p_cast1_reg_330_reg[29]_i_1_n_4 ,\p_cast1_reg_330_reg[29]_i_1_n_5 ,\p_cast1_reg_330_reg[29]_i_1_n_6 ,\p_cast1_reg_330_reg[29]_i_1_n_7 }),
        .DI({1'b0,\p_cast1_reg_330[29]_i_2_n_0 ,\p_cast1_reg_330[29]_i_3_n_0 ,\p_cast1_reg_330[29]_i_4_n_0 ,\p_cast1_reg_330[29]_i_5_n_0 ,\p_cast1_reg_330[29]_i_6_n_0 ,\p_cast1_reg_330[29]_i_7_n_0 ,\p_cast1_reg_330[29]_i_8_n_0 }),
        .O(p_0_in[29:22]),
        .S({\p_cast1_reg_330[29]_i_9_n_0 ,\p_cast1_reg_330[29]_i_10_n_0 ,\p_cast1_reg_330[29]_i_11_n_0 ,\p_cast1_reg_330[29]_i_12_n_0 ,\p_cast1_reg_330[29]_i_13_n_0 ,\p_cast1_reg_330[29]_i_14_n_0 ,\p_cast1_reg_330[29]_i_15_n_0 ,\p_cast1_reg_330[29]_i_16_n_0 }));
  FDRE \p_cast1_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[2]),
        .Q(\p_cast1_reg_330_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[3]),
        .Q(\p_cast1_reg_330_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[4]),
        .Q(\p_cast1_reg_330_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[5]),
        .Q(\p_cast1_reg_330_reg[29]_0 [5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_cast1_reg_330_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_cast1_reg_330_reg[5]_i_1_n_0 ,\p_cast1_reg_330_reg[5]_i_1_n_1 ,\p_cast1_reg_330_reg[5]_i_1_n_2 ,\p_cast1_reg_330_reg[5]_i_1_n_3 ,\p_cast1_reg_330_reg[5]_i_1_n_4 ,\p_cast1_reg_330_reg[5]_i_1_n_5 ,\p_cast1_reg_330_reg[5]_i_1_n_6 ,\p_cast1_reg_330_reg[5]_i_1_n_7 }),
        .DI({\p_cast1_reg_330[5]_i_2_n_0 ,\p_cast1_reg_330[5]_i_3_n_0 ,\p_cast1_reg_330[5]_i_4_n_0 ,\p_cast1_reg_330[5]_i_5_n_0 ,\p_cast1_reg_330[5]_i_6_n_0 ,\p_cast1_reg_330[5]_i_7_n_0 ,\p_cast1_reg_330[5]_i_8_n_0 ,1'b0}),
        .O({p_0_in[5:0],\NLW_p_cast1_reg_330_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\p_cast1_reg_330[5]_i_9_n_0 ,\p_cast1_reg_330[5]_i_10_n_0 ,\p_cast1_reg_330[5]_i_11_n_0 ,\p_cast1_reg_330[5]_i_12_n_0 ,\p_cast1_reg_330[5]_i_13_n_0 ,\p_cast1_reg_330[5]_i_14_n_0 ,\p_cast1_reg_330[5]_i_15_n_0 ,\p_cast1_reg_330[5]_i_16_n_0 }));
  FDRE \p_cast1_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[6]),
        .Q(\p_cast1_reg_330_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[7]),
        .Q(\p_cast1_reg_330_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[8]),
        .Q(\p_cast1_reg_330_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \p_cast1_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in[9]),
        .Q(\p_cast1_reg_330_reg[29]_0 [9]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [0]),
        .Q(p_cast23_cast_reg_314[0]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [10]),
        .Q(p_cast23_cast_reg_314[10]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [11]),
        .Q(p_cast23_cast_reg_314[11]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [12]),
        .Q(p_cast23_cast_reg_314[12]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [13]),
        .Q(p_cast23_cast_reg_314[13]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [14]),
        .Q(p_cast23_cast_reg_314[14]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [15]),
        .Q(p_cast23_cast_reg_314[15]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [16]),
        .Q(p_cast23_cast_reg_314[16]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [17]),
        .Q(p_cast23_cast_reg_314[17]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [18]),
        .Q(p_cast23_cast_reg_314[18]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [19]),
        .Q(p_cast23_cast_reg_314[19]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [1]),
        .Q(p_cast23_cast_reg_314[1]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [20]),
        .Q(p_cast23_cast_reg_314[20]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [21]),
        .Q(p_cast23_cast_reg_314[21]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [22]),
        .Q(p_cast23_cast_reg_314[22]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [23]),
        .Q(p_cast23_cast_reg_314[23]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [24]),
        .Q(p_cast23_cast_reg_314[24]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [25]),
        .Q(p_cast23_cast_reg_314[25]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [26]),
        .Q(p_cast23_cast_reg_314[26]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [27]),
        .Q(p_cast23_cast_reg_314[27]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [28]),
        .Q(p_cast23_cast_reg_314[28]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [29]),
        .Q(p_cast23_cast_reg_314[29]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [2]),
        .Q(p_cast23_cast_reg_314[2]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [30]),
        .Q(p_cast23_cast_reg_314[30]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [31]),
        .Q(p_cast23_cast_reg_314[31]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [3]),
        .Q(p_cast23_cast_reg_314[3]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [4]),
        .Q(p_cast23_cast_reg_314[4]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [5]),
        .Q(p_cast23_cast_reg_314[5]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [6]),
        .Q(p_cast23_cast_reg_314[6]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [7]),
        .Q(p_cast23_cast_reg_314[7]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [8]),
        .Q(p_cast23_cast_reg_314[8]),
        .R(1'b0));
  FDRE \p_cast23_cast_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_cast23_cast_reg_314_reg[31]_0 [9]),
        .Q(p_cast23_cast_reg_314[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2FF020002000200)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001),
        .I2(mem_reg),
        .I3(mem_reg_0[3]),
        .I4(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0),
        .I5(mem_reg_0[1]),
        .O(buffer_ce0));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5
   (ap_done_cache,
    D,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    Q,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg,
    RX_stream_TVALID_int_regslice,
    RX_stream_TLAST_int_regslice);
  output ap_done_cache;
  output [0:0]D;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input [0:0]Q;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;
  input RX_stream_TVALID_int_regslice;
  input RX_stream_TLAST_int_regslice;

  wire [0:0]D;
  wire [0:0]Q;
  wire RX_stream_TLAST_int_regslice;
  wire RX_stream_TVALID_int_regslice;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_rst_n_inv;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_flow_control_loop_pipe_sequential_init_4 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .RX_stream_TLAST_int_regslice(RX_stream_TLAST_int_regslice),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4
   (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out,
    ap_loop_init_int_reg,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0,
    \ap_CS_fsm_reg[10] ,
    WEA,
    RX_stream_TREADY_int_regslice,
    ADDRARDADDR,
    \tmp_last_V_reg_1046_reg[0] ,
    \zext_ln46_reg_1058_reg[1] ,
    \dataPkt_dest_V_fu_150_reg[1]_0 ,
    \tmp_keep_V_reg_1041_reg[3] ,
    \tmp_data_V_reg_1036_reg[31] ,
    \dataPkt_data_V_fu_162_reg[31]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg,
    ap_clk,
    \dataPkt_last_V_fu_154_reg[0]_0 ,
    ap_rst_n_inv,
    RX_stream_TVALID_int_regslice,
    Q,
    \dataPkt_dest_V_1_reg_476_reg[1] ,
    D,
    channel_error_reg_486,
    \dataPkt_dest_V_1_reg_476_reg[0] ,
    \channel_error_1_fu_146_reg[0]_0 ,
    RX_stream_TLAST_int_regslice,
    \channel_error_1_fu_146_reg[0]_1 ,
    \channel_error_1_fu_146[0]_i_42_0 ,
    \channel_error_1_fu_146[0]_i_42_1 ,
    \channel_error_1_fu_146[0]_i_42_2 ,
    shl_ln1_reg_1113,
    first_reg_498,
    \B_V_data_1_state_reg[0] ,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg,
    tmp_data_V_reg_10360,
    ram_reg,
    out,
    tmp_last_V_reg_1046,
    \dataPkt_keep_V_1_reg_456_reg[3] ,
    \dataPkt_data_V_1_reg_446_reg[31] ,
    \dataPkt_keep_V_fu_158_reg[3]_0 ,
    \dataPkt_data_V_fu_162_reg[31]_1 ,
    \dataPkt_dest_V_fu_150_reg[1]_1 );
  output [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  output grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out;
  output grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out;
  output ap_loop_init_int_reg;
  output grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output [0:0]WEA;
  output RX_stream_TREADY_int_regslice;
  output [7:0]ADDRARDADDR;
  output \tmp_last_V_reg_1046_reg[0] ;
  output [1:0]\zext_ln46_reg_1058_reg[1] ;
  output [1:0]\dataPkt_dest_V_fu_150_reg[1]_0 ;
  output [3:0]\tmp_keep_V_reg_1041_reg[3] ;
  output [31:0]\tmp_data_V_reg_1036_reg[31] ;
  output [31:0]\dataPkt_data_V_fu_162_reg[31]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg;
  input ap_clk;
  input \dataPkt_last_V_fu_154_reg[0]_0 ;
  input ap_rst_n_inv;
  input RX_stream_TVALID_int_regslice;
  input [31:0]Q;
  input \dataPkt_dest_V_1_reg_476_reg[1] ;
  input [1:0]D;
  input channel_error_reg_486;
  input \dataPkt_dest_V_1_reg_476_reg[0] ;
  input \channel_error_1_fu_146_reg[0]_0 ;
  input RX_stream_TLAST_int_regslice;
  input \channel_error_1_fu_146_reg[0]_1 ;
  input \channel_error_1_fu_146[0]_i_42_0 ;
  input [0:0]\channel_error_1_fu_146[0]_i_42_1 ;
  input \channel_error_1_fu_146[0]_i_42_2 ;
  input [0:0]shl_ln1_reg_1113;
  input first_reg_498;
  input [4:0]\B_V_data_1_state_reg[0] ;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;
  input tmp_data_V_reg_10360;
  input ram_reg;
  input [7:0]out;
  input tmp_last_V_reg_1046;
  input [3:0]\dataPkt_keep_V_1_reg_456_reg[3] ;
  input [31:0]\dataPkt_data_V_1_reg_446_reg[31] ;
  input [3:0]\dataPkt_keep_V_fu_158_reg[3]_0 ;
  input [31:0]\dataPkt_data_V_fu_162_reg[31]_1 ;
  input [1:0]\dataPkt_dest_V_fu_150_reg[1]_1 ;

  wire [7:0]ADDRARDADDR;
  wire [4:0]\B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [31:0]Q;
  wire RX_stream_TLAST_int_regslice;
  wire RX_stream_TREADY_int_regslice;
  wire RX_stream_TVALID_int_regslice;
  wire [0:0]WEA;
  wire [9:2]add_ln112_fu_600_p2;
  wire and_ln57_1_reg_729;
  wire \and_ln57_1_reg_729[0]_i_1_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire channel_error_1_fu_1463_out;
  wire \channel_error_1_fu_146[0]_i_10_n_0 ;
  wire \channel_error_1_fu_146[0]_i_11_n_0 ;
  wire \channel_error_1_fu_146[0]_i_12_n_0 ;
  wire \channel_error_1_fu_146[0]_i_13_n_0 ;
  wire \channel_error_1_fu_146[0]_i_14_n_0 ;
  wire \channel_error_1_fu_146[0]_i_15_n_0 ;
  wire \channel_error_1_fu_146[0]_i_16_n_0 ;
  wire \channel_error_1_fu_146[0]_i_17_n_0 ;
  wire \channel_error_1_fu_146[0]_i_19_n_0 ;
  wire \channel_error_1_fu_146[0]_i_21_n_0 ;
  wire \channel_error_1_fu_146[0]_i_22_n_0 ;
  wire \channel_error_1_fu_146[0]_i_23_n_0 ;
  wire \channel_error_1_fu_146[0]_i_24_n_0 ;
  wire \channel_error_1_fu_146[0]_i_25_n_0 ;
  wire \channel_error_1_fu_146[0]_i_26_n_0 ;
  wire \channel_error_1_fu_146[0]_i_27_n_0 ;
  wire \channel_error_1_fu_146[0]_i_28_n_0 ;
  wire \channel_error_1_fu_146[0]_i_29_n_0 ;
  wire \channel_error_1_fu_146[0]_i_30_n_0 ;
  wire \channel_error_1_fu_146[0]_i_32_n_0 ;
  wire \channel_error_1_fu_146[0]_i_33_n_0 ;
  wire \channel_error_1_fu_146[0]_i_34_n_0 ;
  wire \channel_error_1_fu_146[0]_i_35_n_0 ;
  wire \channel_error_1_fu_146[0]_i_36_n_0 ;
  wire \channel_error_1_fu_146[0]_i_37_n_0 ;
  wire \channel_error_1_fu_146[0]_i_38_n_0 ;
  wire \channel_error_1_fu_146[0]_i_39_n_0 ;
  wire \channel_error_1_fu_146[0]_i_40_n_0 ;
  wire \channel_error_1_fu_146[0]_i_41_n_0 ;
  wire \channel_error_1_fu_146[0]_i_42_0 ;
  wire [0:0]\channel_error_1_fu_146[0]_i_42_1 ;
  wire \channel_error_1_fu_146[0]_i_42_2 ;
  wire \channel_error_1_fu_146[0]_i_42_n_0 ;
  wire \channel_error_1_fu_146[0]_i_43_n_0 ;
  wire \channel_error_1_fu_146[0]_i_44_n_0 ;
  wire \channel_error_1_fu_146[0]_i_45_n_0 ;
  wire \channel_error_1_fu_146[0]_i_46_n_0 ;
  wire \channel_error_1_fu_146[0]_i_5_n_0 ;
  wire \channel_error_1_fu_146[0]_i_6_n_0 ;
  wire \channel_error_1_fu_146_reg[0]_0 ;
  wire \channel_error_1_fu_146_reg[0]_1 ;
  wire \channel_error_1_fu_146_reg[0]_i_20_n_6 ;
  wire \channel_error_1_fu_146_reg[0]_i_20_n_7 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_0 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_1 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_2 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_3 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_4 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_5 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_6 ;
  wire \channel_error_1_fu_146_reg[0]_i_31_n_7 ;
  wire \channel_error_1_fu_146_reg[0]_i_4_n_1 ;
  wire \channel_error_1_fu_146_reg[0]_i_4_n_2 ;
  wire \channel_error_1_fu_146_reg[0]_i_4_n_3 ;
  wire \channel_error_1_fu_146_reg[0]_i_4_n_4 ;
  wire \channel_error_1_fu_146_reg[0]_i_4_n_5 ;
  wire \channel_error_1_fu_146_reg[0]_i_4_n_6 ;
  wire \channel_error_1_fu_146_reg[0]_i_4_n_7 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_0 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_1 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_2 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_3 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_4 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_5 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_6 ;
  wire \channel_error_1_fu_146_reg[0]_i_9_n_7 ;
  wire channel_error_reg_486;
  wire [31:0]\dataPkt_data_V_1_reg_446_reg[31] ;
  wire dataPkt_data_V_fu_162;
  wire [31:0]\dataPkt_data_V_fu_162_reg[31]_0 ;
  wire [31:0]\dataPkt_data_V_fu_162_reg[31]_1 ;
  wire \dataPkt_dest_V_1_reg_476_reg[0] ;
  wire \dataPkt_dest_V_1_reg_476_reg[1] ;
  wire [1:0]\dataPkt_dest_V_fu_150_reg[1]_0 ;
  wire [1:0]\dataPkt_dest_V_fu_150_reg[1]_1 ;
  wire [3:0]\dataPkt_keep_V_1_reg_456_reg[3] ;
  wire [3:0]\dataPkt_keep_V_fu_158_reg[3]_0 ;
  wire \dataPkt_last_V_fu_154_reg[0]_0 ;
  wire \first_1_reg_296[0]_i_2_n_0 ;
  wire first_reg_498;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0;
  wire [7:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out;
  wire [3:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_last_V_3_out;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out;
  wire [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  wire icmp_ln100_fu_562_p2;
  wire icmp_ln57_1_fu_369_p2;
  wire icmp_ln57_fu_363_p2;
  wire len_fu_142;
  wire \len_fu_142[0]_i_4_n_0 ;
  wire \len_fu_142_reg[0]_i_3_n_0 ;
  wire \len_fu_142_reg[0]_i_3_n_1 ;
  wire \len_fu_142_reg[0]_i_3_n_10 ;
  wire \len_fu_142_reg[0]_i_3_n_11 ;
  wire \len_fu_142_reg[0]_i_3_n_12 ;
  wire \len_fu_142_reg[0]_i_3_n_13 ;
  wire \len_fu_142_reg[0]_i_3_n_14 ;
  wire \len_fu_142_reg[0]_i_3_n_15 ;
  wire \len_fu_142_reg[0]_i_3_n_2 ;
  wire \len_fu_142_reg[0]_i_3_n_3 ;
  wire \len_fu_142_reg[0]_i_3_n_4 ;
  wire \len_fu_142_reg[0]_i_3_n_5 ;
  wire \len_fu_142_reg[0]_i_3_n_6 ;
  wire \len_fu_142_reg[0]_i_3_n_7 ;
  wire \len_fu_142_reg[0]_i_3_n_8 ;
  wire \len_fu_142_reg[0]_i_3_n_9 ;
  wire \len_fu_142_reg[16]_i_1_n_0 ;
  wire \len_fu_142_reg[16]_i_1_n_1 ;
  wire \len_fu_142_reg[16]_i_1_n_10 ;
  wire \len_fu_142_reg[16]_i_1_n_11 ;
  wire \len_fu_142_reg[16]_i_1_n_12 ;
  wire \len_fu_142_reg[16]_i_1_n_13 ;
  wire \len_fu_142_reg[16]_i_1_n_14 ;
  wire \len_fu_142_reg[16]_i_1_n_15 ;
  wire \len_fu_142_reg[16]_i_1_n_2 ;
  wire \len_fu_142_reg[16]_i_1_n_3 ;
  wire \len_fu_142_reg[16]_i_1_n_4 ;
  wire \len_fu_142_reg[16]_i_1_n_5 ;
  wire \len_fu_142_reg[16]_i_1_n_6 ;
  wire \len_fu_142_reg[16]_i_1_n_7 ;
  wire \len_fu_142_reg[16]_i_1_n_8 ;
  wire \len_fu_142_reg[16]_i_1_n_9 ;
  wire \len_fu_142_reg[24]_i_1_n_0 ;
  wire \len_fu_142_reg[24]_i_1_n_1 ;
  wire \len_fu_142_reg[24]_i_1_n_10 ;
  wire \len_fu_142_reg[24]_i_1_n_11 ;
  wire \len_fu_142_reg[24]_i_1_n_12 ;
  wire \len_fu_142_reg[24]_i_1_n_13 ;
  wire \len_fu_142_reg[24]_i_1_n_14 ;
  wire \len_fu_142_reg[24]_i_1_n_15 ;
  wire \len_fu_142_reg[24]_i_1_n_2 ;
  wire \len_fu_142_reg[24]_i_1_n_3 ;
  wire \len_fu_142_reg[24]_i_1_n_4 ;
  wire \len_fu_142_reg[24]_i_1_n_5 ;
  wire \len_fu_142_reg[24]_i_1_n_6 ;
  wire \len_fu_142_reg[24]_i_1_n_7 ;
  wire \len_fu_142_reg[24]_i_1_n_8 ;
  wire \len_fu_142_reg[24]_i_1_n_9 ;
  wire \len_fu_142_reg[32]_i_1_n_0 ;
  wire \len_fu_142_reg[32]_i_1_n_1 ;
  wire \len_fu_142_reg[32]_i_1_n_10 ;
  wire \len_fu_142_reg[32]_i_1_n_11 ;
  wire \len_fu_142_reg[32]_i_1_n_12 ;
  wire \len_fu_142_reg[32]_i_1_n_13 ;
  wire \len_fu_142_reg[32]_i_1_n_14 ;
  wire \len_fu_142_reg[32]_i_1_n_15 ;
  wire \len_fu_142_reg[32]_i_1_n_2 ;
  wire \len_fu_142_reg[32]_i_1_n_3 ;
  wire \len_fu_142_reg[32]_i_1_n_4 ;
  wire \len_fu_142_reg[32]_i_1_n_5 ;
  wire \len_fu_142_reg[32]_i_1_n_6 ;
  wire \len_fu_142_reg[32]_i_1_n_7 ;
  wire \len_fu_142_reg[32]_i_1_n_8 ;
  wire \len_fu_142_reg[32]_i_1_n_9 ;
  wire \len_fu_142_reg[40]_i_1_n_0 ;
  wire \len_fu_142_reg[40]_i_1_n_1 ;
  wire \len_fu_142_reg[40]_i_1_n_10 ;
  wire \len_fu_142_reg[40]_i_1_n_11 ;
  wire \len_fu_142_reg[40]_i_1_n_12 ;
  wire \len_fu_142_reg[40]_i_1_n_13 ;
  wire \len_fu_142_reg[40]_i_1_n_14 ;
  wire \len_fu_142_reg[40]_i_1_n_15 ;
  wire \len_fu_142_reg[40]_i_1_n_2 ;
  wire \len_fu_142_reg[40]_i_1_n_3 ;
  wire \len_fu_142_reg[40]_i_1_n_4 ;
  wire \len_fu_142_reg[40]_i_1_n_5 ;
  wire \len_fu_142_reg[40]_i_1_n_6 ;
  wire \len_fu_142_reg[40]_i_1_n_7 ;
  wire \len_fu_142_reg[40]_i_1_n_8 ;
  wire \len_fu_142_reg[40]_i_1_n_9 ;
  wire \len_fu_142_reg[48]_i_1_n_0 ;
  wire \len_fu_142_reg[48]_i_1_n_1 ;
  wire \len_fu_142_reg[48]_i_1_n_10 ;
  wire \len_fu_142_reg[48]_i_1_n_11 ;
  wire \len_fu_142_reg[48]_i_1_n_12 ;
  wire \len_fu_142_reg[48]_i_1_n_13 ;
  wire \len_fu_142_reg[48]_i_1_n_14 ;
  wire \len_fu_142_reg[48]_i_1_n_15 ;
  wire \len_fu_142_reg[48]_i_1_n_2 ;
  wire \len_fu_142_reg[48]_i_1_n_3 ;
  wire \len_fu_142_reg[48]_i_1_n_4 ;
  wire \len_fu_142_reg[48]_i_1_n_5 ;
  wire \len_fu_142_reg[48]_i_1_n_6 ;
  wire \len_fu_142_reg[48]_i_1_n_7 ;
  wire \len_fu_142_reg[48]_i_1_n_8 ;
  wire \len_fu_142_reg[48]_i_1_n_9 ;
  wire \len_fu_142_reg[56]_i_1_n_1 ;
  wire \len_fu_142_reg[56]_i_1_n_10 ;
  wire \len_fu_142_reg[56]_i_1_n_11 ;
  wire \len_fu_142_reg[56]_i_1_n_12 ;
  wire \len_fu_142_reg[56]_i_1_n_13 ;
  wire \len_fu_142_reg[56]_i_1_n_14 ;
  wire \len_fu_142_reg[56]_i_1_n_15 ;
  wire \len_fu_142_reg[56]_i_1_n_2 ;
  wire \len_fu_142_reg[56]_i_1_n_3 ;
  wire \len_fu_142_reg[56]_i_1_n_4 ;
  wire \len_fu_142_reg[56]_i_1_n_5 ;
  wire \len_fu_142_reg[56]_i_1_n_6 ;
  wire \len_fu_142_reg[56]_i_1_n_7 ;
  wire \len_fu_142_reg[56]_i_1_n_8 ;
  wire \len_fu_142_reg[56]_i_1_n_9 ;
  wire \len_fu_142_reg[8]_i_1_n_0 ;
  wire \len_fu_142_reg[8]_i_1_n_1 ;
  wire \len_fu_142_reg[8]_i_1_n_10 ;
  wire \len_fu_142_reg[8]_i_1_n_11 ;
  wire \len_fu_142_reg[8]_i_1_n_12 ;
  wire \len_fu_142_reg[8]_i_1_n_13 ;
  wire \len_fu_142_reg[8]_i_1_n_14 ;
  wire \len_fu_142_reg[8]_i_1_n_15 ;
  wire \len_fu_142_reg[8]_i_1_n_2 ;
  wire \len_fu_142_reg[8]_i_1_n_3 ;
  wire \len_fu_142_reg[8]_i_1_n_4 ;
  wire \len_fu_142_reg[8]_i_1_n_5 ;
  wire \len_fu_142_reg[8]_i_1_n_6 ;
  wire \len_fu_142_reg[8]_i_1_n_7 ;
  wire \len_fu_142_reg[8]_i_1_n_8 ;
  wire \len_fu_142_reg[8]_i_1_n_9 ;
  wire \len_fu_142_reg_n_0_[0] ;
  wire \len_fu_142_reg_n_0_[1] ;
  wire \len_fu_142_reg_n_0_[2] ;
  wire \len_fu_142_reg_n_0_[3] ;
  wire \len_fu_142_reg_n_0_[4] ;
  wire \len_fu_142_reg_n_0_[5] ;
  wire \len_fu_142_reg_n_0_[6] ;
  wire \len_remaining_fu_138[0]_i_3_n_0 ;
  wire lshr_ln_reg_7330;
  wire \lshr_ln_reg_733[7]_i_4_n_0 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_0 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_1 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_2 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_3 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_4 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_5 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_6 ;
  wire \lshr_ln_reg_733_reg[6]_i_1_n_7 ;
  wire [7:0]out;
  wire p_0_in;
  wire ram_reg;
  wire ram_reg_i_13_n_0;
  wire [0:0]shl_ln1_reg_1113;
  wire tmp_data_V_reg_10360;
  wire [31:0]\tmp_data_V_reg_1036_reg[31] ;
  wire [56:0]tmp_fu_353_p4;
  wire [3:0]\tmp_keep_V_reg_1041_reg[3] ;
  wire tmp_last_V_reg_1046;
  wire \tmp_last_V_reg_1046_reg[0] ;
  wire [1:0]\zext_ln46_reg_1058_reg[1] ;
  wire [7:3]\NLW_channel_error_1_fu_146_reg[0]_i_20_CO_UNCONNECTED ;
  wire [7:0]\NLW_channel_error_1_fu_146_reg[0]_i_20_O_UNCONNECTED ;
  wire [7:0]\NLW_channel_error_1_fu_146_reg[0]_i_31_O_UNCONNECTED ;
  wire [7:0]\NLW_channel_error_1_fu_146_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_channel_error_1_fu_146_reg[0]_i_9_O_UNCONNECTED ;
  wire [7:7]\NLW_len_fu_142_reg[56]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_lshr_ln_reg_733_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_lshr_ln_reg_733_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_lshr_ln_reg_733_reg[7]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF000088B80000)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .I1(\B_V_data_1_state_reg[0] [4]),
        .I2(\B_V_data_1_state_reg[0] [2]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_0),
        .I4(RX_stream_TVALID_int_regslice),
        .I5(tmp_data_V_reg_10360),
        .O(RX_stream_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    \and_ln57_1_reg_729[0]_i_1 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .I1(icmp_ln57_1_fu_369_p2),
        .I2(icmp_ln57_fu_363_p2),
        .I3(flow_control_loop_pipe_sequential_init_U_n_0),
        .I4(RX_stream_TVALID_int_regslice),
        .I5(and_ln57_1_reg_729),
        .O(\and_ln57_1_reg_729[0]_i_1_n_0 ));
  FDRE \and_ln57_1_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln57_1_reg_729[0]_i_1_n_0 ),
        .Q(and_ln57_1_reg_729),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln57_fu_363_p2),
        .I2(icmp_ln57_1_fu_369_p2),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .I4(ap_rst_n_inv),
        .O(ap_enable_reg_pp0_iter2));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(flow_control_loop_pipe_sequential_init_U_n_0),
        .I1(RX_stream_TVALID_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_enable_reg_pp0_iter2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(ap_enable_reg_pp0_iter2));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_10 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[31]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[30]),
        .O(\channel_error_1_fu_146[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_11 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[29]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[28]),
        .O(\channel_error_1_fu_146[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_12 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[27]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[26]),
        .O(\channel_error_1_fu_146[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_13 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[25]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[24]),
        .O(\channel_error_1_fu_146[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_14 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[23]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[22]),
        .O(\channel_error_1_fu_146[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_15 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[21]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[20]),
        .O(\channel_error_1_fu_146[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_16 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[19]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[18]),
        .O(\channel_error_1_fu_146[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_17 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[17]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[16]),
        .O(\channel_error_1_fu_146[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \channel_error_1_fu_146[0]_i_19 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[1]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[2]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[3]),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[0]),
        .O(\channel_error_1_fu_146[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_21 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[3]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .O(\channel_error_1_fu_146[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_22 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .O(\channel_error_1_fu_146[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_23 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[15]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[14]),
        .O(\channel_error_1_fu_146[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_24 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[13]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[12]),
        .O(\channel_error_1_fu_146[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_25 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[11]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[10]),
        .O(\channel_error_1_fu_146[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_26 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[9]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[8]),
        .O(\channel_error_1_fu_146[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_27 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[7]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[6]),
        .O(\channel_error_1_fu_146[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_28 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[5]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[4]),
        .O(\channel_error_1_fu_146[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_error_1_fu_146[0]_i_29 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[3]),
        .O(\channel_error_1_fu_146[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \channel_error_1_fu_146[0]_i_30 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .O(\channel_error_1_fu_146[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \channel_error_1_fu_146[0]_i_32 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[31]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[30]),
        .O(\channel_error_1_fu_146[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_33 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[29]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[28]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[27]),
        .O(\channel_error_1_fu_146[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_34 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[25]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[24]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[26]),
        .O(\channel_error_1_fu_146[0]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_35 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[23]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[22]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[21]),
        .O(\channel_error_1_fu_146[0]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_36 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[19]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[18]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[20]),
        .O(\channel_error_1_fu_146[0]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_37 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[17]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[16]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[15]),
        .O(\channel_error_1_fu_146[0]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_38 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[13]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[12]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[14]),
        .O(\channel_error_1_fu_146[0]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_39 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[11]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[10]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[9]),
        .O(\channel_error_1_fu_146[0]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_40 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[7]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[6]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[8]),
        .O(\channel_error_1_fu_146[0]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \channel_error_1_fu_146[0]_i_41 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[5]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[4]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[3]),
        .O(\channel_error_1_fu_146[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAAEAAABAAAA)) 
    \channel_error_1_fu_146[0]_i_42 
       (.I0(\channel_error_1_fu_146[0]_i_43_n_0 ),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .I4(\channel_error_1_fu_146[0]_i_44_n_0 ),
        .I5(\channel_error_1_fu_146[0]_i_45_n_0 ),
        .O(\channel_error_1_fu_146[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00002222000000F0)) 
    \channel_error_1_fu_146[0]_i_43 
       (.I0(\channel_error_1_fu_146[0]_i_46_n_0 ),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[0]),
        .I2(\channel_error_1_fu_146[0]_i_42_0 ),
        .I3(\channel_error_1_fu_146[0]_i_42_1 ),
        .I4(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_0),
        .O(\channel_error_1_fu_146[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h5FDDFFFF5FDD0000)) 
    \channel_error_1_fu_146[0]_i_44 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[3]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[2]),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[1]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_0),
        .I5(\channel_error_1_fu_146[0]_i_42_2 ),
        .O(\channel_error_1_fu_146[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h800000008000FFFF)) 
    \channel_error_1_fu_146[0]_i_45 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[0]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[3]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[2]),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[1]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_0),
        .I5(\channel_error_1_fu_146_reg[0]_1 ),
        .O(\channel_error_1_fu_146[0]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h80002400)) 
    \channel_error_1_fu_146[0]_i_46 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[2]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[3]),
        .I4(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[1]),
        .O(\channel_error_1_fu_146[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h080F080008000800)) 
    \channel_error_1_fu_146[0]_i_5 
       (.I0(RX_stream_TLAST_int_regslice),
        .I1(\channel_error_1_fu_146_reg[0]_1 ),
        .I2(ram_reg_i_13_n_0),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(\channel_error_1_fu_146[0]_i_19_n_0 ),
        .I5(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_last_V_3_out),
        .O(\channel_error_1_fu_146[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0A0B0F0B)) 
    \channel_error_1_fu_146[0]_i_6 
       (.I0(icmp_ln100_fu_562_p2),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_last_V_3_out),
        .I2(ram_reg_i_13_n_0),
        .I3(flow_control_loop_pipe_sequential_init_U_n_9),
        .I4(RX_stream_TLAST_int_regslice),
        .O(\channel_error_1_fu_146[0]_i_6_n_0 ));
  FDRE \channel_error_1_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .R(1'b0));
  CARRY8 \channel_error_1_fu_146_reg[0]_i_20 
       (.CI(\channel_error_1_fu_146_reg[0]_i_31_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_channel_error_1_fu_146_reg[0]_i_20_CO_UNCONNECTED [7:3],icmp_ln100_fu_562_p2,\channel_error_1_fu_146_reg[0]_i_20_n_6 ,\channel_error_1_fu_146_reg[0]_i_20_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_channel_error_1_fu_146_reg[0]_i_20_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\channel_error_1_fu_146[0]_i_32_n_0 ,\channel_error_1_fu_146[0]_i_33_n_0 ,\channel_error_1_fu_146[0]_i_34_n_0 }));
  CARRY8 \channel_error_1_fu_146_reg[0]_i_31 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\channel_error_1_fu_146_reg[0]_i_31_n_0 ,\channel_error_1_fu_146_reg[0]_i_31_n_1 ,\channel_error_1_fu_146_reg[0]_i_31_n_2 ,\channel_error_1_fu_146_reg[0]_i_31_n_3 ,\channel_error_1_fu_146_reg[0]_i_31_n_4 ,\channel_error_1_fu_146_reg[0]_i_31_n_5 ,\channel_error_1_fu_146_reg[0]_i_31_n_6 ,\channel_error_1_fu_146_reg[0]_i_31_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_channel_error_1_fu_146_reg[0]_i_31_O_UNCONNECTED [7:0]),
        .S({\channel_error_1_fu_146[0]_i_35_n_0 ,\channel_error_1_fu_146[0]_i_36_n_0 ,\channel_error_1_fu_146[0]_i_37_n_0 ,\channel_error_1_fu_146[0]_i_38_n_0 ,\channel_error_1_fu_146[0]_i_39_n_0 ,\channel_error_1_fu_146[0]_i_40_n_0 ,\channel_error_1_fu_146[0]_i_41_n_0 ,\channel_error_1_fu_146[0]_i_42_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \channel_error_1_fu_146_reg[0]_i_4 
       (.CI(\channel_error_1_fu_146_reg[0]_i_9_n_0 ),
        .CI_TOP(1'b0),
        .CO({p_0_in,\channel_error_1_fu_146_reg[0]_i_4_n_1 ,\channel_error_1_fu_146_reg[0]_i_4_n_2 ,\channel_error_1_fu_146_reg[0]_i_4_n_3 ,\channel_error_1_fu_146_reg[0]_i_4_n_4 ,\channel_error_1_fu_146_reg[0]_i_4_n_5 ,\channel_error_1_fu_146_reg[0]_i_4_n_6 ,\channel_error_1_fu_146_reg[0]_i_4_n_7 }),
        .DI({grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[31],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_channel_error_1_fu_146_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\channel_error_1_fu_146[0]_i_10_n_0 ,\channel_error_1_fu_146[0]_i_11_n_0 ,\channel_error_1_fu_146[0]_i_12_n_0 ,\channel_error_1_fu_146[0]_i_13_n_0 ,\channel_error_1_fu_146[0]_i_14_n_0 ,\channel_error_1_fu_146[0]_i_15_n_0 ,\channel_error_1_fu_146[0]_i_16_n_0 ,\channel_error_1_fu_146[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \channel_error_1_fu_146_reg[0]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\channel_error_1_fu_146_reg[0]_i_9_n_0 ,\channel_error_1_fu_146_reg[0]_i_9_n_1 ,\channel_error_1_fu_146_reg[0]_i_9_n_2 ,\channel_error_1_fu_146_reg[0]_i_9_n_3 ,\channel_error_1_fu_146_reg[0]_i_9_n_4 ,\channel_error_1_fu_146_reg[0]_i_9_n_5 ,\channel_error_1_fu_146_reg[0]_i_9_n_6 ,\channel_error_1_fu_146_reg[0]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\channel_error_1_fu_146[0]_i_21_n_0 ,\channel_error_1_fu_146[0]_i_22_n_0 }),
        .O(\NLW_channel_error_1_fu_146_reg[0]_i_9_O_UNCONNECTED [7:0]),
        .S({\channel_error_1_fu_146[0]_i_23_n_0 ,\channel_error_1_fu_146[0]_i_24_n_0 ,\channel_error_1_fu_146[0]_i_25_n_0 ,\channel_error_1_fu_146[0]_i_26_n_0 ,\channel_error_1_fu_146[0]_i_27_n_0 ,\channel_error_1_fu_146[0]_i_28_n_0 ,\channel_error_1_fu_146[0]_i_29_n_0 ,\channel_error_1_fu_146[0]_i_30_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[0]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [0]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [0]),
        .O(\tmp_data_V_reg_1036_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[10]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [10]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [10]),
        .O(\tmp_data_V_reg_1036_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[11]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [11]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [11]),
        .O(\tmp_data_V_reg_1036_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[12]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [12]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [12]),
        .O(\tmp_data_V_reg_1036_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[13]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [13]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [13]),
        .O(\tmp_data_V_reg_1036_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[14]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [14]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [14]),
        .O(\tmp_data_V_reg_1036_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[15]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [15]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [15]),
        .O(\tmp_data_V_reg_1036_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[16]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [16]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [16]),
        .O(\tmp_data_V_reg_1036_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[17]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [17]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [17]),
        .O(\tmp_data_V_reg_1036_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[18]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [18]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [18]),
        .O(\tmp_data_V_reg_1036_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[19]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [19]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [19]),
        .O(\tmp_data_V_reg_1036_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[1]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [1]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [1]),
        .O(\tmp_data_V_reg_1036_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[20]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [20]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [20]),
        .O(\tmp_data_V_reg_1036_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[21]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [21]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [21]),
        .O(\tmp_data_V_reg_1036_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[22]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [22]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [22]),
        .O(\tmp_data_V_reg_1036_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[23]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [23]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [23]),
        .O(\tmp_data_V_reg_1036_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[24]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [24]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [24]),
        .O(\tmp_data_V_reg_1036_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[25]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [25]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [25]),
        .O(\tmp_data_V_reg_1036_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[26]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [26]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [26]),
        .O(\tmp_data_V_reg_1036_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[27]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [27]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [27]),
        .O(\tmp_data_V_reg_1036_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[28]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [28]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [28]),
        .O(\tmp_data_V_reg_1036_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[29]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [29]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [29]),
        .O(\tmp_data_V_reg_1036_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[2]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [2]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [2]),
        .O(\tmp_data_V_reg_1036_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[30]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [30]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [30]),
        .O(\tmp_data_V_reg_1036_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[31]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [31]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [31]),
        .O(\tmp_data_V_reg_1036_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[3]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [3]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [3]),
        .O(\tmp_data_V_reg_1036_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[4]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [4]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [4]),
        .O(\tmp_data_V_reg_1036_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[5]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [5]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [5]),
        .O(\tmp_data_V_reg_1036_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[6]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [6]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [6]),
        .O(\tmp_data_V_reg_1036_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[7]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [7]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [7]),
        .O(\tmp_data_V_reg_1036_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[8]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [8]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [8]),
        .O(\tmp_data_V_reg_1036_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_data_V_1_reg_446[9]_i_1 
       (.I0(\dataPkt_data_V_1_reg_446_reg[31] [9]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_data_V_fu_162_reg[31]_0 [9]),
        .O(\tmp_data_V_reg_1036_reg[31] [9]));
  FDRE \dataPkt_data_V_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [0]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[10] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [10]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[11] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [11]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[12] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [12]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[13] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [13]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[14] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [14]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[15] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [15]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[16] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [16]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[17] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [17]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[18] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [18]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[19] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [19]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [1]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[20] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [20]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[21] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [21]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[22] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [22]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[23] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [23]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[24] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [24]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[25] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [25]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[26] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [26]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[27] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [27]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[28] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [28]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[29] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [29]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [2]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[30] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [30]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[31] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [31]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [3]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [4]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [5]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [6]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [7]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[8] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [8]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \dataPkt_data_V_fu_162_reg[9] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_data_V_fu_162_reg[31]_1 [9]),
        .Q(\dataPkt_data_V_fu_162_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_dest_V_1_reg_476[0]_i_1 
       (.I0(\dataPkt_dest_V_1_reg_476_reg[0] ),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_dest_V_fu_150_reg[1]_0 [0]),
        .O(\zext_ln46_reg_1058_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_dest_V_1_reg_476[1]_i_1 
       (.I0(\dataPkt_dest_V_1_reg_476_reg[1] ),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(\dataPkt_dest_V_fu_150_reg[1]_0 [1]),
        .O(\zext_ln46_reg_1058_reg[1] [1]));
  FDRE \dataPkt_dest_V_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_dest_V_fu_150_reg[1]_1 [0]),
        .Q(\dataPkt_dest_V_fu_150_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \dataPkt_dest_V_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_dest_V_fu_150_reg[1]_1 [1]),
        .Q(\dataPkt_dest_V_fu_150_reg[1]_0 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_keep_V_1_reg_456[0]_i_1 
       (.I0(\dataPkt_keep_V_1_reg_456_reg[3] [0]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[0]),
        .O(\tmp_keep_V_reg_1041_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_keep_V_1_reg_456[1]_i_1 
       (.I0(\dataPkt_keep_V_1_reg_456_reg[3] [1]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[1]),
        .O(\tmp_keep_V_reg_1041_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_keep_V_1_reg_456[2]_i_1 
       (.I0(\dataPkt_keep_V_1_reg_456_reg[3] [2]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[2]),
        .O(\tmp_keep_V_reg_1041_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_keep_V_1_reg_456[3]_i_1 
       (.I0(\dataPkt_keep_V_1_reg_456_reg[3] [3]),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[3]),
        .O(\tmp_keep_V_reg_1041_reg[3] [3]));
  FDRE \dataPkt_keep_V_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_keep_V_fu_158_reg[3]_0 [0]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[0]),
        .R(1'b0));
  FDRE \dataPkt_keep_V_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_keep_V_fu_158_reg[3]_0 [1]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[1]),
        .R(1'b0));
  FDRE \dataPkt_keep_V_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_keep_V_fu_158_reg[3]_0 [2]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[2]),
        .R(1'b0));
  FDRE \dataPkt_keep_V_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_keep_V_fu_158_reg[3]_0 [3]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_keep_V_2_out[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataPkt_last_V_1_reg_466[0]_i_1 
       (.I0(tmp_last_V_reg_1046),
        .I1(\B_V_data_1_state_reg[0] [0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_last_V_3_out),
        .O(\tmp_last_V_reg_1046_reg[0] ));
  FDRE \dataPkt_last_V_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(dataPkt_data_V_fu_162),
        .D(\dataPkt_last_V_fu_154_reg[0]_0 ),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_dataPkt_last_V_3_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \first_1_reg_296[0]_i_2 
       (.I0(and_ln57_1_reg_729),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\first_1_reg_296[0]_i_2_n_0 ));
  FDRE \first_1_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out),
        .R(1'b0));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .CO(icmp_ln57_1_fu_369_p2),
        .D(D),
        .DI(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[31]),
        .E(dataPkt_data_V_fu_162),
        .O({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .Q(Q),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .and_ln57_1_reg_729(and_ln57_1_reg_729),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\B_V_data_1_state_reg[0] [2:1]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .ap_loop_init_int_reg_3({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .ap_rst_n_inv(ap_rst_n_inv),
        .channel_error_1_fu_1463_out(channel_error_1_fu_1463_out),
        .\channel_error_1_fu_146_reg[0] (flow_control_loop_pipe_sequential_init_U_n_0),
        .\channel_error_1_fu_146_reg[0]_0 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out),
        .\channel_error_1_fu_146_reg[0]_1 (ap_enable_reg_pp0_iter2_reg_n_0),
        .\channel_error_1_fu_146_reg[0]_2 (p_0_in),
        .\channel_error_1_fu_146_reg[0]_3 (\channel_error_1_fu_146[0]_i_5_n_0 ),
        .\channel_error_1_fu_146_reg[0]_4 (\channel_error_1_fu_146[0]_i_6_n_0 ),
        .\channel_error_1_fu_146_reg[0]_5 (\dataPkt_dest_V_1_reg_476_reg[1] ),
        .\channel_error_1_fu_146_reg[0]_6 (\dataPkt_dest_V_1_reg_476_reg[0] ),
        .\channel_error_1_fu_146_reg[0]_7 (\channel_error_1_fu_146_reg[0]_0 ),
        .channel_error_reg_486(channel_error_reg_486),
        .\channel_error_reg_486_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\first_1_reg_296_reg[0] (\len_remaining_fu_138[0]_i_3_n_0 ),
        .\first_1_reg_296_reg[0]_0 (\first_1_reg_296[0]_i_2_n_0 ),
        .first_reg_498(first_reg_498),
        .\first_reg_498_reg[0] (flow_control_loop_pipe_sequential_init_U_n_41),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .\len_fu_142_reg[63] (icmp_ln57_fu_363_p2),
        .\len_remaining_fu_138_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\len_remaining_fu_138_reg[0]_0 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .\len_remaining_fu_138_reg[16] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[13]),
        .\len_remaining_fu_138_reg[16]_0 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[12]),
        .\len_remaining_fu_138_reg[16]_1 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[11]),
        .\len_remaining_fu_138_reg[16]_2 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[10]),
        .\len_remaining_fu_138_reg[16]_3 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[16]),
        .\len_remaining_fu_138_reg[16]_4 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[15]),
        .\len_remaining_fu_138_reg[16]_5 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[14]),
        .\len_remaining_fu_138_reg[16]_6 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[9]),
        .\len_remaining_fu_138_reg[24] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[23]),
        .\len_remaining_fu_138_reg[24]_0 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[22]),
        .\len_remaining_fu_138_reg[24]_1 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[19]),
        .\len_remaining_fu_138_reg[24]_2 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[18]),
        .\len_remaining_fu_138_reg[24]_3 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[17]),
        .\len_remaining_fu_138_reg[24]_4 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[24]),
        .\len_remaining_fu_138_reg[24]_5 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[21]),
        .\len_remaining_fu_138_reg[24]_6 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[20]),
        .\len_remaining_fu_138_reg[31] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[30]),
        .\len_remaining_fu_138_reg[31]_0 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[29]),
        .\len_remaining_fu_138_reg[31]_1 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[28]),
        .\len_remaining_fu_138_reg[31]_2 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[25]),
        .\len_remaining_fu_138_reg[31]_3 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[27]),
        .\len_remaining_fu_138_reg[31]_4 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[26]),
        .\len_remaining_fu_138_reg[8] (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .\len_remaining_fu_138_reg[8]_0 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[7]),
        .\len_remaining_fu_138_reg[8]_1 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[6]),
        .\len_remaining_fu_138_reg[8]_2 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[5]),
        .\len_remaining_fu_138_reg[8]_3 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[4]),
        .\len_remaining_fu_138_reg[8]_4 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[8]),
        .\len_remaining_fu_138_reg[8]_5 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[3]),
        .\len_remaining_fu_138_reg[8]_6 (grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .tmp_fu_353_p4(tmp_fu_353_p4));
  LUT6 #(
    .INIT(64'hBBBBFBBBAAAAAAAA)) 
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg_i_1
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln57_fu_363_p2),
        .I3(icmp_ln57_1_fu_369_p2),
        .I4(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .I5(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h0D00000000000000)) 
    \len_fu_142[0]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_9),
        .I1(RX_stream_TVALID_int_regslice),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .I3(icmp_ln57_fu_363_p2),
        .I4(icmp_ln57_1_fu_369_p2),
        .I5(ap_enable_reg_pp0_iter1),
        .O(len_fu_142));
  LUT1 #(
    .INIT(2'h1)) 
    \len_fu_142[0]_i_4 
       (.I0(\len_fu_142_reg_n_0_[0] ),
        .O(\len_fu_142[0]_i_4_n_0 ));
  FDRE \len_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_15 ),
        .Q(\len_fu_142_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\len_fu_142_reg[0]_i_3_n_0 ,\len_fu_142_reg[0]_i_3_n_1 ,\len_fu_142_reg[0]_i_3_n_2 ,\len_fu_142_reg[0]_i_3_n_3 ,\len_fu_142_reg[0]_i_3_n_4 ,\len_fu_142_reg[0]_i_3_n_5 ,\len_fu_142_reg[0]_i_3_n_6 ,\len_fu_142_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\len_fu_142_reg[0]_i_3_n_8 ,\len_fu_142_reg[0]_i_3_n_9 ,\len_fu_142_reg[0]_i_3_n_10 ,\len_fu_142_reg[0]_i_3_n_11 ,\len_fu_142_reg[0]_i_3_n_12 ,\len_fu_142_reg[0]_i_3_n_13 ,\len_fu_142_reg[0]_i_3_n_14 ,\len_fu_142_reg[0]_i_3_n_15 }),
        .S({tmp_fu_353_p4[0],\len_fu_142_reg_n_0_[6] ,\len_fu_142_reg_n_0_[5] ,\len_fu_142_reg_n_0_[4] ,\len_fu_142_reg_n_0_[3] ,\len_fu_142_reg_n_0_[2] ,\len_fu_142_reg_n_0_[1] ,\len_fu_142[0]_i_4_n_0 }));
  FDRE \len_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_13 ),
        .Q(tmp_fu_353_p4[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_12 ),
        .Q(tmp_fu_353_p4[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[12] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_11 ),
        .Q(tmp_fu_353_p4[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[13] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_10 ),
        .Q(tmp_fu_353_p4[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[14] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_9 ),
        .Q(tmp_fu_353_p4[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[15] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_8 ),
        .Q(tmp_fu_353_p4[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[16] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_15 ),
        .Q(tmp_fu_353_p4[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[16]_i_1 
       (.CI(\len_fu_142_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_fu_142_reg[16]_i_1_n_0 ,\len_fu_142_reg[16]_i_1_n_1 ,\len_fu_142_reg[16]_i_1_n_2 ,\len_fu_142_reg[16]_i_1_n_3 ,\len_fu_142_reg[16]_i_1_n_4 ,\len_fu_142_reg[16]_i_1_n_5 ,\len_fu_142_reg[16]_i_1_n_6 ,\len_fu_142_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\len_fu_142_reg[16]_i_1_n_8 ,\len_fu_142_reg[16]_i_1_n_9 ,\len_fu_142_reg[16]_i_1_n_10 ,\len_fu_142_reg[16]_i_1_n_11 ,\len_fu_142_reg[16]_i_1_n_12 ,\len_fu_142_reg[16]_i_1_n_13 ,\len_fu_142_reg[16]_i_1_n_14 ,\len_fu_142_reg[16]_i_1_n_15 }),
        .S(tmp_fu_353_p4[16:9]));
  FDRE \len_fu_142_reg[17] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_14 ),
        .Q(tmp_fu_353_p4[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[18] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_13 ),
        .Q(tmp_fu_353_p4[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[19] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_12 ),
        .Q(tmp_fu_353_p4[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_14 ),
        .Q(\len_fu_142_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[20] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_11 ),
        .Q(tmp_fu_353_p4[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[21] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_10 ),
        .Q(tmp_fu_353_p4[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[22] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_9 ),
        .Q(tmp_fu_353_p4[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[23] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[16]_i_1_n_8 ),
        .Q(tmp_fu_353_p4[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[24] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_15 ),
        .Q(tmp_fu_353_p4[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[24]_i_1 
       (.CI(\len_fu_142_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_fu_142_reg[24]_i_1_n_0 ,\len_fu_142_reg[24]_i_1_n_1 ,\len_fu_142_reg[24]_i_1_n_2 ,\len_fu_142_reg[24]_i_1_n_3 ,\len_fu_142_reg[24]_i_1_n_4 ,\len_fu_142_reg[24]_i_1_n_5 ,\len_fu_142_reg[24]_i_1_n_6 ,\len_fu_142_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\len_fu_142_reg[24]_i_1_n_8 ,\len_fu_142_reg[24]_i_1_n_9 ,\len_fu_142_reg[24]_i_1_n_10 ,\len_fu_142_reg[24]_i_1_n_11 ,\len_fu_142_reg[24]_i_1_n_12 ,\len_fu_142_reg[24]_i_1_n_13 ,\len_fu_142_reg[24]_i_1_n_14 ,\len_fu_142_reg[24]_i_1_n_15 }),
        .S(tmp_fu_353_p4[24:17]));
  FDRE \len_fu_142_reg[25] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_14 ),
        .Q(tmp_fu_353_p4[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[26] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_13 ),
        .Q(tmp_fu_353_p4[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[27] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_12 ),
        .Q(tmp_fu_353_p4[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[28] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_11 ),
        .Q(tmp_fu_353_p4[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[29] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_10 ),
        .Q(tmp_fu_353_p4[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_13 ),
        .Q(\len_fu_142_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[30] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_9 ),
        .Q(tmp_fu_353_p4[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[31] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[24]_i_1_n_8 ),
        .Q(tmp_fu_353_p4[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[32] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_15 ),
        .Q(tmp_fu_353_p4[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[32]_i_1 
       (.CI(\len_fu_142_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_fu_142_reg[32]_i_1_n_0 ,\len_fu_142_reg[32]_i_1_n_1 ,\len_fu_142_reg[32]_i_1_n_2 ,\len_fu_142_reg[32]_i_1_n_3 ,\len_fu_142_reg[32]_i_1_n_4 ,\len_fu_142_reg[32]_i_1_n_5 ,\len_fu_142_reg[32]_i_1_n_6 ,\len_fu_142_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\len_fu_142_reg[32]_i_1_n_8 ,\len_fu_142_reg[32]_i_1_n_9 ,\len_fu_142_reg[32]_i_1_n_10 ,\len_fu_142_reg[32]_i_1_n_11 ,\len_fu_142_reg[32]_i_1_n_12 ,\len_fu_142_reg[32]_i_1_n_13 ,\len_fu_142_reg[32]_i_1_n_14 ,\len_fu_142_reg[32]_i_1_n_15 }),
        .S(tmp_fu_353_p4[32:25]));
  FDRE \len_fu_142_reg[33] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_14 ),
        .Q(tmp_fu_353_p4[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[34] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_13 ),
        .Q(tmp_fu_353_p4[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[35] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_12 ),
        .Q(tmp_fu_353_p4[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[36] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_11 ),
        .Q(tmp_fu_353_p4[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[37] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_10 ),
        .Q(tmp_fu_353_p4[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[38] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_9 ),
        .Q(tmp_fu_353_p4[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[39] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[32]_i_1_n_8 ),
        .Q(tmp_fu_353_p4[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_12 ),
        .Q(\len_fu_142_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[40] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_15 ),
        .Q(tmp_fu_353_p4[33]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[40]_i_1 
       (.CI(\len_fu_142_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_fu_142_reg[40]_i_1_n_0 ,\len_fu_142_reg[40]_i_1_n_1 ,\len_fu_142_reg[40]_i_1_n_2 ,\len_fu_142_reg[40]_i_1_n_3 ,\len_fu_142_reg[40]_i_1_n_4 ,\len_fu_142_reg[40]_i_1_n_5 ,\len_fu_142_reg[40]_i_1_n_6 ,\len_fu_142_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\len_fu_142_reg[40]_i_1_n_8 ,\len_fu_142_reg[40]_i_1_n_9 ,\len_fu_142_reg[40]_i_1_n_10 ,\len_fu_142_reg[40]_i_1_n_11 ,\len_fu_142_reg[40]_i_1_n_12 ,\len_fu_142_reg[40]_i_1_n_13 ,\len_fu_142_reg[40]_i_1_n_14 ,\len_fu_142_reg[40]_i_1_n_15 }),
        .S(tmp_fu_353_p4[40:33]));
  FDRE \len_fu_142_reg[41] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_14 ),
        .Q(tmp_fu_353_p4[34]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[42] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_13 ),
        .Q(tmp_fu_353_p4[35]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[43] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_12 ),
        .Q(tmp_fu_353_p4[36]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[44] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_11 ),
        .Q(tmp_fu_353_p4[37]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[45] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_10 ),
        .Q(tmp_fu_353_p4[38]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[46] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_9 ),
        .Q(tmp_fu_353_p4[39]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[47] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[40]_i_1_n_8 ),
        .Q(tmp_fu_353_p4[40]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[48] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_15 ),
        .Q(tmp_fu_353_p4[41]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[48]_i_1 
       (.CI(\len_fu_142_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_fu_142_reg[48]_i_1_n_0 ,\len_fu_142_reg[48]_i_1_n_1 ,\len_fu_142_reg[48]_i_1_n_2 ,\len_fu_142_reg[48]_i_1_n_3 ,\len_fu_142_reg[48]_i_1_n_4 ,\len_fu_142_reg[48]_i_1_n_5 ,\len_fu_142_reg[48]_i_1_n_6 ,\len_fu_142_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\len_fu_142_reg[48]_i_1_n_8 ,\len_fu_142_reg[48]_i_1_n_9 ,\len_fu_142_reg[48]_i_1_n_10 ,\len_fu_142_reg[48]_i_1_n_11 ,\len_fu_142_reg[48]_i_1_n_12 ,\len_fu_142_reg[48]_i_1_n_13 ,\len_fu_142_reg[48]_i_1_n_14 ,\len_fu_142_reg[48]_i_1_n_15 }),
        .S(tmp_fu_353_p4[48:41]));
  FDRE \len_fu_142_reg[49] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_14 ),
        .Q(tmp_fu_353_p4[42]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_11 ),
        .Q(\len_fu_142_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[50] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_13 ),
        .Q(tmp_fu_353_p4[43]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[51] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_12 ),
        .Q(tmp_fu_353_p4[44]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[52] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_11 ),
        .Q(tmp_fu_353_p4[45]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[53] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_10 ),
        .Q(tmp_fu_353_p4[46]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[54] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_9 ),
        .Q(tmp_fu_353_p4[47]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[55] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[48]_i_1_n_8 ),
        .Q(tmp_fu_353_p4[48]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[56] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_15 ),
        .Q(tmp_fu_353_p4[49]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[56]_i_1 
       (.CI(\len_fu_142_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_len_fu_142_reg[56]_i_1_CO_UNCONNECTED [7],\len_fu_142_reg[56]_i_1_n_1 ,\len_fu_142_reg[56]_i_1_n_2 ,\len_fu_142_reg[56]_i_1_n_3 ,\len_fu_142_reg[56]_i_1_n_4 ,\len_fu_142_reg[56]_i_1_n_5 ,\len_fu_142_reg[56]_i_1_n_6 ,\len_fu_142_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\len_fu_142_reg[56]_i_1_n_8 ,\len_fu_142_reg[56]_i_1_n_9 ,\len_fu_142_reg[56]_i_1_n_10 ,\len_fu_142_reg[56]_i_1_n_11 ,\len_fu_142_reg[56]_i_1_n_12 ,\len_fu_142_reg[56]_i_1_n_13 ,\len_fu_142_reg[56]_i_1_n_14 ,\len_fu_142_reg[56]_i_1_n_15 }),
        .S(tmp_fu_353_p4[56:49]));
  FDRE \len_fu_142_reg[57] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_14 ),
        .Q(tmp_fu_353_p4[50]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[58] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_13 ),
        .Q(tmp_fu_353_p4[51]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[59] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_12 ),
        .Q(tmp_fu_353_p4[52]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_10 ),
        .Q(\len_fu_142_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[60] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_11 ),
        .Q(tmp_fu_353_p4[53]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[61] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_10 ),
        .Q(tmp_fu_353_p4[54]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[62] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_9 ),
        .Q(tmp_fu_353_p4[55]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[63] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[56]_i_1_n_8 ),
        .Q(tmp_fu_353_p4[56]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_9 ),
        .Q(\len_fu_142_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[0]_i_3_n_8 ),
        .Q(tmp_fu_353_p4[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \len_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_15 ),
        .Q(tmp_fu_353_p4[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_fu_142_reg[8]_i_1 
       (.CI(\len_fu_142_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_fu_142_reg[8]_i_1_n_0 ,\len_fu_142_reg[8]_i_1_n_1 ,\len_fu_142_reg[8]_i_1_n_2 ,\len_fu_142_reg[8]_i_1_n_3 ,\len_fu_142_reg[8]_i_1_n_4 ,\len_fu_142_reg[8]_i_1_n_5 ,\len_fu_142_reg[8]_i_1_n_6 ,\len_fu_142_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\len_fu_142_reg[8]_i_1_n_8 ,\len_fu_142_reg[8]_i_1_n_9 ,\len_fu_142_reg[8]_i_1_n_10 ,\len_fu_142_reg[8]_i_1_n_11 ,\len_fu_142_reg[8]_i_1_n_12 ,\len_fu_142_reg[8]_i_1_n_13 ,\len_fu_142_reg[8]_i_1_n_14 ,\len_fu_142_reg[8]_i_1_n_15 }),
        .S(tmp_fu_353_p4[8:1]));
  FDRE \len_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(len_fu_142),
        .D(\len_fu_142_reg[8]_i_1_n_14 ),
        .Q(tmp_fu_353_p4[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \len_remaining_fu_138[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln57_1_fu_369_p2),
        .I2(icmp_ln57_fu_363_p2),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .O(\len_remaining_fu_138[0]_i_3_n_0 ));
  FDRE \len_remaining_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[10] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[10]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[11] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[11]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[12] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[12]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[13] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[13]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[14] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[14]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[15] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[15]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[16] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[16]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[17] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[17]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[18] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[18]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[19] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[19]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[20] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[20]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[21] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[21]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[22] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[22]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[23] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[23]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[24] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[24]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[25] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[25]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[26] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[26]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[27] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[27]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[28] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[28]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[29] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[29]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[30] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[30]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[31] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[31]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[3]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[4]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[5]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[6]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[7]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[8]),
        .R(1'b0));
  FDRE \len_remaining_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(channel_error_1_fu_1463_out),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C0004000C000C0)) 
    \lshr_ln_reg_733[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln57_fu_363_p2),
        .I2(icmp_ln57_1_fu_369_p2),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .I4(RX_stream_TVALID_int_regslice),
        .I5(flow_control_loop_pipe_sequential_init_U_n_9),
        .O(lshr_ln_reg_7330));
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln_reg_733[7]_i_4 
       (.I0(tmp_fu_353_p4[0]),
        .I1(shl_ln1_reg_1113),
        .O(\lshr_ln_reg_733[7]_i_4_n_0 ));
  FDRE \lshr_ln_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[2]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[3]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[4]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[5]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[3]),
        .R(1'b0));
  FDRE \lshr_ln_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[6]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[4]),
        .R(1'b0));
  FDRE \lshr_ln_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[7]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[5]),
        .R(1'b0));
  FDRE \lshr_ln_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[8]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \lshr_ln_reg_733_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\lshr_ln_reg_733_reg[6]_i_1_n_0 ,\lshr_ln_reg_733_reg[6]_i_1_n_1 ,\lshr_ln_reg_733_reg[6]_i_1_n_2 ,\lshr_ln_reg_733_reg[6]_i_1_n_3 ,\lshr_ln_reg_733_reg[6]_i_1_n_4 ,\lshr_ln_reg_733_reg[6]_i_1_n_5 ,\lshr_ln_reg_733_reg[6]_i_1_n_6 ,\lshr_ln_reg_733_reg[6]_i_1_n_7 }),
        .DI({\len_fu_142_reg_n_0_[6] ,\len_fu_142_reg_n_0_[5] ,\len_fu_142_reg_n_0_[4] ,\len_fu_142_reg_n_0_[3] ,\len_fu_142_reg_n_0_[2] ,\len_fu_142_reg_n_0_[1] ,\len_fu_142_reg_n_0_[0] ,1'b0}),
        .O({add_ln112_fu_600_p2[8:2],\NLW_lshr_ln_reg_733_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\len_fu_142_reg_n_0_[6] ,\len_fu_142_reg_n_0_[5] ,\len_fu_142_reg_n_0_[4] ,\len_fu_142_reg_n_0_[3] ,\len_fu_142_reg_n_0_[2] ,\len_fu_142_reg_n_0_[1] ,\len_fu_142_reg_n_0_[0] ,1'b0}));
  FDRE \lshr_ln_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_7330),
        .D(add_ln112_fu_600_p2[9]),
        .Q(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \lshr_ln_reg_733_reg[7]_i_2 
       (.CI(\lshr_ln_reg_733_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_lshr_ln_reg_733_reg[7]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lshr_ln_reg_733_reg[7]_i_2_O_UNCONNECTED [7:1],add_ln112_fu_600_p2[9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\lshr_ln_reg_733[7]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hAAA8000000000000)) 
    ram_reg_i_10
       (.I0(\B_V_data_1_state_reg[0] [2]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .I2(ram_reg_i_13_n_0),
        .I3(RX_stream_TVALID_int_regslice),
        .I4(and_ln57_1_reg_729),
        .I5(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F020)) 
    ram_reg_i_12
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_first_1_out),
        .I1(and_ln57_1_reg_729),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_channel_error_1_out),
        .I4(ram_reg_i_13_n_0),
        .I5(RX_stream_TVALID_int_regslice),
        .O(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_ce0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_13
       (.I0(icmp_ln57_fu_363_p2),
        .I1(icmp_ln57_1_fu_369_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    ram_reg_i_2
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[7]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[7]),
        .I4(shl_ln1_reg_1113),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_3
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[6]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[6]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_4
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[5]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[5]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_5
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[4]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_6
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[3]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[3]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_7
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[2]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_8
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[1]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    ram_reg_i_9
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_buffer_r_address0[0]),
        .I1(ram_reg),
        .I2(\B_V_data_1_state_reg[0] [3]),
        .I3(out[0]),
        .O(ADDRARDADDR[0]));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_buffer_RAM_AUTO_1R1W" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_buffer_RAM_AUTO_1R1W
   (empty_52_fu_237_p1,
    \empty_49_reg_319_reg[0] ,
    \empty_49_reg_319_reg[0]_0 ,
    \empty_49_reg_319_reg[0]_1 ,
    \empty_49_reg_319_reg[0]_2 ,
    \empty_49_reg_319_reg[0]_3 ,
    \empty_49_reg_319_reg[0]_4 ,
    \empty_49_reg_319_reg[0]_5 ,
    \empty_49_reg_319_reg[0]_6 ,
    ap_clk,
    buffer_ce0,
    ADDRARDADDR,
    Q,
    WEA,
    \empty_57_reg_344_reg[16] ,
    \empty_57_reg_344_reg[23] );
  output [7:0]empty_52_fu_237_p1;
  output \empty_49_reg_319_reg[0] ;
  output \empty_49_reg_319_reg[0]_0 ;
  output \empty_49_reg_319_reg[0]_1 ;
  output \empty_49_reg_319_reg[0]_2 ;
  output \empty_49_reg_319_reg[0]_3 ;
  output \empty_49_reg_319_reg[0]_4 ;
  output \empty_49_reg_319_reg[0]_5 ;
  output \empty_49_reg_319_reg[0]_6 ;
  input ap_clk;
  input buffer_ce0;
  input [7:0]ADDRARDADDR;
  input [31:0]Q;
  input [0:0]WEA;
  input [1:0]\empty_57_reg_344_reg[16] ;
  input [0:0]\empty_57_reg_344_reg[23] ;

  wire [7:0]ADDRARDADDR;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buffer_ce0;
  wire [31:0]buffer_q0;
  wire \empty_49_reg_319_reg[0] ;
  wire \empty_49_reg_319_reg[0]_0 ;
  wire \empty_49_reg_319_reg[0]_1 ;
  wire \empty_49_reg_319_reg[0]_2 ;
  wire \empty_49_reg_319_reg[0]_3 ;
  wire \empty_49_reg_319_reg[0]_4 ;
  wire \empty_49_reg_319_reg[0]_5 ;
  wire \empty_49_reg_319_reg[0]_6 ;
  wire [7:0]empty_52_fu_237_p1;
  wire [1:0]\empty_57_reg_344_reg[16] ;
  wire [0:0]\empty_57_reg_344_reg[23] ;
  wire [15:0]NLW_ram_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_CASDOUTPB_UNCONNECTED;
  wire [15:14]NLW_ram_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[0]_i_1 
       (.I0(empty_52_fu_237_p1[0]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[10]_i_2 
       (.I0(buffer_q0[26]),
        .I1(buffer_q0[10]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[18]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[2]),
        .O(empty_52_fu_237_p1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[11]_i_2 
       (.I0(buffer_q0[27]),
        .I1(buffer_q0[11]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[19]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[3]),
        .O(empty_52_fu_237_p1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[12]_i_2 
       (.I0(buffer_q0[28]),
        .I1(buffer_q0[12]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[20]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[4]),
        .O(empty_52_fu_237_p1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[13]_i_2 
       (.I0(buffer_q0[29]),
        .I1(buffer_q0[13]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[21]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[5]),
        .O(empty_52_fu_237_p1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[14]_i_2 
       (.I0(buffer_q0[30]),
        .I1(buffer_q0[14]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[22]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[6]),
        .O(empty_52_fu_237_p1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[15]_i_3 
       (.I0(buffer_q0[31]),
        .I1(buffer_q0[15]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[23]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[7]),
        .O(empty_52_fu_237_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[1]_i_1 
       (.I0(empty_52_fu_237_p1[1]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[2]_i_1 
       (.I0(empty_52_fu_237_p1[2]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[3]_i_1 
       (.I0(empty_52_fu_237_p1[3]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[4]_i_1 
       (.I0(empty_52_fu_237_p1[4]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[5]_i_1 
       (.I0(empty_52_fu_237_p1[5]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[6]_i_1 
       (.I0(empty_52_fu_237_p1[6]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \empty_57_reg_344[7]_i_1 
       (.I0(empty_52_fu_237_p1[7]),
        .I1(\empty_57_reg_344_reg[16] [0]),
        .I2(\empty_57_reg_344_reg[23] ),
        .O(\empty_49_reg_319_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[8]_i_2 
       (.I0(buffer_q0[24]),
        .I1(buffer_q0[8]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[16]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[0]),
        .O(empty_52_fu_237_p1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \empty_57_reg_344[9]_i_2 
       (.I0(buffer_q0[25]),
        .I1(buffer_q0[9]),
        .I2(\empty_57_reg_344_reg[16] [0]),
        .I3(buffer_q0[17]),
        .I4(\empty_57_reg_344_reg[16] [1]),
        .I5(buffer_q0[1]),
        .O(empty_52_fu_237_p1[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "inst/buffer_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(Q[15:0]),
        .DINBDIN({1'b1,1'b1,Q[31:18]}),
        .DINPADINP(Q[17:16]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(buffer_q0[15:0]),
        .DOUTBDOUT({NLW_ram_reg_DOUTBDOUT_UNCONNECTED[15:14],buffer_q0[31:18]}),
        .DOUTPADOUTP(buffer_q0[17:16]),
        .DOUTPBDOUTP(NLW_ram_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buffer_ce0),
        .ENBWREN(buffer_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_flow_control_loop_pipe_sequential_init" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_flow_control_loop_pipe_sequential_init
   (\channel_error_1_fu_146_reg[0] ,
    CO,
    \len_fu_142_reg[63] ,
    channel_error_1_fu_1463_out,
    ap_loop_init_int_reg_0,
    E,
    \B_V_data_1_state_reg[0] ,
    \len_remaining_fu_138_reg[0] ,
    \channel_error_reg_486_reg[0] ,
    ap_enable_reg_pp0_iter2_reg,
    O,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \first_reg_498_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    ap_clk,
    ap_rst_n_inv,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg,
    RX_stream_TVALID_int_regslice,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter1,
    \first_1_reg_296_reg[0] ,
    \channel_error_1_fu_146_reg[0]_0 ,
    and_ln57_1_reg_729,
    \channel_error_1_fu_146_reg[0]_1 ,
    \len_remaining_fu_138_reg[0]_0 ,
    Q,
    \len_remaining_fu_138_reg[8] ,
    DI,
    \channel_error_1_fu_146_reg[0]_2 ,
    \channel_error_1_fu_146_reg[0]_3 ,
    \channel_error_1_fu_146_reg[0]_4 ,
    \channel_error_1_fu_146_reg[0]_5 ,
    D,
    channel_error_reg_486,
    \channel_error_1_fu_146_reg[0]_6 ,
    \channel_error_1_fu_146_reg[0]_7 ,
    \len_remaining_fu_138_reg[16] ,
    \len_remaining_fu_138_reg[16]_0 ,
    \len_remaining_fu_138_reg[16]_1 ,
    \len_remaining_fu_138_reg[16]_2 ,
    \len_remaining_fu_138_reg[8]_0 ,
    \len_remaining_fu_138_reg[8]_1 ,
    \len_remaining_fu_138_reg[8]_2 ,
    \len_remaining_fu_138_reg[8]_3 ,
    \len_remaining_fu_138_reg[24] ,
    \len_remaining_fu_138_reg[24]_0 ,
    \len_remaining_fu_138_reg[24]_1 ,
    \len_remaining_fu_138_reg[24]_2 ,
    \len_remaining_fu_138_reg[24]_3 ,
    \len_remaining_fu_138_reg[16]_3 ,
    \len_remaining_fu_138_reg[31] ,
    \len_remaining_fu_138_reg[31]_0 ,
    \len_remaining_fu_138_reg[31]_1 ,
    \len_remaining_fu_138_reg[31]_2 ,
    \len_remaining_fu_138_reg[24]_4 ,
    tmp_fu_353_p4,
    \len_remaining_fu_138_reg[16]_4 ,
    \len_remaining_fu_138_reg[16]_5 ,
    \len_remaining_fu_138_reg[16]_6 ,
    \len_remaining_fu_138_reg[8]_4 ,
    \len_remaining_fu_138_reg[8]_5 ,
    \len_remaining_fu_138_reg[8]_6 ,
    \len_remaining_fu_138_reg[31]_3 ,
    \len_remaining_fu_138_reg[31]_4 ,
    \len_remaining_fu_138_reg[24]_5 ,
    \len_remaining_fu_138_reg[24]_6 ,
    first_reg_498,
    \first_1_reg_296_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_0 ,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0);
  output \channel_error_1_fu_146_reg[0] ;
  output [0:0]CO;
  output [0:0]\len_fu_142_reg[63] ;
  output channel_error_1_fu_1463_out;
  output ap_loop_init_int_reg_0;
  output [0:0]E;
  output \B_V_data_1_state_reg[0] ;
  output \len_remaining_fu_138_reg[0] ;
  output \channel_error_reg_486_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [7:0]O;
  output [7:0]ap_loop_init_int_reg_1;
  output [7:0]ap_loop_init_int_reg_2;
  output [6:0]ap_loop_init_int_reg_3;
  output \first_reg_498_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[10] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg;
  input RX_stream_TVALID_int_regslice;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter1;
  input \first_1_reg_296_reg[0] ;
  input \channel_error_1_fu_146_reg[0]_0 ;
  input and_ln57_1_reg_729;
  input \channel_error_1_fu_146_reg[0]_1 ;
  input \len_remaining_fu_138_reg[0]_0 ;
  input [31:0]Q;
  input \len_remaining_fu_138_reg[8] ;
  input [0:0]DI;
  input [0:0]\channel_error_1_fu_146_reg[0]_2 ;
  input \channel_error_1_fu_146_reg[0]_3 ;
  input \channel_error_1_fu_146_reg[0]_4 ;
  input \channel_error_1_fu_146_reg[0]_5 ;
  input [1:0]D;
  input channel_error_reg_486;
  input \channel_error_1_fu_146_reg[0]_6 ;
  input \channel_error_1_fu_146_reg[0]_7 ;
  input \len_remaining_fu_138_reg[16] ;
  input \len_remaining_fu_138_reg[16]_0 ;
  input \len_remaining_fu_138_reg[16]_1 ;
  input \len_remaining_fu_138_reg[16]_2 ;
  input \len_remaining_fu_138_reg[8]_0 ;
  input \len_remaining_fu_138_reg[8]_1 ;
  input \len_remaining_fu_138_reg[8]_2 ;
  input \len_remaining_fu_138_reg[8]_3 ;
  input \len_remaining_fu_138_reg[24] ;
  input \len_remaining_fu_138_reg[24]_0 ;
  input \len_remaining_fu_138_reg[24]_1 ;
  input \len_remaining_fu_138_reg[24]_2 ;
  input \len_remaining_fu_138_reg[24]_3 ;
  input \len_remaining_fu_138_reg[16]_3 ;
  input \len_remaining_fu_138_reg[31] ;
  input \len_remaining_fu_138_reg[31]_0 ;
  input \len_remaining_fu_138_reg[31]_1 ;
  input \len_remaining_fu_138_reg[31]_2 ;
  input \len_remaining_fu_138_reg[24]_4 ;
  input [56:0]tmp_fu_353_p4;
  input \len_remaining_fu_138_reg[16]_4 ;
  input \len_remaining_fu_138_reg[16]_5 ;
  input \len_remaining_fu_138_reg[16]_6 ;
  input \len_remaining_fu_138_reg[8]_4 ;
  input \len_remaining_fu_138_reg[8]_5 ;
  input \len_remaining_fu_138_reg[8]_6 ;
  input \len_remaining_fu_138_reg[31]_3 ;
  input \len_remaining_fu_138_reg[31]_4 ;
  input \len_remaining_fu_138_reg[24]_5 ;
  input \len_remaining_fu_138_reg[24]_6 ;
  input first_reg_498;
  input \first_1_reg_296_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[10]_0 ;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0;

  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]O;
  wire [31:0]Q;
  wire RX_stream_TVALID_int_regslice;
  wire and_ln57_1_reg_729;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire [1:0]\ap_CS_fsm_reg[10]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_10_n_0;
  wire ap_enable_reg_pp0_iter1_i_12_n_0;
  wire ap_enable_reg_pp0_iter1_i_13_n_0;
  wire ap_enable_reg_pp0_iter1_i_14_n_0;
  wire ap_enable_reg_pp0_iter1_i_15_n_0;
  wire ap_enable_reg_pp0_iter1_i_16_n_0;
  wire ap_enable_reg_pp0_iter1_i_17_n_0;
  wire ap_enable_reg_pp0_iter1_i_18_n_0;
  wire ap_enable_reg_pp0_iter1_i_19_n_0;
  wire ap_enable_reg_pp0_iter1_i_20_n_0;
  wire ap_enable_reg_pp0_iter1_i_21_n_0;
  wire ap_enable_reg_pp0_iter1_i_22_n_0;
  wire ap_enable_reg_pp0_iter1_i_23_n_0;
  wire ap_enable_reg_pp0_iter1_i_24_n_0;
  wire ap_enable_reg_pp0_iter1_i_25_n_0;
  wire ap_enable_reg_pp0_iter1_i_26_n_0;
  wire ap_enable_reg_pp0_iter1_i_27_n_0;
  wire ap_enable_reg_pp0_iter1_i_29_n_0;
  wire ap_enable_reg_pp0_iter1_i_30_n_0;
  wire ap_enable_reg_pp0_iter1_i_31_n_0;
  wire ap_enable_reg_pp0_iter1_i_32_n_0;
  wire ap_enable_reg_pp0_iter1_i_33_n_0;
  wire ap_enable_reg_pp0_iter1_i_34_n_0;
  wire ap_enable_reg_pp0_iter1_i_35_n_0;
  wire ap_enable_reg_pp0_iter1_i_36_n_0;
  wire ap_enable_reg_pp0_iter1_i_37_n_0;
  wire ap_enable_reg_pp0_iter1_i_38_n_0;
  wire ap_enable_reg_pp0_iter1_i_39_n_0;
  wire ap_enable_reg_pp0_iter1_i_40_n_0;
  wire ap_enable_reg_pp0_iter1_i_41_n_0;
  wire ap_enable_reg_pp0_iter1_i_42_n_0;
  wire ap_enable_reg_pp0_iter1_i_43_n_0;
  wire ap_enable_reg_pp0_iter1_i_44_n_0;
  wire ap_enable_reg_pp0_iter1_i_45_n_0;
  wire ap_enable_reg_pp0_iter1_i_46_n_0;
  wire ap_enable_reg_pp0_iter1_i_47_n_0;
  wire ap_enable_reg_pp0_iter1_i_48_n_0;
  wire ap_enable_reg_pp0_iter1_i_49_n_0;
  wire ap_enable_reg_pp0_iter1_i_50_n_0;
  wire ap_enable_reg_pp0_iter1_i_51_n_0;
  wire ap_enable_reg_pp0_iter1_i_52_n_0;
  wire ap_enable_reg_pp0_iter1_i_54_n_0;
  wire ap_enable_reg_pp0_iter1_i_55_n_0;
  wire ap_enable_reg_pp0_iter1_i_56_n_0;
  wire ap_enable_reg_pp0_iter1_i_57_n_0;
  wire ap_enable_reg_pp0_iter1_i_58_n_0;
  wire ap_enable_reg_pp0_iter1_i_59_n_0;
  wire ap_enable_reg_pp0_iter1_i_60_n_0;
  wire ap_enable_reg_pp0_iter1_i_61_n_0;
  wire ap_enable_reg_pp0_iter1_i_62_n_0;
  wire ap_enable_reg_pp0_iter1_i_63_n_0;
  wire ap_enable_reg_pp0_iter1_i_64_n_0;
  wire ap_enable_reg_pp0_iter1_i_65_n_0;
  wire ap_enable_reg_pp0_iter1_i_66_n_0;
  wire ap_enable_reg_pp0_iter1_i_67_n_0;
  wire ap_enable_reg_pp0_iter1_i_68_n_0;
  wire ap_enable_reg_pp0_iter1_i_69_n_0;
  wire ap_enable_reg_pp0_iter1_i_6_n_0;
  wire ap_enable_reg_pp0_iter1_i_70_n_0;
  wire ap_enable_reg_pp0_iter1_i_7_n_0;
  wire ap_enable_reg_pp0_iter1_i_8_n_0;
  wire ap_enable_reg_pp0_iter1_i_9_n_0;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_0;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_1;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_2;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_3;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_4;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_5;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_6;
  wire ap_enable_reg_pp0_iter1_reg_i_11_n_7;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_0;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_1;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_2;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_3;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_4;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_5;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_6;
  wire ap_enable_reg_pp0_iter1_reg_i_28_n_7;
  wire ap_enable_reg_pp0_iter1_reg_i_3_n_4;
  wire ap_enable_reg_pp0_iter1_reg_i_3_n_5;
  wire ap_enable_reg_pp0_iter1_reg_i_3_n_6;
  wire ap_enable_reg_pp0_iter1_reg_i_3_n_7;
  wire ap_enable_reg_pp0_iter1_reg_i_4_n_1;
  wire ap_enable_reg_pp0_iter1_reg_i_4_n_2;
  wire ap_enable_reg_pp0_iter1_reg_i_4_n_3;
  wire ap_enable_reg_pp0_iter1_reg_i_4_n_4;
  wire ap_enable_reg_pp0_iter1_reg_i_4_n_5;
  wire ap_enable_reg_pp0_iter1_reg_i_4_n_6;
  wire ap_enable_reg_pp0_iter1_reg_i_4_n_7;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_0;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_1;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_2;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_3;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_4;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_5;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_6;
  wire ap_enable_reg_pp0_iter1_reg_i_53_n_7;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_0;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_1;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_2;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_3;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_4;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_5;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_6;
  wire ap_enable_reg_pp0_iter1_reg_i_5_n_7;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire [7:0]ap_loop_init_int_reg_1;
  wire [7:0]ap_loop_init_int_reg_2;
  wire [6:0]ap_loop_init_int_reg_3;
  wire ap_rst_n_inv;
  wire channel_error_1_fu_1463_out;
  wire \channel_error_1_fu_146[0]_i_2_n_0 ;
  wire \channel_error_1_fu_146[0]_i_3_n_0 ;
  wire \channel_error_1_fu_146[0]_i_7_n_0 ;
  wire \channel_error_1_fu_146_reg[0] ;
  wire \channel_error_1_fu_146_reg[0]_0 ;
  wire \channel_error_1_fu_146_reg[0]_1 ;
  wire [0:0]\channel_error_1_fu_146_reg[0]_2 ;
  wire \channel_error_1_fu_146_reg[0]_3 ;
  wire \channel_error_1_fu_146_reg[0]_4 ;
  wire \channel_error_1_fu_146_reg[0]_5 ;
  wire \channel_error_1_fu_146_reg[0]_6 ;
  wire \channel_error_1_fu_146_reg[0]_7 ;
  wire channel_error_reg_486;
  wire \channel_error_reg_486_reg[0] ;
  wire \first_1_reg_296_reg[0] ;
  wire \first_1_reg_296_reg[0]_0 ;
  wire first_reg_498;
  wire \first_reg_498_reg[0] ;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_ready;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0;
  wire [0:0]\len_fu_142_reg[63] ;
  wire \len_remaining_fu_138[17]_i_10_n_0 ;
  wire \len_remaining_fu_138[17]_i_11_n_0 ;
  wire \len_remaining_fu_138[17]_i_12_n_0 ;
  wire \len_remaining_fu_138[17]_i_13_n_0 ;
  wire \len_remaining_fu_138[17]_i_14_n_0 ;
  wire \len_remaining_fu_138[17]_i_15_n_0 ;
  wire \len_remaining_fu_138[17]_i_16_n_0 ;
  wire \len_remaining_fu_138[17]_i_17_n_0 ;
  wire \len_remaining_fu_138[17]_i_2_n_0 ;
  wire \len_remaining_fu_138[17]_i_3_n_0 ;
  wire \len_remaining_fu_138[17]_i_4_n_0 ;
  wire \len_remaining_fu_138[17]_i_5_n_0 ;
  wire \len_remaining_fu_138[17]_i_6_n_0 ;
  wire \len_remaining_fu_138[17]_i_7_n_0 ;
  wire \len_remaining_fu_138[17]_i_8_n_0 ;
  wire \len_remaining_fu_138[17]_i_9_n_0 ;
  wire \len_remaining_fu_138[1]_i_10_n_0 ;
  wire \len_remaining_fu_138[1]_i_11_n_0 ;
  wire \len_remaining_fu_138[1]_i_12_n_0 ;
  wire \len_remaining_fu_138[1]_i_13_n_0 ;
  wire \len_remaining_fu_138[1]_i_14_n_0 ;
  wire \len_remaining_fu_138[1]_i_15_n_0 ;
  wire \len_remaining_fu_138[1]_i_16_n_0 ;
  wire \len_remaining_fu_138[1]_i_2_n_0 ;
  wire \len_remaining_fu_138[1]_i_3_n_0 ;
  wire \len_remaining_fu_138[1]_i_4_n_0 ;
  wire \len_remaining_fu_138[1]_i_5_n_0 ;
  wire \len_remaining_fu_138[1]_i_6_n_0 ;
  wire \len_remaining_fu_138[1]_i_7_n_0 ;
  wire \len_remaining_fu_138[1]_i_8_n_0 ;
  wire \len_remaining_fu_138[1]_i_9_n_0 ;
  wire \len_remaining_fu_138[25]_i_10_n_0 ;
  wire \len_remaining_fu_138[25]_i_11_n_0 ;
  wire \len_remaining_fu_138[25]_i_12_n_0 ;
  wire \len_remaining_fu_138[25]_i_13_n_0 ;
  wire \len_remaining_fu_138[25]_i_14_n_0 ;
  wire \len_remaining_fu_138[25]_i_2_n_0 ;
  wire \len_remaining_fu_138[25]_i_3_n_0 ;
  wire \len_remaining_fu_138[25]_i_4_n_0 ;
  wire \len_remaining_fu_138[25]_i_5_n_0 ;
  wire \len_remaining_fu_138[25]_i_6_n_0 ;
  wire \len_remaining_fu_138[25]_i_7_n_0 ;
  wire \len_remaining_fu_138[25]_i_8_n_0 ;
  wire \len_remaining_fu_138[25]_i_9_n_0 ;
  wire \len_remaining_fu_138[9]_i_10_n_0 ;
  wire \len_remaining_fu_138[9]_i_11_n_0 ;
  wire \len_remaining_fu_138[9]_i_12_n_0 ;
  wire \len_remaining_fu_138[9]_i_13_n_0 ;
  wire \len_remaining_fu_138[9]_i_14_n_0 ;
  wire \len_remaining_fu_138[9]_i_15_n_0 ;
  wire \len_remaining_fu_138[9]_i_16_n_0 ;
  wire \len_remaining_fu_138[9]_i_17_n_0 ;
  wire \len_remaining_fu_138[9]_i_2_n_0 ;
  wire \len_remaining_fu_138[9]_i_3_n_0 ;
  wire \len_remaining_fu_138[9]_i_4_n_0 ;
  wire \len_remaining_fu_138[9]_i_5_n_0 ;
  wire \len_remaining_fu_138[9]_i_6_n_0 ;
  wire \len_remaining_fu_138[9]_i_7_n_0 ;
  wire \len_remaining_fu_138[9]_i_8_n_0 ;
  wire \len_remaining_fu_138[9]_i_9_n_0 ;
  wire \len_remaining_fu_138_reg[0] ;
  wire \len_remaining_fu_138_reg[0]_0 ;
  wire \len_remaining_fu_138_reg[16] ;
  wire \len_remaining_fu_138_reg[16]_0 ;
  wire \len_remaining_fu_138_reg[16]_1 ;
  wire \len_remaining_fu_138_reg[16]_2 ;
  wire \len_remaining_fu_138_reg[16]_3 ;
  wire \len_remaining_fu_138_reg[16]_4 ;
  wire \len_remaining_fu_138_reg[16]_5 ;
  wire \len_remaining_fu_138_reg[16]_6 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_0 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_1 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_2 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_3 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_4 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_5 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_6 ;
  wire \len_remaining_fu_138_reg[17]_i_1_n_7 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_0 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_1 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_2 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_3 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_4 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_5 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_6 ;
  wire \len_remaining_fu_138_reg[1]_i_1_n_7 ;
  wire \len_remaining_fu_138_reg[24] ;
  wire \len_remaining_fu_138_reg[24]_0 ;
  wire \len_remaining_fu_138_reg[24]_1 ;
  wire \len_remaining_fu_138_reg[24]_2 ;
  wire \len_remaining_fu_138_reg[24]_3 ;
  wire \len_remaining_fu_138_reg[24]_4 ;
  wire \len_remaining_fu_138_reg[24]_5 ;
  wire \len_remaining_fu_138_reg[24]_6 ;
  wire \len_remaining_fu_138_reg[25]_i_1_n_2 ;
  wire \len_remaining_fu_138_reg[25]_i_1_n_3 ;
  wire \len_remaining_fu_138_reg[25]_i_1_n_4 ;
  wire \len_remaining_fu_138_reg[25]_i_1_n_5 ;
  wire \len_remaining_fu_138_reg[25]_i_1_n_6 ;
  wire \len_remaining_fu_138_reg[25]_i_1_n_7 ;
  wire \len_remaining_fu_138_reg[31] ;
  wire \len_remaining_fu_138_reg[31]_0 ;
  wire \len_remaining_fu_138_reg[31]_1 ;
  wire \len_remaining_fu_138_reg[31]_2 ;
  wire \len_remaining_fu_138_reg[31]_3 ;
  wire \len_remaining_fu_138_reg[31]_4 ;
  wire \len_remaining_fu_138_reg[8] ;
  wire \len_remaining_fu_138_reg[8]_0 ;
  wire \len_remaining_fu_138_reg[8]_1 ;
  wire \len_remaining_fu_138_reg[8]_2 ;
  wire \len_remaining_fu_138_reg[8]_3 ;
  wire \len_remaining_fu_138_reg[8]_4 ;
  wire \len_remaining_fu_138_reg[8]_5 ;
  wire \len_remaining_fu_138_reg[8]_6 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_0 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_1 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_2 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_3 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_4 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_5 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_6 ;
  wire \len_remaining_fu_138_reg[9]_i_1_n_7 ;
  wire [56:0]tmp_fu_353_p4;
  wire [7:0]NLW_ap_enable_reg_pp0_iter1_reg_i_11_O_UNCONNECTED;
  wire [7:0]NLW_ap_enable_reg_pp0_iter1_reg_i_28_O_UNCONNECTED;
  wire [7:5]NLW_ap_enable_reg_pp0_iter1_reg_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_ap_enable_reg_pp0_iter1_reg_i_3_O_UNCONNECTED;
  wire [7:0]NLW_ap_enable_reg_pp0_iter1_reg_i_4_O_UNCONNECTED;
  wire [7:0]NLW_ap_enable_reg_pp0_iter1_reg_i_5_O_UNCONNECTED;
  wire [7:0]NLW_ap_enable_reg_pp0_iter1_reg_i_53_O_UNCONNECTED;
  wire [7:6]\NLW_len_remaining_fu_138_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_len_remaining_fu_138_reg[25]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAABAAABAAAAAAABA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg0),
        .I1(\ap_CS_fsm_reg[10]_0 [0]),
        .I2(\ap_CS_fsm_reg[10]_0 [1]),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_ready),
        .I4(ap_done_cache),
        .I5(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\ap_CS_fsm_reg[10]_0 [1]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .I2(ap_done_cache),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_ready),
        .O(\ap_CS_fsm_reg[10] [1]));
  LUT6 #(
    .INIT(64'hAA2AFFFFAA2AAA2A)) 
    ap_done_cache_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\len_fu_142_reg[63] ),
        .I2(CO),
        .I3(ap_done_cache_reg_0),
        .I4(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_10
       (.I0(tmp_fu_353_p4[49]),
        .I1(tmp_fu_353_p4[48]),
        .O(ap_enable_reg_pp0_iter1_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_12
       (.I0(\len_remaining_fu_138_reg[31] ),
        .I1(DI),
        .O(ap_enable_reg_pp0_iter1_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_13
       (.I0(\len_remaining_fu_138_reg[31]_1 ),
        .I1(\len_remaining_fu_138_reg[31]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_14
       (.I0(\len_remaining_fu_138_reg[31]_4 ),
        .I1(\len_remaining_fu_138_reg[31]_3 ),
        .O(ap_enable_reg_pp0_iter1_i_14_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_15
       (.I0(\len_remaining_fu_138_reg[24]_4 ),
        .I1(\len_remaining_fu_138_reg[31]_2 ),
        .O(ap_enable_reg_pp0_iter1_i_15_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_16
       (.I0(\len_remaining_fu_138_reg[24]_0 ),
        .I1(\len_remaining_fu_138_reg[24] ),
        .O(ap_enable_reg_pp0_iter1_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_17
       (.I0(\len_remaining_fu_138_reg[24]_6 ),
        .I1(\len_remaining_fu_138_reg[24]_5 ),
        .O(ap_enable_reg_pp0_iter1_i_17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_18
       (.I0(\len_remaining_fu_138_reg[24]_2 ),
        .I1(\len_remaining_fu_138_reg[24]_1 ),
        .O(ap_enable_reg_pp0_iter1_i_18_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_19
       (.I0(\len_remaining_fu_138_reg[16]_3 ),
        .I1(\len_remaining_fu_138_reg[24]_3 ),
        .O(ap_enable_reg_pp0_iter1_i_19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_20
       (.I0(DI),
        .I1(\len_remaining_fu_138_reg[31] ),
        .O(ap_enable_reg_pp0_iter1_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_21
       (.I0(\len_remaining_fu_138_reg[31]_0 ),
        .I1(\len_remaining_fu_138_reg[31]_1 ),
        .O(ap_enable_reg_pp0_iter1_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_22
       (.I0(\len_remaining_fu_138_reg[31]_3 ),
        .I1(\len_remaining_fu_138_reg[31]_4 ),
        .O(ap_enable_reg_pp0_iter1_i_22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_23
       (.I0(\len_remaining_fu_138_reg[31]_2 ),
        .I1(\len_remaining_fu_138_reg[24]_4 ),
        .O(ap_enable_reg_pp0_iter1_i_23_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_24
       (.I0(\len_remaining_fu_138_reg[24] ),
        .I1(\len_remaining_fu_138_reg[24]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_25
       (.I0(\len_remaining_fu_138_reg[24]_5 ),
        .I1(\len_remaining_fu_138_reg[24]_6 ),
        .O(ap_enable_reg_pp0_iter1_i_25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_26
       (.I0(\len_remaining_fu_138_reg[24]_1 ),
        .I1(\len_remaining_fu_138_reg[24]_2 ),
        .O(ap_enable_reg_pp0_iter1_i_26_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_27
       (.I0(\len_remaining_fu_138_reg[24]_3 ),
        .I1(\len_remaining_fu_138_reg[16]_3 ),
        .O(ap_enable_reg_pp0_iter1_i_27_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_29
       (.I0(tmp_fu_353_p4[47]),
        .I1(tmp_fu_353_p4[46]),
        .O(ap_enable_reg_pp0_iter1_i_29_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_30
       (.I0(tmp_fu_353_p4[45]),
        .I1(tmp_fu_353_p4[44]),
        .O(ap_enable_reg_pp0_iter1_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_31
       (.I0(tmp_fu_353_p4[43]),
        .I1(tmp_fu_353_p4[42]),
        .O(ap_enable_reg_pp0_iter1_i_31_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_32
       (.I0(tmp_fu_353_p4[41]),
        .I1(tmp_fu_353_p4[40]),
        .O(ap_enable_reg_pp0_iter1_i_32_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_33
       (.I0(tmp_fu_353_p4[39]),
        .I1(tmp_fu_353_p4[38]),
        .O(ap_enable_reg_pp0_iter1_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_34
       (.I0(tmp_fu_353_p4[37]),
        .I1(tmp_fu_353_p4[36]),
        .O(ap_enable_reg_pp0_iter1_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_35
       (.I0(tmp_fu_353_p4[35]),
        .I1(tmp_fu_353_p4[34]),
        .O(ap_enable_reg_pp0_iter1_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_36
       (.I0(tmp_fu_353_p4[33]),
        .I1(tmp_fu_353_p4[32]),
        .O(ap_enable_reg_pp0_iter1_i_36_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_37
       (.I0(\len_remaining_fu_138_reg[16]_5 ),
        .I1(\len_remaining_fu_138_reg[16]_4 ),
        .O(ap_enable_reg_pp0_iter1_i_37_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_38
       (.I0(\len_remaining_fu_138_reg[16]_0 ),
        .I1(\len_remaining_fu_138_reg[16] ),
        .O(ap_enable_reg_pp0_iter1_i_38_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_39
       (.I0(\len_remaining_fu_138_reg[16]_2 ),
        .I1(\len_remaining_fu_138_reg[16]_1 ),
        .O(ap_enable_reg_pp0_iter1_i_39_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_40
       (.I0(\len_remaining_fu_138_reg[8]_4 ),
        .I1(\len_remaining_fu_138_reg[16]_6 ),
        .O(ap_enable_reg_pp0_iter1_i_40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_41
       (.I0(\len_remaining_fu_138_reg[8]_1 ),
        .I1(\len_remaining_fu_138_reg[8]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_42
       (.I0(\len_remaining_fu_138_reg[8]_3 ),
        .I1(\len_remaining_fu_138_reg[8]_2 ),
        .O(ap_enable_reg_pp0_iter1_i_42_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_43
       (.I0(\len_remaining_fu_138_reg[8]_6 ),
        .I1(\len_remaining_fu_138_reg[8]_5 ),
        .O(ap_enable_reg_pp0_iter1_i_43_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter1_i_44
       (.I0(\len_remaining_fu_138_reg[0]_0 ),
        .I1(\len_remaining_fu_138_reg[8] ),
        .O(ap_enable_reg_pp0_iter1_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_45
       (.I0(\len_remaining_fu_138_reg[16]_4 ),
        .I1(\len_remaining_fu_138_reg[16]_5 ),
        .O(ap_enable_reg_pp0_iter1_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_46
       (.I0(\len_remaining_fu_138_reg[16] ),
        .I1(\len_remaining_fu_138_reg[16]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_46_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_47
       (.I0(\len_remaining_fu_138_reg[16]_1 ),
        .I1(\len_remaining_fu_138_reg[16]_2 ),
        .O(ap_enable_reg_pp0_iter1_i_47_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_48
       (.I0(\len_remaining_fu_138_reg[16]_6 ),
        .I1(\len_remaining_fu_138_reg[8]_4 ),
        .O(ap_enable_reg_pp0_iter1_i_48_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_49
       (.I0(\len_remaining_fu_138_reg[8]_0 ),
        .I1(\len_remaining_fu_138_reg[8]_1 ),
        .O(ap_enable_reg_pp0_iter1_i_49_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_50
       (.I0(\len_remaining_fu_138_reg[8]_2 ),
        .I1(\len_remaining_fu_138_reg[8]_3 ),
        .O(ap_enable_reg_pp0_iter1_i_50_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_51
       (.I0(\len_remaining_fu_138_reg[8]_5 ),
        .I1(\len_remaining_fu_138_reg[8]_6 ),
        .O(ap_enable_reg_pp0_iter1_i_51_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_52
       (.I0(\len_remaining_fu_138_reg[8] ),
        .I1(\len_remaining_fu_138_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_52_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_54
       (.I0(tmp_fu_353_p4[31]),
        .I1(tmp_fu_353_p4[30]),
        .O(ap_enable_reg_pp0_iter1_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_55
       (.I0(tmp_fu_353_p4[29]),
        .I1(tmp_fu_353_p4[28]),
        .O(ap_enable_reg_pp0_iter1_i_55_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_56
       (.I0(tmp_fu_353_p4[27]),
        .I1(tmp_fu_353_p4[26]),
        .O(ap_enable_reg_pp0_iter1_i_56_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_57
       (.I0(tmp_fu_353_p4[25]),
        .I1(tmp_fu_353_p4[24]),
        .O(ap_enable_reg_pp0_iter1_i_57_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_58
       (.I0(tmp_fu_353_p4[23]),
        .I1(tmp_fu_353_p4[22]),
        .O(ap_enable_reg_pp0_iter1_i_58_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_59
       (.I0(tmp_fu_353_p4[21]),
        .I1(tmp_fu_353_p4[20]),
        .O(ap_enable_reg_pp0_iter1_i_59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_6
       (.I0(tmp_fu_353_p4[56]),
        .O(ap_enable_reg_pp0_iter1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_60
       (.I0(tmp_fu_353_p4[19]),
        .I1(tmp_fu_353_p4[18]),
        .O(ap_enable_reg_pp0_iter1_i_60_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_61
       (.I0(tmp_fu_353_p4[17]),
        .I1(tmp_fu_353_p4[16]),
        .O(ap_enable_reg_pp0_iter1_i_61_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_62
       (.I0(tmp_fu_353_p4[1]),
        .I1(tmp_fu_353_p4[0]),
        .O(ap_enable_reg_pp0_iter1_i_62_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_63
       (.I0(tmp_fu_353_p4[15]),
        .I1(tmp_fu_353_p4[14]),
        .O(ap_enable_reg_pp0_iter1_i_63_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_64
       (.I0(tmp_fu_353_p4[13]),
        .I1(tmp_fu_353_p4[12]),
        .O(ap_enable_reg_pp0_iter1_i_64_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_65
       (.I0(tmp_fu_353_p4[11]),
        .I1(tmp_fu_353_p4[10]),
        .O(ap_enable_reg_pp0_iter1_i_65_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_66
       (.I0(tmp_fu_353_p4[9]),
        .I1(tmp_fu_353_p4[8]),
        .O(ap_enable_reg_pp0_iter1_i_66_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_67
       (.I0(tmp_fu_353_p4[7]),
        .I1(tmp_fu_353_p4[6]),
        .O(ap_enable_reg_pp0_iter1_i_67_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_68
       (.I0(tmp_fu_353_p4[5]),
        .I1(tmp_fu_353_p4[4]),
        .O(ap_enable_reg_pp0_iter1_i_68_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_69
       (.I0(tmp_fu_353_p4[3]),
        .I1(tmp_fu_353_p4[2]),
        .O(ap_enable_reg_pp0_iter1_i_69_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_7
       (.I0(tmp_fu_353_p4[55]),
        .I1(tmp_fu_353_p4[54]),
        .O(ap_enable_reg_pp0_iter1_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_70
       (.I0(tmp_fu_353_p4[0]),
        .I1(tmp_fu_353_p4[1]),
        .O(ap_enable_reg_pp0_iter1_i_70_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_8
       (.I0(tmp_fu_353_p4[53]),
        .I1(tmp_fu_353_p4[52]),
        .O(ap_enable_reg_pp0_iter1_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter1_i_9
       (.I0(tmp_fu_353_p4[51]),
        .I1(tmp_fu_353_p4[50]),
        .O(ap_enable_reg_pp0_iter1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ap_enable_reg_pp0_iter1_reg_i_11
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ap_enable_reg_pp0_iter1_reg_i_11_n_0,ap_enable_reg_pp0_iter1_reg_i_11_n_1,ap_enable_reg_pp0_iter1_reg_i_11_n_2,ap_enable_reg_pp0_iter1_reg_i_11_n_3,ap_enable_reg_pp0_iter1_reg_i_11_n_4,ap_enable_reg_pp0_iter1_reg_i_11_n_5,ap_enable_reg_pp0_iter1_reg_i_11_n_6,ap_enable_reg_pp0_iter1_reg_i_11_n_7}),
        .DI({ap_enable_reg_pp0_iter1_i_37_n_0,ap_enable_reg_pp0_iter1_i_38_n_0,ap_enable_reg_pp0_iter1_i_39_n_0,ap_enable_reg_pp0_iter1_i_40_n_0,ap_enable_reg_pp0_iter1_i_41_n_0,ap_enable_reg_pp0_iter1_i_42_n_0,ap_enable_reg_pp0_iter1_i_43_n_0,ap_enable_reg_pp0_iter1_i_44_n_0}),
        .O(NLW_ap_enable_reg_pp0_iter1_reg_i_11_O_UNCONNECTED[7:0]),
        .S({ap_enable_reg_pp0_iter1_i_45_n_0,ap_enable_reg_pp0_iter1_i_46_n_0,ap_enable_reg_pp0_iter1_i_47_n_0,ap_enable_reg_pp0_iter1_i_48_n_0,ap_enable_reg_pp0_iter1_i_49_n_0,ap_enable_reg_pp0_iter1_i_50_n_0,ap_enable_reg_pp0_iter1_i_51_n_0,ap_enable_reg_pp0_iter1_i_52_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ap_enable_reg_pp0_iter1_reg_i_28
       (.CI(ap_enable_reg_pp0_iter1_reg_i_53_n_0),
        .CI_TOP(1'b0),
        .CO({ap_enable_reg_pp0_iter1_reg_i_28_n_0,ap_enable_reg_pp0_iter1_reg_i_28_n_1,ap_enable_reg_pp0_iter1_reg_i_28_n_2,ap_enable_reg_pp0_iter1_reg_i_28_n_3,ap_enable_reg_pp0_iter1_reg_i_28_n_4,ap_enable_reg_pp0_iter1_reg_i_28_n_5,ap_enable_reg_pp0_iter1_reg_i_28_n_6,ap_enable_reg_pp0_iter1_reg_i_28_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp0_iter1_reg_i_28_O_UNCONNECTED[7:0]),
        .S({ap_enable_reg_pp0_iter1_i_54_n_0,ap_enable_reg_pp0_iter1_i_55_n_0,ap_enable_reg_pp0_iter1_i_56_n_0,ap_enable_reg_pp0_iter1_i_57_n_0,ap_enable_reg_pp0_iter1_i_58_n_0,ap_enable_reg_pp0_iter1_i_59_n_0,ap_enable_reg_pp0_iter1_i_60_n_0,ap_enable_reg_pp0_iter1_i_61_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ap_enable_reg_pp0_iter1_reg_i_3
       (.CI(ap_enable_reg_pp0_iter1_reg_i_5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ap_enable_reg_pp0_iter1_reg_i_3_CO_UNCONNECTED[7:5],\len_fu_142_reg[63] ,ap_enable_reg_pp0_iter1_reg_i_3_n_4,ap_enable_reg_pp0_iter1_reg_i_3_n_5,ap_enable_reg_pp0_iter1_reg_i_3_n_6,ap_enable_reg_pp0_iter1_reg_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,tmp_fu_353_p4[56],1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp0_iter1_reg_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,ap_enable_reg_pp0_iter1_i_6_n_0,ap_enable_reg_pp0_iter1_i_7_n_0,ap_enable_reg_pp0_iter1_i_8_n_0,ap_enable_reg_pp0_iter1_i_9_n_0,ap_enable_reg_pp0_iter1_i_10_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ap_enable_reg_pp0_iter1_reg_i_4
       (.CI(ap_enable_reg_pp0_iter1_reg_i_11_n_0),
        .CI_TOP(1'b0),
        .CO({CO,ap_enable_reg_pp0_iter1_reg_i_4_n_1,ap_enable_reg_pp0_iter1_reg_i_4_n_2,ap_enable_reg_pp0_iter1_reg_i_4_n_3,ap_enable_reg_pp0_iter1_reg_i_4_n_4,ap_enable_reg_pp0_iter1_reg_i_4_n_5,ap_enable_reg_pp0_iter1_reg_i_4_n_6,ap_enable_reg_pp0_iter1_reg_i_4_n_7}),
        .DI({ap_enable_reg_pp0_iter1_i_12_n_0,ap_enable_reg_pp0_iter1_i_13_n_0,ap_enable_reg_pp0_iter1_i_14_n_0,ap_enable_reg_pp0_iter1_i_15_n_0,ap_enable_reg_pp0_iter1_i_16_n_0,ap_enable_reg_pp0_iter1_i_17_n_0,ap_enable_reg_pp0_iter1_i_18_n_0,ap_enable_reg_pp0_iter1_i_19_n_0}),
        .O(NLW_ap_enable_reg_pp0_iter1_reg_i_4_O_UNCONNECTED[7:0]),
        .S({ap_enable_reg_pp0_iter1_i_20_n_0,ap_enable_reg_pp0_iter1_i_21_n_0,ap_enable_reg_pp0_iter1_i_22_n_0,ap_enable_reg_pp0_iter1_i_23_n_0,ap_enable_reg_pp0_iter1_i_24_n_0,ap_enable_reg_pp0_iter1_i_25_n_0,ap_enable_reg_pp0_iter1_i_26_n_0,ap_enable_reg_pp0_iter1_i_27_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ap_enable_reg_pp0_iter1_reg_i_5
       (.CI(ap_enable_reg_pp0_iter1_reg_i_28_n_0),
        .CI_TOP(1'b0),
        .CO({ap_enable_reg_pp0_iter1_reg_i_5_n_0,ap_enable_reg_pp0_iter1_reg_i_5_n_1,ap_enable_reg_pp0_iter1_reg_i_5_n_2,ap_enable_reg_pp0_iter1_reg_i_5_n_3,ap_enable_reg_pp0_iter1_reg_i_5_n_4,ap_enable_reg_pp0_iter1_reg_i_5_n_5,ap_enable_reg_pp0_iter1_reg_i_5_n_6,ap_enable_reg_pp0_iter1_reg_i_5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp0_iter1_reg_i_5_O_UNCONNECTED[7:0]),
        .S({ap_enable_reg_pp0_iter1_i_29_n_0,ap_enable_reg_pp0_iter1_i_30_n_0,ap_enable_reg_pp0_iter1_i_31_n_0,ap_enable_reg_pp0_iter1_i_32_n_0,ap_enable_reg_pp0_iter1_i_33_n_0,ap_enable_reg_pp0_iter1_i_34_n_0,ap_enable_reg_pp0_iter1_i_35_n_0,ap_enable_reg_pp0_iter1_i_36_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ap_enable_reg_pp0_iter1_reg_i_53
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ap_enable_reg_pp0_iter1_reg_i_53_n_0,ap_enable_reg_pp0_iter1_reg_i_53_n_1,ap_enable_reg_pp0_iter1_reg_i_53_n_2,ap_enable_reg_pp0_iter1_reg_i_53_n_3,ap_enable_reg_pp0_iter1_reg_i_53_n_4,ap_enable_reg_pp0_iter1_reg_i_53_n_5,ap_enable_reg_pp0_iter1_reg_i_53_n_6,ap_enable_reg_pp0_iter1_reg_i_53_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_enable_reg_pp0_iter1_i_62_n_0}),
        .O(NLW_ap_enable_reg_pp0_iter1_reg_i_53_O_UNCONNECTED[7:0]),
        .S({ap_enable_reg_pp0_iter1_i_63_n_0,ap_enable_reg_pp0_iter1_i_64_n_0,ap_enable_reg_pp0_iter1_i_65_n_0,ap_enable_reg_pp0_iter1_i_66_n_0,ap_enable_reg_pp0_iter1_i_67_n_0,ap_enable_reg_pp0_iter1_i_68_n_0,ap_enable_reg_pp0_iter1_i_69_n_0,ap_enable_reg_pp0_iter1_i_70_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEAEEE)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .I3(\channel_error_1_fu_146_reg[0] ),
        .I4(RX_stream_TVALID_int_regslice),
        .I5(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_ready),
        .O(ap_loop_init_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hBF00)) 
    ap_loop_init_int_i_2
       (.I0(ap_done_cache_reg_0),
        .I1(CO),
        .I2(\len_fu_142_reg[63] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEEFEEEEFEEEEEE)) 
    \channel_error_1_fu_146[0]_i_1 
       (.I0(\channel_error_1_fu_146[0]_i_2_n_0 ),
        .I1(\channel_error_1_fu_146[0]_i_3_n_0 ),
        .I2(\channel_error_1_fu_146_reg[0]_2 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\channel_error_1_fu_146_reg[0]_3 ),
        .I5(\channel_error_1_fu_146_reg[0]_4 ),
        .O(\channel_error_reg_486_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF44444FF44444)) 
    \channel_error_1_fu_146[0]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(channel_error_reg_486),
        .I2(\channel_error_1_fu_146_reg[0]_6 ),
        .I3(D[0]),
        .I4(\channel_error_1_fu_146[0]_i_7_n_0 ),
        .I5(\channel_error_1_fu_146_reg[0]_7 ),
        .O(\channel_error_1_fu_146[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \channel_error_1_fu_146[0]_i_3 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\channel_error_1_fu_146[0]_i_7_n_0 ),
        .I3(\channel_error_1_fu_146_reg[0]_5 ),
        .I4(D[1]),
        .O(\channel_error_1_fu_146[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \channel_error_1_fu_146[0]_i_7 
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(\len_fu_142_reg[63] ),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_loop_init_int_reg_0),
        .O(\channel_error_1_fu_146[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \dataPkt_keep_V_fu_158[3]_i_1 
       (.I0(RX_stream_TVALID_int_regslice),
        .I1(ap_loop_init_int_reg_0),
        .I2(\channel_error_1_fu_146_reg[0] ),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    \dataPkt_keep_V_fu_158[3]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \dataPkt_keep_V_fu_158[3]_i_4 
       (.I0(ap_done_cache_reg_0),
        .I1(\len_fu_142_reg[63] ),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .O(\channel_error_1_fu_146_reg[0] ));
  LUT6 #(
    .INIT(64'h222222F0E2E2E2E0)) 
    \first_1_reg_296[0]_i_1 
       (.I0(first_reg_498),
        .I1(ap_loop_init_int_reg_0),
        .I2(\channel_error_1_fu_146_reg[0]_0 ),
        .I3(\first_1_reg_296_reg[0] ),
        .I4(RX_stream_TVALID_int_regslice),
        .I5(\first_1_reg_296_reg[0]_0 ),
        .O(\first_reg_498_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \len_fu_142[0]_i_1 
       (.I0(RX_stream_TVALID_int_regslice),
        .I1(\channel_error_1_fu_146_reg[0] ),
        .I2(ap_loop_init_int_reg_0),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'h7474777477747774)) 
    \len_remaining_fu_138[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\first_1_reg_296_reg[0] ),
        .I2(RX_stream_TVALID_int_regslice),
        .I3(\channel_error_1_fu_146_reg[0]_0 ),
        .I4(and_ln57_1_reg_729),
        .I5(\channel_error_1_fu_146_reg[0]_1 ),
        .O(channel_error_1_fu_1463_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_fu_138[0]_i_2 
       (.I0(\len_remaining_fu_138_reg[0]_0 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[0]),
        .O(\len_remaining_fu_138_reg[0] ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_10 
       (.I0(Q[24]),
        .I1(\len_remaining_fu_138_reg[24]_4 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_11 
       (.I0(Q[23]),
        .I1(\len_remaining_fu_138_reg[24] ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_12 
       (.I0(Q[22]),
        .I1(\len_remaining_fu_138_reg[24]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_13 
       (.I0(Q[21]),
        .I1(\len_remaining_fu_138_reg[24]_5 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_14 
       (.I0(Q[20]),
        .I1(\len_remaining_fu_138_reg[24]_6 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_15 
       (.I0(Q[19]),
        .I1(\len_remaining_fu_138_reg[24]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_16 
       (.I0(Q[18]),
        .I1(\len_remaining_fu_138_reg[24]_2 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[17]_i_17 
       (.I0(Q[17]),
        .I1(\len_remaining_fu_138_reg[24]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[17]_i_9 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[1]_i_10 
       (.I0(Q[7]),
        .I1(\len_remaining_fu_138_reg[8]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[1]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[1]_i_11 
       (.I0(Q[6]),
        .I1(\len_remaining_fu_138_reg[8]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[1]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[1]_i_12 
       (.I0(Q[5]),
        .I1(\len_remaining_fu_138_reg[8]_2 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[1]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[1]_i_13 
       (.I0(Q[4]),
        .I1(\len_remaining_fu_138_reg[8]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[1]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[1]_i_14 
       (.I0(Q[3]),
        .I1(\len_remaining_fu_138_reg[8]_5 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[1]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[1]_i_15 
       (.I0(Q[2]),
        .I1(\len_remaining_fu_138_reg[8]_6 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_fu_138[1]_i_16 
       (.I0(\len_remaining_fu_138_reg[8] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[1]),
        .O(\len_remaining_fu_138[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[1]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[1]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[1]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[1]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[1]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[1]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[1]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[1]_i_9 
       (.I0(Q[8]),
        .I1(\len_remaining_fu_138_reg[8]_4 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[25]_i_10 
       (.I0(Q[29]),
        .I1(\len_remaining_fu_138_reg[31]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[25]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[25]_i_11 
       (.I0(Q[28]),
        .I1(\len_remaining_fu_138_reg[31]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[25]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[25]_i_12 
       (.I0(Q[27]),
        .I1(\len_remaining_fu_138_reg[31]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[25]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[25]_i_13 
       (.I0(Q[26]),
        .I1(\len_remaining_fu_138_reg[31]_4 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[25]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[25]_i_14 
       (.I0(Q[25]),
        .I1(\len_remaining_fu_138_reg[31]_2 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[25]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[25]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[25]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[25]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[25]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[25]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[25]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[25]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \len_remaining_fu_138[25]_i_8 
       (.I0(DI),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[31]),
        .O(\len_remaining_fu_138[25]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[25]_i_9 
       (.I0(Q[30]),
        .I1(\len_remaining_fu_138_reg[31] ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[25]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_10 
       (.I0(Q[16]),
        .I1(\len_remaining_fu_138_reg[16]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_11 
       (.I0(Q[15]),
        .I1(\len_remaining_fu_138_reg[16]_4 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_12 
       (.I0(Q[14]),
        .I1(\len_remaining_fu_138_reg[16]_5 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_13 
       (.I0(Q[13]),
        .I1(\len_remaining_fu_138_reg[16] ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_14 
       (.I0(Q[12]),
        .I1(\len_remaining_fu_138_reg[16]_0 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_15 
       (.I0(Q[11]),
        .I1(\len_remaining_fu_138_reg[16]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_16 
       (.I0(Q[10]),
        .I1(\len_remaining_fu_138_reg[16]_2 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \len_remaining_fu_138[9]_i_17 
       (.I0(Q[9]),
        .I1(\len_remaining_fu_138_reg[16]_6 ),
        .I2(ap_loop_init_int_reg_0),
        .O(\len_remaining_fu_138[9]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \len_remaining_fu_138[9]_i_9 
       (.I0(ap_loop_init_int),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_ap_start_reg),
        .O(\len_remaining_fu_138[9]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_remaining_fu_138_reg[17]_i_1 
       (.CI(\len_remaining_fu_138_reg[9]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_remaining_fu_138_reg[17]_i_1_n_0 ,\len_remaining_fu_138_reg[17]_i_1_n_1 ,\len_remaining_fu_138_reg[17]_i_1_n_2 ,\len_remaining_fu_138_reg[17]_i_1_n_3 ,\len_remaining_fu_138_reg[17]_i_1_n_4 ,\len_remaining_fu_138_reg[17]_i_1_n_5 ,\len_remaining_fu_138_reg[17]_i_1_n_6 ,\len_remaining_fu_138_reg[17]_i_1_n_7 }),
        .DI({\len_remaining_fu_138[17]_i_2_n_0 ,\len_remaining_fu_138[17]_i_3_n_0 ,\len_remaining_fu_138[17]_i_4_n_0 ,\len_remaining_fu_138[17]_i_5_n_0 ,\len_remaining_fu_138[17]_i_6_n_0 ,\len_remaining_fu_138[17]_i_7_n_0 ,\len_remaining_fu_138[17]_i_8_n_0 ,\len_remaining_fu_138[17]_i_9_n_0 }),
        .O(ap_loop_init_int_reg_2),
        .S({\len_remaining_fu_138[17]_i_10_n_0 ,\len_remaining_fu_138[17]_i_11_n_0 ,\len_remaining_fu_138[17]_i_12_n_0 ,\len_remaining_fu_138[17]_i_13_n_0 ,\len_remaining_fu_138[17]_i_14_n_0 ,\len_remaining_fu_138[17]_i_15_n_0 ,\len_remaining_fu_138[17]_i_16_n_0 ,\len_remaining_fu_138[17]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_remaining_fu_138_reg[1]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\len_remaining_fu_138_reg[1]_i_1_n_0 ,\len_remaining_fu_138_reg[1]_i_1_n_1 ,\len_remaining_fu_138_reg[1]_i_1_n_2 ,\len_remaining_fu_138_reg[1]_i_1_n_3 ,\len_remaining_fu_138_reg[1]_i_1_n_4 ,\len_remaining_fu_138_reg[1]_i_1_n_5 ,\len_remaining_fu_138_reg[1]_i_1_n_6 ,\len_remaining_fu_138_reg[1]_i_1_n_7 }),
        .DI({\len_remaining_fu_138[1]_i_2_n_0 ,\len_remaining_fu_138[1]_i_3_n_0 ,\len_remaining_fu_138[1]_i_4_n_0 ,\len_remaining_fu_138[1]_i_5_n_0 ,\len_remaining_fu_138[1]_i_6_n_0 ,\len_remaining_fu_138[1]_i_7_n_0 ,\len_remaining_fu_138[1]_i_8_n_0 ,1'b0}),
        .O(O),
        .S({\len_remaining_fu_138[1]_i_9_n_0 ,\len_remaining_fu_138[1]_i_10_n_0 ,\len_remaining_fu_138[1]_i_11_n_0 ,\len_remaining_fu_138[1]_i_12_n_0 ,\len_remaining_fu_138[1]_i_13_n_0 ,\len_remaining_fu_138[1]_i_14_n_0 ,\len_remaining_fu_138[1]_i_15_n_0 ,\len_remaining_fu_138[1]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_remaining_fu_138_reg[25]_i_1 
       (.CI(\len_remaining_fu_138_reg[17]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_len_remaining_fu_138_reg[25]_i_1_CO_UNCONNECTED [7:6],\len_remaining_fu_138_reg[25]_i_1_n_2 ,\len_remaining_fu_138_reg[25]_i_1_n_3 ,\len_remaining_fu_138_reg[25]_i_1_n_4 ,\len_remaining_fu_138_reg[25]_i_1_n_5 ,\len_remaining_fu_138_reg[25]_i_1_n_6 ,\len_remaining_fu_138_reg[25]_i_1_n_7 }),
        .DI({1'b0,1'b0,\len_remaining_fu_138[25]_i_2_n_0 ,\len_remaining_fu_138[25]_i_3_n_0 ,\len_remaining_fu_138[25]_i_4_n_0 ,\len_remaining_fu_138[25]_i_5_n_0 ,\len_remaining_fu_138[25]_i_6_n_0 ,\len_remaining_fu_138[25]_i_7_n_0 }),
        .O({\NLW_len_remaining_fu_138_reg[25]_i_1_O_UNCONNECTED [7],ap_loop_init_int_reg_3}),
        .S({1'b0,\len_remaining_fu_138[25]_i_8_n_0 ,\len_remaining_fu_138[25]_i_9_n_0 ,\len_remaining_fu_138[25]_i_10_n_0 ,\len_remaining_fu_138[25]_i_11_n_0 ,\len_remaining_fu_138[25]_i_12_n_0 ,\len_remaining_fu_138[25]_i_13_n_0 ,\len_remaining_fu_138[25]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \len_remaining_fu_138_reg[9]_i_1 
       (.CI(\len_remaining_fu_138_reg[1]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\len_remaining_fu_138_reg[9]_i_1_n_0 ,\len_remaining_fu_138_reg[9]_i_1_n_1 ,\len_remaining_fu_138_reg[9]_i_1_n_2 ,\len_remaining_fu_138_reg[9]_i_1_n_3 ,\len_remaining_fu_138_reg[9]_i_1_n_4 ,\len_remaining_fu_138_reg[9]_i_1_n_5 ,\len_remaining_fu_138_reg[9]_i_1_n_6 ,\len_remaining_fu_138_reg[9]_i_1_n_7 }),
        .DI({\len_remaining_fu_138[9]_i_2_n_0 ,\len_remaining_fu_138[9]_i_3_n_0 ,\len_remaining_fu_138[9]_i_4_n_0 ,\len_remaining_fu_138[9]_i_5_n_0 ,\len_remaining_fu_138[9]_i_6_n_0 ,\len_remaining_fu_138[9]_i_7_n_0 ,\len_remaining_fu_138[9]_i_8_n_0 ,\len_remaining_fu_138[9]_i_9_n_0 }),
        .O(ap_loop_init_int_reg_1),
        .S({\len_remaining_fu_138[9]_i_10_n_0 ,\len_remaining_fu_138[9]_i_11_n_0 ,\len_remaining_fu_138[9]_i_12_n_0 ,\len_remaining_fu_138[9]_i_13_n_0 ,\len_remaining_fu_138[9]_i_14_n_0 ,\len_remaining_fu_138[9]_i_15_n_0 ,\len_remaining_fu_138[9]_i_16_n_0 ,\len_remaining_fu_138[9]_i_17_n_0 }));
  LUT3 #(
    .INIT(8'h8F)) 
    \lshr_ln_reg_733[7]_i_3 
       (.I0(\channel_error_1_fu_146_reg[0]_1 ),
        .I1(and_ln57_1_reg_729),
        .I2(\channel_error_1_fu_146_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter2_reg));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_flow_control_loop_pipe_sequential_init" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_flow_control_loop_pipe_sequential_init_4
   (ap_done_cache,
    D,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg,
    RX_stream_TVALID_int_regslice,
    RX_stream_TLAST_int_regslice);
  output ap_done_cache;
  output [0:0]D;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [0:0]Q;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;
  input RX_stream_TVALID_int_regslice;
  input RX_stream_TLAST_int_regslice;

  wire [0:0]D;
  wire [0:0]Q;
  wire RX_stream_TLAST_int_regslice;
  wire RX_stream_TVALID_int_regslice;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_rst_n_inv;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;

  LUT5 #(
    .INIT(32'hA8080808)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q),
        .I1(ap_done_cache),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .I3(RX_stream_TVALID_int_regslice),
        .I4(RX_stream_TLAST_int_regslice),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_flow_control_loop_pipe_sequential_init" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_flow_control_loop_pipe_sequential_init_5
   (D,
    \ap_CS_fsm_reg[13] ,
    channel_descr_len_ce0,
    clear,
    ap_rst_n_inv,
    ap_clk,
    grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg,
    ap_loop_exit_ready_pp0_iter8_reg,
    ap_block_pp0_stage0_11001,
    mem_reg,
    mem_reg_0,
    buffer_index_reg_0_sp_1,
    buffer_index_reg,
    \ap_CS_fsm_reg[13]_0 );
  output [1:0]D;
  output \ap_CS_fsm_reg[13] ;
  output channel_descr_len_ce0;
  output clear;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter8_reg;
  input ap_block_pp0_stage0_11001;
  input [2:0]mem_reg;
  input mem_reg_0;
  input buffer_index_reg_0_sp_1;
  input [0:0]buffer_index_reg;
  input \ap_CS_fsm_reg[13]_0 ;

  wire [1:0]D;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n_inv;
  wire [0:0]buffer_index_reg;
  wire buffer_index_reg_0_sn_1;
  wire channel_descr_len_ce0;
  wire clear;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  wire [2:0]mem_reg;
  wire mem_reg_0;

  assign buffer_index_reg_0_sn_1 = buffer_index_reg_0_sp_1;
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B0BB)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter8_reg),
        .I2(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[13]_0 ),
        .I5(mem_reg[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0808AA08)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(mem_reg[2]),
        .I1(ap_done_cache),
        .I2(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter8_reg),
        .I4(ap_block_pp0_stage0_11001),
        .I5(mem_reg_0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__0
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter8_reg),
        .I2(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFCCF4)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter8_reg),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555555F7AAAAAA08)) 
    \buffer_index[0]_i_1 
       (.I0(mem_reg[2]),
        .I1(ap_done_cache),
        .I2(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I3(buffer_index_reg_0_sn_1),
        .I4(mem_reg_0),
        .I5(buffer_index_reg),
        .O(\ap_CS_fsm_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \loop_index_fu_78[0]_i_1 
       (.I0(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_block_pp0_stage0_11001),
        .O(clear));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEAAEA)) 
    mem_reg_i_2__2
       (.I0(mem_reg[0]),
        .I1(mem_reg[2]),
        .I2(ap_done_cache),
        .I3(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .I4(buffer_index_reg_0_sn_1),
        .I5(mem_reg_0),
        .O(channel_descr_len_ce0));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi
   (BREADYFromWriteUnit,
    ap_block_pp0_stage0_subdone,
    loop_index_fu_78,
    ap_block_pp0_stage0_11001,
    \icmp_ln117_reg_1165_reg[0] ,
    \len_remaining_1_reg_510_reg[9] ,
    next_burst,
    m_axi_mem_WVALID,
    \dout_reg[36] ,
    m_axi_mem_AWVALID,
    m_axi_mem_flush_done,
    m_axi_mem_RREADY,
    \ap_CS_fsm_reg[12] ,
    \data_p1_reg[38] ,
    ap_clk,
    ap_rst_n_inv,
    flush,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter1,
    CO,
    Q,
    m_axi_mem_AWREADY,
    m_axi_mem_WREADY,
    m_axi_mem_BVALID,
    m_axi_mem_RVALID,
    mem_BREADY,
    mem_reg,
    mem_reg_0,
    grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg,
    in,
    SR,
    din);
  output BREADYFromWriteUnit;
  output ap_block_pp0_stage0_subdone;
  output loop_index_fu_78;
  output ap_block_pp0_stage0_11001;
  output \icmp_ln117_reg_1165_reg[0] ;
  output \len_remaining_1_reg_510_reg[9] ;
  output next_burst;
  output m_axi_mem_WVALID;
  output [36:0]\dout_reg[36] ;
  output m_axi_mem_AWVALID;
  output m_axi_mem_flush_done;
  output m_axi_mem_RREADY;
  output \ap_CS_fsm_reg[12] ;
  output [36:0]\data_p1_reg[38] ;
  input ap_clk;
  input ap_rst_n_inv;
  input flush;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input [1:0]Q;
  input m_axi_mem_AWREADY;
  input m_axi_mem_WREADY;
  input m_axi_mem_BVALID;
  input m_axi_mem_RVALID;
  input mem_BREADY;
  input mem_reg;
  input [31:0]mem_reg_0;
  input grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  input [29:0]in;
  input [0:0]SR;
  input [35:0]din;

  wire [31:2]AWADDR_Dummy;
  wire [30:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALIDFromWriteUnit;
  wire AWVALID_Dummy;
  wire BREADYFromWriteUnit;
  wire [0:0]CO;
  wire [1:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire WBurstEmpty_n;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire \buff_wdata/pop ;
  wire burst_valid;
  wire bus_write_n_49;
  wire bus_write_n_5;
  wire bus_write_n_51;
  wire bus_write_n_52;
  wire bus_write_n_53;
  wire data_buf;
  wire [36:0]\data_p1_reg[38] ;
  wire [35:0]din;
  wire [36:0]\dout_reg[36] ;
  wire flush;
  wire flushManager_n_1;
  wire flushManager_n_2;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  wire \icmp_ln117_reg_1165_reg[0] ;
  wire [29:0]in;
  wire last_resp;
  wire \len_remaining_1_reg_510_reg[9] ;
  wire loop_index_fu_78;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_AWVALID;
  wire m_axi_mem_BVALID;
  wire m_axi_mem_RREADY;
  wire m_axi_mem_RVALID;
  wire m_axi_mem_WREADY;
  wire m_axi_mem_WVALID;
  wire m_axi_mem_flush_done;
  wire mem_BREADY;
  wire mem_reg;
  wire [31:0]mem_reg_0;
  wire next_burst;
  wire resp_valid;
  wire store_unit_n_43;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .flush(flush),
        .m_axi_mem_RREADY(m_axi_mem_RREADY),
        .m_axi_mem_RVALID(m_axi_mem_RVALID));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[30],AWLEN_Dummy[2],AWADDR_Dummy}),
        .Q(AWVALIDFromWriteUnit),
        .SR(SR),
        .WBurstEmpty_n(WBurstEmpty_n),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .data_buf(data_buf),
        .\data_p1_reg[38] (\data_p1_reg[38] ),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg(bus_write_n_51),
        .dout_vld_reg_0(bus_write_n_52),
        .dout_vld_reg_1(bus_write_n_53),
        .empty_n_reg(flushManager_n_1),
        .flush(flush),
        .in({strb_buf,WDATA_Dummy}),
        .int_flush_reg(bus_write_n_49),
        .last_resp(last_resp),
        .\len_cnt_reg[7]_0 (next_burst),
        .m_axi_mem_AWREADY(m_axi_mem_AWREADY),
        .m_axi_mem_AWVALID(m_axi_mem_AWVALID),
        .m_axi_mem_BVALID(m_axi_mem_BVALID),
        .m_axi_mem_WREADY(m_axi_mem_WREADY),
        .m_axi_mem_WVALID(m_axi_mem_WVALID),
        .m_axi_mem_WVALID_0(flushManager_n_2),
        .mem_reg(store_unit_n_43),
        .pop(\buff_wdata/pop ),
        .s_ready_t_reg(BREADYFromWriteUnit),
        .\state_reg[0] (resp_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_flushManager flushManager
       (.BREADYFromWriteUnit(BREADYFromWriteUnit),
        .Q(AWVALIDFromWriteUnit),
        .WBurstEmpty_n(WBurstEmpty_n),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(bus_write_n_49),
        .flush(flush),
        .flushStart_reg_0(flushManager_n_2),
        .full_n_reg(flushManager_n_1),
        .m_axi_mem_AWREADY(m_axi_mem_AWREADY),
        .m_axi_mem_BVALID(m_axi_mem_BVALID),
        .m_axi_mem_flush_done(m_axi_mem_flush_done));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(CO),
        .D({AWLEN_Dummy[30],AWLEN_Dummy[2],AWADDR_Dummy}),
        .Q(Q),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .data_buf(data_buf),
        .din(din),
        .\dout_reg[29] (in),
        .dout_vld_reg(ap_block_pp0_stage0_11001),
        .dout_vld_reg_0(bus_write_n_51),
        .empty_n_reg(store_unit_n_43),
        .grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .\icmp_ln117_reg_1165_reg[0] (\icmp_ln117_reg_1165_reg[0] ),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .\len_remaining_1_reg_510_reg[9] (\len_remaining_1_reg_510_reg[9] ),
        .loop_index_fu_78(loop_index_fu_78),
        .\mOutPtr_reg[0] (bus_write_n_5),
        .\mOutPtr_reg[0]_0 (resp_valid),
        .mem_BREADY(mem_BREADY),
        .mem_reg(bus_write_n_53),
        .mem_reg_0(bus_write_n_52),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_0),
        .pop(\buff_wdata/pop ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo
   (wreq_valid,
    mem_AWREADY,
    ap_block_pp0_stage0_subdone,
    push,
    E,
    S,
    \dout_reg[32] ,
    \dout_reg[32]_0 ,
    full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    mem_WREADY,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter8,
    mem_BVALID,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    Q,
    push_0,
    AWREADY_Dummy,
    tmp_valid_reg,
    wrsp_ready,
    \dout_reg[29] );
  output wreq_valid;
  output mem_AWREADY;
  output ap_block_pp0_stage0_subdone;
  output push;
  output [0:0]E;
  output [0:0]S;
  output [30:0]\dout_reg[32] ;
  output \dout_reg[32]_0 ;
  output full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input mem_WREADY;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter8;
  input mem_BVALID;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]Q;
  input push_0;
  input AWREADY_Dummy;
  input tmp_valid_reg;
  input wrsp_ready;
  input [29:0]\dout_reg[29] ;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire [29:0]\dout_reg[29] ;
  wire [30:0]\dout_reg[32] ;
  wire \dout_reg[32]_0 ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire mem_AWREADY;
  wire mem_BVALID;
  wire mem_WREADY;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_i_5__4_n_0;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[2]_i_2_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(E),
        .Q({\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (wreq_valid),
        .\dout_reg[0]_1 (empty_n_reg_n_0),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\dout_reg[32]_0 ),
        .pop(pop),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hFFFF20AA)) 
    dout_vld_i_1__0
       (.I0(wreq_valid),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wrsp_ready),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(wreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0FE0)) 
    full_n_i_1__0
       (.I0(full_n_i_2_n_0),
        .I1(empty_n_i_2_n_0),
        .I2(push_0),
        .I3(pop),
        .I4(mem_AWREADY),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(mem_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__0 
       (.I0(pop),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop),
        .I4(push_0),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h20AAFFFFDF550000)) 
    \mOutPtr[3]_i_1__0 
       (.I0(wreq_valid),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wrsp_ready),
        .I4(empty_n_reg_n_0),
        .I5(push_0),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push_0),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB0BB000000000000)) 
    \mOutPtr[3]_i_5 
       (.I0(mem_AWREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mem_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(mem_BVALID),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAA2222200000000)) 
    mem_reg_i_4__3
       (.I0(mem_reg_i_5__4_n_0),
        .I1(mem_reg),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .I4(Q),
        .I5(mem_WREADY),
        .O(push));
  LUT6 #(
    .INIT(64'hB000B0000000B000)) 
    mem_reg_i_5__4
       (.I0(mem_AWREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mem_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(mem_BVALID),
        .O(mem_reg_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \p_cast23_cast_reg_314[31]_i_1 
       (.I0(mem_AWREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mem_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter8),
        .I5(mem_BVALID),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \raddr[1]_i_1 
       (.I0(push_0),
        .I1(pop),
        .I2(empty_n_reg_n_0),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[1] ),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAFFFC0000)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(pop),
        .I5(push_0),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \raddr[2]_i_2 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(push_0),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(\raddr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[2]_i_1_n_0 ),
        .D(\raddr[2]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    mem_WREADY,
    in,
    empty_n_reg_0,
    \len_remaining_1_reg_510_reg[16] ,
    \len_remaining_1_reg_510_reg[31] ,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    mem_reg,
    data_buf,
    mem_reg_0,
    din,
    push,
    pop,
    \mOutPtr_reg[0]_0 ,
    WREADY_Dummy,
    burst_valid,
    mOutPtr18_out,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5);
  output WVALID_Dummy;
  output mem_WREADY;
  output [35:0]in;
  output empty_n_reg_0;
  output \len_remaining_1_reg_510_reg[16] ;
  output \len_remaining_1_reg_510_reg[31] ;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input mem_reg;
  input data_buf;
  input mem_reg_0;
  input [35:0]din;
  input push;
  input pop;
  input \mOutPtr_reg[0]_0 ;
  input WREADY_Dummy;
  input burst_valid;
  input mOutPtr18_out;
  input mem_reg_1;
  input [15:0]mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;

  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire data_buf;
  wire [35:0]din;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3_n_0;
  wire [35:0]in;
  wire \len_remaining_1_reg_510_reg[16] ;
  wire \len_remaining_1_reg_510_reg[31] ;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire \mOutPtr[7]_i_6_n_0 ;
  wire \mOutPtr[7]_i_7_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire mem_WREADY;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [15:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire pop;
  wire push;
  wire [6:0]raddr;
  wire [6:0]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[2]_i_2_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_buf(data_buf),
        .din(din),
        .in(in),
        .\len_remaining_1_reg_510_reg[16] (\len_remaining_1_reg_510_reg[16] ),
        .\len_remaining_1_reg_510_reg[31] (\len_remaining_1_reg_510_reg[31] ),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(mem_reg_3),
        .mem_reg_5(mem_reg_4),
        .mem_reg_6(mem_reg_5),
        .pop(pop),
        .push(push),
        .raddr(raddr),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1
       (.I0(full_n_i_2__1_n_0),
        .I1(push),
        .I2(pop),
        .I3(mem_WREADY),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(full_n_i_3_n_0),
        .O(full_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(mem_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h9AAAAA65)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(pop),
        .I2(push),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(push),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[5]_i_2_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FFEE08080011)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_6_n_0 ),
        .I3(\mOutPtr[6]_i_2_n_0 ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFCFCFCFCFCFCF8A)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(pop),
        .I2(push),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AAFFFFF7550000)) 
    \mOutPtr[7]_i_1 
       (.I0(WVALID_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(WREADY_Dummy),
        .I3(burst_valid),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAA9AAA95AA9)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr[7]_i_5_n_0 ),
        .I5(\mOutPtr[7]_i_6_n_0 ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80FF00FE)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr[7]_i_7_n_0 ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[7]_i_5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h01017F01FFFFFFFF)) 
    \mOutPtr[7]_i_6 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(push),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[7]_i_7 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr[2]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1__0 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr[6]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\waddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_valid,
    wrsp_ready,
    dout_vld_reg_0,
    E,
    \dout_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    AWREADY_Dummy,
    wreq_valid,
    dout_vld_reg_1,
    last_resp,
    dout_vld_reg_2);
  output \dout_reg[0] ;
  output wrsp_valid;
  output wrsp_ready;
  output dout_vld_reg_0;
  input [0:0]E;
  input [0:0]\dout_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy;
  input wreq_valid;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input dout_vld_reg_2;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__2_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire [3:0]raddr_reg;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(E),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (wrsp_valid),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(U_fifo_srl_n_13),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .dout_vld_reg_3(dout_vld_reg_2),
        .full_n_reg(U_fifo_srl_n_2),
        .full_n_reg_0(U_fifo_srl_n_4),
        .full_n_reg_1(full_n_i_2__2_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[4] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4]_0 ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .pop(pop),
        .\raddr_reg[0] (U_fifo_srl_n_3),
        .wreq_valid(wreq_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_13),
        .Q(wrsp_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(pop),
        .I2(E),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized1_1
   (dout_vld_reg_0,
    full_n_reg_0,
    m_axi_mem_flush_done,
    ap_rst_n_inv,
    ap_clk,
    empty_n_reg_0,
    m_axi_mem_AWREADY,
    Q,
    flush,
    m_axi_mem_BVALID,
    BREADYFromWriteUnit,
    s_axi_s_axi_ctrl_flush_done_reg);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output m_axi_mem_flush_done;
  input ap_rst_n_inv;
  input ap_clk;
  input empty_n_reg_0;
  input m_axi_mem_AWREADY;
  input [0:0]Q;
  input flush;
  input m_axi_mem_BVALID;
  input BREADYFromWriteUnit;
  input s_axi_s_axi_ctrl_flush_done_reg;

  wire BREADYFromWriteUnit;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire flush;
  wire full_n_i_1__8_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_BVALID;
  wire m_axi_mem_flush_done;
  wire p_0_in;
  wire p_12_in;
  wire p_1_in;
  wire pop;
  wire s_axi_s_axi_ctrl_flush_done_reg;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFF02AA)) 
    dout_vld_i_1__6
       (.I0(dout_vld_reg_0),
        .I1(BREADYFromWriteUnit),
        .I2(flush),
        .I3(m_axi_mem_BVALID),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1__8
       (.I0(p_1_in),
        .I1(empty_n_reg_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \mOutPtr[4]_i_1__6 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(m_axi_mem_AWREADY),
        .I3(Q),
        .I4(flush),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h8880AAAA)) 
    \mOutPtr[4]_i_3__3 
       (.I0(empty_n_reg_n_0),
        .I1(m_axi_mem_BVALID),
        .I2(flush),
        .I3(BREADYFromWriteUnit),
        .I4(dout_vld_reg_0),
        .O(pop));
  LUT5 #(
    .INIT(32'h00000080)) 
    \mOutPtr[4]_i_4 
       (.I0(full_n_reg_0),
        .I1(m_axi_mem_AWREADY),
        .I2(Q),
        .I3(flush),
        .I4(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_s_axi_ctrl_flush_done_i_1
       (.I0(s_axi_s_axi_ctrl_flush_done_reg),
        .I1(dout_vld_reg_0),
        .O(m_axi_mem_flush_done));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized1_2
   (\dout_reg[0] ,
    fifo_resp_ready,
    dout_vld_reg_0,
    full_n_reg_0,
    push,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_burst_ready,
    \mOutPtr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    Q,
    wrsp_type,
    ursp_ready);
  output \dout_reg[0] ;
  output fifo_resp_ready;
  output dout_vld_reg_0;
  output full_n_reg_0;
  input push;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_burst_ready;
  input \mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__3_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized0_3 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(U_fifo_srl_n_3),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(U_fifo_srl_n_13),
        .dout_vld_reg_1(empty_n_reg_n_0),
        .dout_vld_reg_2(Q),
        .fifo_burst_ready(fifo_burst_ready),
        .full_n_reg(U_fifo_srl_n_2),
        .full_n_reg_0(U_fifo_srl_n_4),
        .full_n_reg_1(full_n_i_2__7_n_0),
        .\mOutPtr_reg[0] (fifo_resp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[4] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4]_0 ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(fifo_resp_ready),
        .I1(fifo_burst_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy_0),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_13),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized2
   (mem_BVALID,
    full_n_reg_0,
    loop_index_fu_78,
    dout_vld_reg_0,
    mOutPtr18_out,
    push,
    \icmp_ln117_reg_1165_reg[0] ,
    \len_remaining_1_reg_510_reg[9] ,
    \len_remaining_1_reg_510_reg[28] ,
    \len_remaining_1_reg_510_reg[20] ,
    \len_remaining_1_reg_510_reg[12] ,
    \len_remaining_1_reg_510_reg[5] ,
    \ap_CS_fsm_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    CO,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter3,
    mem_WREADY,
    ap_enable_reg_pp0_iter2,
    mem_AWREADY,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    pop,
    Q,
    full_n_reg_1,
    wrsp_type,
    last_resp,
    \mOutPtr_reg[0]_0 ,
    wrsp_valid,
    \mOutPtr_reg[1]_0 ,
    mem_BREADY,
    mem_reg,
    \mem_reg[3][0]_srl4_i_3_0 ,
    grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg);
  output mem_BVALID;
  output full_n_reg_0;
  output loop_index_fu_78;
  output dout_vld_reg_0;
  output mOutPtr18_out;
  output push;
  output \icmp_ln117_reg_1165_reg[0] ;
  output \len_remaining_1_reg_510_reg[9] ;
  output \len_remaining_1_reg_510_reg[28] ;
  output \len_remaining_1_reg_510_reg[20] ;
  output \len_remaining_1_reg_510_reg[12] ;
  output \len_remaining_1_reg_510_reg[5] ;
  output \ap_CS_fsm_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter3;
  input mem_WREADY;
  input ap_enable_reg_pp0_iter2;
  input mem_AWREADY;
  input \mOutPtr_reg[4] ;
  input \mOutPtr_reg[4]_0 ;
  input pop;
  input [1:0]Q;
  input full_n_reg_1;
  input wrsp_type;
  input last_resp;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input wrsp_valid;
  input \mOutPtr_reg[1]_0 ;
  input mem_BREADY;
  input mem_reg;
  input [31:0]\mem_reg[3][0]_srl4_i_3_0 ;
  input grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;

  wire [0:0]CO;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire dout_vld_i_1_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  wire \icmp_ln117_reg_1165_reg[0] ;
  wire last_resp;
  wire \len_remaining_1_reg_510_reg[12] ;
  wire \len_remaining_1_reg_510_reg[20] ;
  wire \len_remaining_1_reg_510_reg[28] ;
  wire \len_remaining_1_reg_510_reg[5] ;
  wire \len_remaining_1_reg_510_reg[9] ;
  wire loop_index_fu_78;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_8_n_0 ;
  wire \mOutPtr[7]_i_9_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire mem_AWREADY;
  wire mem_BREADY;
  wire mem_BVALID;
  wire mem_WREADY;
  wire mem_reg;
  wire [31:0]\mem_reg[3][0]_srl4_i_3_0 ;
  wire \mem_reg[3][0]_srl4_i_4_n_0 ;
  wire \mem_reg[3][0]_srl4_i_5_n_0 ;
  wire \mem_reg[3][0]_srl4_i_6_n_0 ;
  wire \mem_reg[3][0]_srl4_i_7_n_0 ;
  wire pop;
  wire pop_0;
  wire push;
  wire wrsp_type;
  wire wrsp_valid;

  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1
       (.I0(mem_BVALID),
        .I1(mem_BREADY),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(mem_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop_0),
        .I4(full_n_reg_1),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0FE0)) 
    full_n_i_1__1
       (.I0(full_n_i_2__0_n_0),
        .I1(empty_n_i_2__2_n_0),
        .I2(full_n_reg_1),
        .I3(pop_0),
        .I4(full_n_reg_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF8FFFFF88888888)) 
    grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg_i_1
       (.I0(\len_remaining_1_reg_510_reg[9] ),
        .I1(Q[0]),
        .I2(CO),
        .I3(dout_vld_reg_0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .O(\ap_CS_fsm_reg[12] ));
  LUT3 #(
    .INIT(8'h04)) 
    \loop_index_fu_78[0]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .O(loop_index_fu_78));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__1 
       (.I0(pop_0),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(pop_0),
        .I4(full_n_reg_1),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h5DDDFFFFA2220000)) 
    \mOutPtr[3]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(wrsp_type),
        .I2(last_resp),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(pop_0),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(pop_0),
        .I5(full_n_reg_1),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \mOutPtr[3]_i_3 
       (.I0(empty_n_reg_n_0),
        .I1(Q[0]),
        .I2(\len_remaining_1_reg_510_reg[9] ),
        .I3(\icmp_ln117_reg_1165_reg[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mem_BVALID),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h00000000AAAA8880)) 
    \mOutPtr[7]_i_4 
       (.I0(mem_WREADY),
        .I1(\mOutPtr[7]_i_8_n_0 ),
        .I2(\mOutPtr_reg[4] ),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(\mOutPtr[7]_i_9_n_0 ),
        .I5(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[7]_i_8 
       (.I0(dout_vld_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[0]),
        .O(\mOutPtr[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[7]_i_9 
       (.I0(dout_vld_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[1]),
        .I3(mem_reg),
        .O(\mOutPtr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4404040400000000)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(dout_vld_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln117_reg_1165_reg[0] ),
        .I3(\len_remaining_1_reg_510_reg[9] ),
        .I4(Q[0]),
        .I5(mem_AWREADY),
        .O(push));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(mem_reg),
        .I1(Q[1]),
        .O(\icmp_ln117_reg_1165_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[3][0]_srl4_i_3 
       (.I0(\mem_reg[3][0]_srl4_i_4_n_0 ),
        .I1(\mem_reg[3][0]_srl4_i_5_n_0 ),
        .I2(\mem_reg[3][0]_srl4_i_6_n_0 ),
        .I3(\mem_reg[3][0]_srl4_i_7_n_0 ),
        .O(\len_remaining_1_reg_510_reg[9] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[3][0]_srl4_i_4 
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [9]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [10]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [8]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [31]),
        .I4(\len_remaining_1_reg_510_reg[12] ),
        .O(\mem_reg[3][0]_srl4_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[3][0]_srl4_i_5 
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [2]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [3]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [0]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [1]),
        .I4(\len_remaining_1_reg_510_reg[5] ),
        .O(\mem_reg[3][0]_srl4_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[3][0]_srl4_i_6 
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [25]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [26]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [23]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [24]),
        .I4(\len_remaining_1_reg_510_reg[28] ),
        .O(\mem_reg[3][0]_srl4_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[3][0]_srl4_i_7 
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [17]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [18]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [15]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [16]),
        .I4(\len_remaining_1_reg_510_reg[20] ),
        .O(\mem_reg[3][0]_srl4_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_10__3
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [28]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [27]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [30]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [29]),
        .O(\len_remaining_1_reg_510_reg[28] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_12__3
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [5]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [4]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [7]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [6]),
        .O(\len_remaining_1_reg_510_reg[5] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_14__2
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [12]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [11]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [14]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [13]),
        .O(\len_remaining_1_reg_510_reg[12] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_8__3
       (.I0(\mem_reg[3][0]_srl4_i_3_0 [20]),
        .I1(\mem_reg[3][0]_srl4_i_3_0 [19]),
        .I2(\mem_reg[3][0]_srl4_i_3_0 [22]),
        .I3(\mem_reg[3][0]_srl4_i_3_0 [21]),
        .O(\len_remaining_1_reg_510_reg[20] ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_i_11
       (.I0(mem_BVALID),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(mem_WREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(mem_AWREADY),
        .O(dout_vld_reg_0));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized3
   (full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    Q);
  output full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__7_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_2__1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(dout_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(Q),
        .I5(full_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[8] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8CFF8C8C)) 
    full_n_i_1__3
       (.I0(full_n_i_2__3_n_0),
        .I1(full_n_reg_0),
        .I2(Q),
        .I3(dout_vld_reg_n_0),
        .I4(empty_n_reg_n_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr_reg_n_0_[8] ),
        .I3(full_n_i_3__0_n_0),
        .O(full_n_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFD000D0002FFF)) 
    \mOutPtr[1]_i_1__4 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr18_out),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(mOutPtr18_out),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hA6A6A6A656A6A6A6)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[7]_i_2__1_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr[5]_i_2__0_n_0 ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \mOutPtr[6]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_2__1_n_0 ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7878F0C37878F0F0)) 
    \mOutPtr[7]_i_1__0 
       (.I0(\mOutPtr[8]_i_5_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[7]_i_2__1_n_0 ),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \mOutPtr[7]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[7]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8788)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h669AAA9AAA9AAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr[8]_i_3_n_0 ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr[7]_i_2__1_n_0 ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized4
   (dout_vld_reg_0,
    fifo_burst_ready,
    data_buf,
    \len_cnt_reg[7] ,
    pop,
    in,
    \sect_len_buf_reg[8] ,
    dout_vld_reg_1,
    ap_rst_n_inv,
    ap_clk,
    mem_reg,
    mem_reg_0,
    WVALID_Dummy,
    push,
    fifo_resp_ready,
    \mOutPtr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    E,
    Q,
    \raddr_reg_reg[6] ,
    \could_multi_bursts.awlen_buf_reg[6] ,
    \could_multi_bursts.awlen_buf_reg[6]_0 );
  output dout_vld_reg_0;
  output fifo_burst_ready;
  output data_buf;
  output \len_cnt_reg[7] ;
  output pop;
  output [6:0]in;
  output \sect_len_buf_reg[8] ;
  output dout_vld_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input mem_reg;
  input mem_reg_0;
  input WVALID_Dummy;
  input push;
  input fifo_resp_ready;
  input \mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input [7:0]Q;
  input \raddr_reg_reg[6] ;
  input [9:0]\could_multi_bursts.awlen_buf_reg[6] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[6]_0 ;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[6] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[6]_0 ;
  wire data_buf;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__4_n_0;
  wire [6:0]in;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire pop;
  wire pop_0;
  wire push;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[3]_i_3__1_n_0 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[6] ;
  wire \sect_len_buf_reg[8] ;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7}),
        .E(U_fifo_srl_n_2),
        .Q(raddr_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awlen_buf_reg[6] (\could_multi_bursts.awlen_buf_reg[6] ),
        .\could_multi_bursts.awlen_buf_reg[6]_0 (\could_multi_bursts.awlen_buf_reg[6]_0 ),
        .\dout_reg[0]_0 (E),
        .\dout_reg[0]_1 (Q),
        .dout_vld_reg(U_fifo_srl_n_20),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .dout_vld_reg_1(dout_vld_reg_0),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(U_fifo_srl_n_0),
        .full_n_reg_0(U_fifo_srl_n_3),
        .full_n_reg_1(full_n_i_2__4_n_0),
        .in(in),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .\mOutPtr_reg[0] (fifo_burst_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .pop_0(pop_0),
        .push(push),
        .\raddr_reg[0] (\raddr[3]_i_3__1_n_0 ),
        .\raddr_reg[3] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_20),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF2C)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(push),
        .I2(pop_0),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_5),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_4),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hEAEEAAAA)) 
    mem_reg_i_2__1
       (.I0(ap_rst_n_inv),
        .I1(dout_vld_reg_0),
        .I2(mem_reg),
        .I3(mem_reg_0),
        .I4(WVALID_Dummy),
        .O(data_buf));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h2A22AAAA)) 
    mem_reg_i_3__5
       (.I0(ap_rst_n_inv),
        .I1(dout_vld_reg_0),
        .I2(mem_reg),
        .I3(mem_reg_0),
        .I4(WVALID_Dummy),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[3]_i_3__1 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .O(\raddr[3]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr_reg[6]_i_3 
       (.I0(\raddr_reg_reg[6] ),
        .I1(dout_vld_reg_0),
        .I2(mem_reg),
        .I3(mem_reg_0),
        .I4(WVALID_Dummy),
        .O(pop));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized5
   (req_fifo_valid,
    full_n_reg_0,
    SR,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.sect_handling_reg ,
    wreq_handling_reg,
    \last_cnt_reg[1] ,
    \last_cnt_reg[7] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \last_cnt_reg[1]_0 ,
    wreq_handling_reg_0,
    \start_addr_reg[11] ,
    \start_addr_reg[10] ,
    \start_addr_reg[9] ,
    \start_addr_reg[8] ,
    \start_addr_reg[7] ,
    \start_addr_reg[6] ,
    \start_addr_reg[5] ,
    \start_addr_reg[4] ,
    \start_addr_reg[3] ,
    \start_addr_reg[2] ,
    \dout_reg[38] ,
    ap_rst_n_inv,
    ap_clk,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    CO,
    \sect_len_buf_reg[0] ,
    fifo_burst_ready,
    fifo_resp_ready,
    \dout_reg[2] ,
    rs_req_ready,
    Q,
    \dout[38]_i_2 ,
    \sect_len_buf_reg[9]_1 ,
    \sect_len_buf_reg[9]_2 ,
    \sect_len_buf_reg[1] ,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [0:0]SR;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output [0:0]\could_multi_bursts.sect_handling_reg ;
  output [0:0]wreq_handling_reg;
  output \last_cnt_reg[1] ;
  output \last_cnt_reg[7] ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output \last_cnt_reg[1]_0 ;
  output wreq_handling_reg_0;
  output \start_addr_reg[11] ;
  output \start_addr_reg[10] ;
  output \start_addr_reg[9] ;
  output \start_addr_reg[8] ;
  output \start_addr_reg[7] ;
  output \start_addr_reg[6] ;
  output \start_addr_reg[5] ;
  output \start_addr_reg[4] ;
  output \start_addr_reg[3] ;
  output \start_addr_reg[2] ;
  output [36:0]\dout_reg[38] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \sect_len_buf_reg[9] ;
  input \could_multi_bursts.awaddr_buf_reg[2] ;
  input \sect_len_buf_reg[9]_0 ;
  input \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  input [0:0]CO;
  input [0:0]\sect_len_buf_reg[0] ;
  input fifo_burst_ready;
  input fifo_resp_ready;
  input \dout_reg[2] ;
  input rs_req_ready;
  input [7:0]Q;
  input \dout[38]_i_2 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;
  input [9:0]\sect_len_buf_reg[9]_2 ;
  input [1:0]\sect_len_buf_reg[1] ;
  input [36:0]in;

  wire [0:0]CO;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \dout[38]_i_2 ;
  wire \dout_reg[2] ;
  wire [36:0]\dout_reg[38] ;
  wire dout_vld_i_1__8_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire \last_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr[4]_i_3__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire \raddr[3]_i_3__2_n_0 ;
  wire [3:0]raddr_reg;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sect_len_buf;
  wire [0:0]\sect_len_buf_reg[0] ;
  wire [1:0]\sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire [9:0]\sect_len_buf_reg[9]_2 ;
  wire \start_addr_reg[10] ;
  wire \start_addr_reg[11] ;
  wire \start_addr_reg[2] ;
  wire \start_addr_reg[3] ;
  wire \start_addr_reg[4] ;
  wire \start_addr_reg[5] ;
  wire \start_addr_reg[6] ;
  wire \start_addr_reg[7] ;
  wire \start_addr_reg[8] ;
  wire \start_addr_reg[9] ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.AWVALID_Dummy_reg (\could_multi_bursts.AWVALID_Dummy_reg ),
        .\could_multi_bursts.awaddr_buf_reg[2] (\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (full_n_reg_0),
        .\could_multi_bursts.awaddr_buf_reg[2]_1 (\could_multi_bursts.awaddr_buf_reg[2] ),
        .\dout[38]_i_2 (\dout[38]_i_2 ),
        .\dout_reg[2]_0 (empty_n_reg_n_0),
        .\dout_reg[2]_1 (\dout_reg[2] ),
        .\dout_reg[2]_2 (req_fifo_valid),
        .\dout_reg[38]_0 (\dout_reg[38] ),
        .\dout_reg[38]_1 (raddr_reg),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .\last_cnt_reg[1] (\last_cnt_reg[1] ),
        .\last_cnt_reg[1]_0 (\last_cnt_reg[1]_0 ),
        .\last_cnt_reg[7] (\last_cnt_reg[7] ),
        .pop(pop),
        .push(push),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAEEEAEAE)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\sect_len_buf_reg[9] ),
        .I2(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I3(\sect_len_buf_reg[9]_0 ),
        .I4(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(SR));
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I1(\sect_len_buf_reg[9] ),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I3(\sect_len_buf_reg[9]_0 ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT4 #(
    .INIT(16'hFFD0)) 
    dout_vld_i_1__8
       (.I0(rs_req_ready),
        .I1(\dout_reg[2] ),
        .I2(req_fifo_valid),
        .I3(empty_n_reg_n_0),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEAFF2AC0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFEEAE)) 
    full_n_i_1__5
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I3(full_n_i_2__5_n_0),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I1(full_n_reg_0),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9A9A96AA9A9A9)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(push),
        .I5(pop),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr[4]_i_3__2_n_0 ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__2 
       (.I0(req_fifo_valid),
        .I1(\dout_reg[2] ),
        .I2(rs_req_ready),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .O(\mOutPtr[4]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \raddr[1]_i_1__3 
       (.I0(empty_n_reg_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800AEAA5155)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(push),
        .I2(pop),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF00FEFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(\raddr[3]_i_3__2_n_0 ),
        .I3(empty_n_reg_n_0),
        .I4(pop),
        .I5(push),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAA65)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[3]),
        .I1(\mOutPtr[4]_i_3__2_n_0 ),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .O(\raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFFAAAA)) 
    \sect_addr_buf[11]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(\sect_len_buf_reg[9]_0 ),
        .I3(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I4(\sect_len_buf_reg[9] ),
        .I5(CO),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\sect_len_buf_reg[9] ),
        .I1(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I2(\sect_len_buf_reg[9]_0 ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [0]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [0]),
        .I4(\sect_len_buf_reg[1] [0]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [1]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [1]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [2]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [2]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [3]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [3]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[4]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [4]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [4]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[5]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [5]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [5]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[6]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [6]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [6]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[7]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [7]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [7]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[8]_i_1 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [8]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [8]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[9] ),
        .I1(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I2(\sect_len_buf_reg[9]_0 ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(wreq_handling_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[9]_i_2 
       (.I0(\sect_len_buf_reg[0] ),
        .I1(\sect_len_buf_reg[9]_1 [9]),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [9]),
        .I4(\sect_len_buf_reg[1] [1]),
        .I5(sect_len_buf),
        .O(\start_addr_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000000002F00)) 
    \sect_len_buf[9]_i_3 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I1(\sect_len_buf_reg[9]_0 ),
        .I2(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I3(\sect_len_buf_reg[9] ),
        .I4(CO),
        .I5(\sect_len_buf_reg[0] ),
        .O(sect_len_buf));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \state[1]_i_2 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I1(\sect_len_buf_reg[9]_0 ),
        .I2(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I3(\sect_len_buf_reg[9] ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_fifo" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized6
   (full_n_reg_0,
    E,
    m_axi_mem_WVALID,
    WLAST_Dummy_reg,
    dout_vld_reg_0,
    flying_req_reg,
    \dout_reg[36] ,
    Q,
    empty_n_reg_0,
    dout_vld_reg_1,
    s_ready_t_reg,
    WVALID_Dummy_reg,
    WLAST_Dummy_reg_0,
    S,
    \raddr_reg[5]_0 ,
    dout_vld_reg_2,
    ap_rst_n_inv,
    ap_clk,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    WBurstEmpty_n,
    m_axi_mem_WVALID_0,
    in,
    req_fifo_valid,
    \dout_reg[2] ,
    \dout_reg[2]_0 ,
    flying_req_reg_0,
    m_axi_mem_WREADY,
    mem_reg,
    rs_req_ready,
    WLAST_Dummy_reg_1,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    D);
  output full_n_reg_0;
  output [0:0]E;
  output m_axi_mem_WVALID;
  output [0:0]WLAST_Dummy_reg;
  output dout_vld_reg_0;
  output flying_req_reg;
  output [36:0]\dout_reg[36] ;
  output [4:0]Q;
  output [0:0]empty_n_reg_0;
  output dout_vld_reg_1;
  output s_ready_t_reg;
  output WVALID_Dummy_reg;
  output WLAST_Dummy_reg_0;
  output [0:0]S;
  output [5:0]\raddr_reg[5]_0 ;
  output dout_vld_reg_2;
  input ap_rst_n_inv;
  input ap_clk;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input WBurstEmpty_n;
  input m_axi_mem_WVALID_0;
  input [36:0]in;
  input req_fifo_valid;
  input \dout_reg[2] ;
  input \dout_reg[2]_0 ;
  input flying_req_reg_0;
  input m_axi_mem_WREADY;
  input mem_reg;
  input rs_req_ready;
  input WLAST_Dummy_reg_1;
  input [3:0]\dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]S;
  wire U_fifo_srl_n_42;
  wire WBurstEmpty_n;
  wire [0:0]WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]\dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[2] ;
  wire \dout_reg[2]_0 ;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_i_1__4_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_i_3__2_n_0;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_2__0_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr[7]_i_4__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire m_axi_mem_WREADY;
  wire m_axi_mem_WVALID;
  wire m_axi_mem_WVALID_0;
  wire mem_reg;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[6]_i_3_n_0 ;
  wire \raddr[6]_i_4_n_0 ;
  wire [6:5]raddr_reg;
  wire [5:0]\raddr_reg[5]_0 ;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized4 U_fifo_srl
       (.E(E),
        .Q({raddr_reg,Q}),
        .S(S),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[2]_1 (\dout_reg[2]_0 ),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[5] (U_fifo_srl_n_42),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .\len_cnt_reg[7]_0 (full_n_reg_0),
        .\len_cnt_reg[7]_1 (\len_cnt_reg[7]_0 ),
        .m_axi_mem_WREADY(m_axi_mem_WREADY),
        .pop(pop),
        .push(push),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(s_ready_t_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    WLAST_Dummy_i_1
       (.I0(in[36]),
        .I1(\len_cnt_reg[7] ),
        .I2(full_n_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WLAST_Dummy_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    WVALID_Dummy_i_1
       (.I0(\len_cnt_reg[7] ),
        .I1(full_n_reg_0),
        .I2(WVALID_Dummy),
        .I3(\len_cnt_reg[7]_0 ),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_vld_i_1__1
       (.I0(WVALID_Dummy),
        .I1(\len_cnt_reg[7] ),
        .I2(full_n_reg_0),
        .I3(\len_cnt_reg[7]_0 ),
        .I4(mem_reg),
        .O(dout_vld_reg_1));
  LUT4 #(
    .INIT(16'hFF8A)) 
    dout_vld_i_1__4
       (.I0(fifo_valid),
        .I1(U_fifo_srl_n_42),
        .I2(m_axi_mem_WREADY),
        .I3(empty_n_reg_n_0),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_0),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(empty_n_i_3__2_n_0),
        .O(empty_n_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1__6
       (.I0(full_n_i_2__6_n_0),
        .I1(push),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[6] ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__7 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h9AAAAA65)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(pop),
        .I2(push),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(push),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr[7]_i_4__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAA59A6AA)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(push),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr[7]_i_3__0_n_0 ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFF7EF10100810)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[7]_i_3__0_n_0 ),
        .I3(push),
        .I4(pop),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[7]_i_1__1 
       (.I0(pop),
        .I1(push),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAA9AA)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr[7]_i_3__0_n_0 ),
        .I4(\mOutPtr[7]_i_4__0_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h044444444444444F)) 
    \mOutPtr[7]_i_3__0 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[7]_i_4__0 
       (.I0(push),
        .I1(pop),
        .O(\mOutPtr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[7]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4044)) 
    m_axi_mem_WVALID_INST_0
       (.I0(U_fifo_srl_n_42),
        .I1(fifo_valid),
        .I2(WBurstEmpty_n),
        .I3(m_axi_mem_WVALID_0),
        .O(m_axi_mem_WVALID));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_1__3
       (.I0(ap_rst_n_inv),
        .I1(WVALID_Dummy),
        .I2(\len_cnt_reg[7] ),
        .I3(full_n_reg_0),
        .I4(\len_cnt_reg[7]_0 ),
        .I5(mem_reg),
        .O(dout_vld_reg_2));
  LUT3 #(
    .INIT(8'h20)) 
    p_0_out_carry_i_1
       (.I0(empty_n_reg_n_0),
        .I1(pop),
        .I2(push),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[6]),
        .O(\raddr_reg[5]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[4]),
        .I1(raddr_reg[5]),
        .O(\raddr_reg[5]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\raddr_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\raddr_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\raddr_reg[5]_0 [1]));
  LUT4 #(
    .INIT(16'h5955)) 
    p_0_out_carry_i_7
       (.I0(Q[1]),
        .I1(push),
        .I2(pop),
        .I3(empty_n_reg_n_0),
        .O(\raddr_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[6]_i_1 
       (.I0(raddr113_out),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\raddr[6]_i_3_n_0 ),
        .I5(\raddr[6]_i_4_n_0 ),
        .O(\raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \raddr[6]_i_2 
       (.I0(empty_n_reg_n_0),
        .I1(pop),
        .I2(push),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[6]_i_3 
       (.I0(raddr_reg[6]),
        .I1(raddr_reg[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\raddr[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[6]_i_4 
       (.I0(pop),
        .I1(push),
        .O(\raddr[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[4]),
        .Q(raddr_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_0 ),
        .D(D[5]),
        .Q(raddr_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_flushManager" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_flushManager
   (WBurstEmpty_n,
    full_n_reg,
    flushStart_reg_0,
    m_axi_mem_flush_done,
    ap_rst_n_inv,
    ap_clk,
    flush,
    empty_n_reg,
    m_axi_mem_AWREADY,
    Q,
    m_axi_mem_BVALID,
    BREADYFromWriteUnit);
  output WBurstEmpty_n;
  output full_n_reg;
  output flushStart_reg_0;
  output m_axi_mem_flush_done;
  input ap_rst_n_inv;
  input ap_clk;
  input flush;
  input empty_n_reg;
  input m_axi_mem_AWREADY;
  input [0:0]Q;
  input m_axi_mem_BVALID;
  input BREADYFromWriteUnit;

  wire BREADYFromWriteUnit;
  wire [0:0]Q;
  wire WBurstEmpty_n;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire flush;
  wire flushReg;
  wire flushStart_i_1_n_0;
  wire flushStart_reg_0;
  wire full_n_reg;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_BVALID;
  wire m_axi_mem_flush_done;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized1_1 WFlushManager
       (.BREADYFromWriteUnit(BREADYFromWriteUnit),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(WBurstEmpty_n),
        .empty_n_reg_0(empty_n_reg),
        .flush(flush),
        .full_n_reg_0(full_n_reg),
        .m_axi_mem_AWREADY(m_axi_mem_AWREADY),
        .m_axi_mem_BVALID(m_axi_mem_BVALID),
        .m_axi_mem_flush_done(m_axi_mem_flush_done),
        .s_axi_s_axi_ctrl_flush_done_reg(flushStart_reg_0));
  FDRE flushReg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flush),
        .Q(flushReg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hD4)) 
    flushStart_i_1
       (.I0(flushReg),
        .I1(flush),
        .I2(flushStart_reg_0),
        .O(flushStart_i_1_n_0));
  FDRE flushStart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flushStart_i_1_n_0),
        .Q(flushStart_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_load" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_load
   (RREADY_Dummy,
    ap_rst_n_inv,
    ap_clk,
    Q);
  output RREADY_Dummy;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(RREADY_Dummy));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_mem" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_mem
   (in,
    rnext,
    \len_remaining_1_reg_510_reg[16] ,
    \len_remaining_1_reg_510_reg[31] ,
    ap_clk,
    mem_reg_0,
    data_buf,
    ap_rst_n_inv,
    mem_reg_1,
    Q,
    din,
    push,
    raddr,
    pop,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6);
  output [35:0]in;
  output [6:0]rnext;
  output \len_remaining_1_reg_510_reg[16] ;
  output \len_remaining_1_reg_510_reg[31] ;
  input ap_clk;
  input mem_reg_0;
  input data_buf;
  input ap_rst_n_inv;
  input mem_reg_1;
  input [6:0]Q;
  input [35:0]din;
  input push;
  input [6:0]raddr;
  input pop;
  input mem_reg_2;
  input [15:0]mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;

  wire [6:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_buf;
  wire [35:0]din;
  wire [35:0]in;
  wire \len_remaining_1_reg_510_reg[16] ;
  wire \len_remaining_1_reg_510_reg[31] ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [15:0]mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_i_11__3_n_0;
  wire mem_reg_i_13__2_n_0;
  wire mem_reg_i_15__2_n_0;
  wire mem_reg_i_9__3_n_0;
  wire pop;
  wire push;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[3]_i_2_n_0 ;
  wire \raddr_reg[6]_i_2_n_0 ;
  wire [6:0]rnext;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4572" *) 
  (* RTL_RAM_NAME = "inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(din[15:0]),
        .DINBDIN(din[31:16]),
        .DINPADINP(din[33:32]),
        .DINPBDINP(din[35:34]),
        .DOUTADOUT(in[15:0]),
        .DOUTBDOUT(in[31:16]),
        .DOUTPADOUTP(in[33:32]),
        .DOUTPBDOUTP(in[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(data_buf),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_1),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_11__3
       (.I0(mem_reg_3[12]),
        .I1(mem_reg_3[11]),
        .I2(mem_reg_3[14]),
        .I3(mem_reg_3[13]),
        .O(mem_reg_i_11__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_13__2
       (.I0(mem_reg_3[1]),
        .I1(mem_reg_3[0]),
        .I2(mem_reg_3[3]),
        .I3(mem_reg_3[2]),
        .O(mem_reg_i_13__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_15__2
       (.I0(mem_reg_3[5]),
        .I1(mem_reg_3[6]),
        .O(mem_reg_i_15__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_6__3
       (.I0(mem_reg_2),
        .I1(mem_reg_3[8]),
        .I2(mem_reg_3[7]),
        .I3(mem_reg_i_9__3_n_0),
        .I4(mem_reg_4),
        .I5(mem_reg_i_11__3_n_0),
        .O(\len_remaining_1_reg_510_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_7__3
       (.I0(mem_reg_5),
        .I1(mem_reg_i_13__2_n_0),
        .I2(mem_reg_6),
        .I3(mem_reg_3[15]),
        .I4(mem_reg_3[4]),
        .I5(mem_reg_i_15__2_n_0),
        .O(\len_remaining_1_reg_510_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_9__3
       (.I0(mem_reg_3[9]),
        .I1(mem_reg_3[10]),
        .O(mem_reg_i_9__3_n_0));
  LUT3 #(
    .INIT(8'h52)) 
    \raddr_reg[0]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[3]_i_2_n_0 ),
        .I2(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h226A)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[1]),
        .I1(pop),
        .I2(raddr[0]),
        .I3(\raddr_reg[3]_i_2_n_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h14CC44CC)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h5720770077007700)) 
    \raddr_reg[3]_i_1 
       (.I0(pop),
        .I1(\raddr_reg[3]_i_2_n_0 ),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[1]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[3]_i_2 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(raddr[6]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(\raddr_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F7F0000F000)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(pop),
        .I3(raddr[0]),
        .I4(\raddr_reg[6]_i_2_n_0 ),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'hCDFF2200FFFF0000)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hC2F0F0F0F0F0F0F0)) 
    \raddr_reg[6]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[6]_i_2_n_0 ),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[6]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .O(\raddr_reg[6]_i_2_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_read" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_read
   (m_axi_mem_RREADY,
    Q,
    ap_rst_n_inv,
    ap_clk,
    flush,
    m_axi_mem_RVALID,
    RREADY_Dummy);
  output m_axi_mem_RREADY;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input flush;
  input m_axi_mem_RVALID;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire flush;
  wire m_axi_mem_RREADY;
  wire m_axi_mem_RVALID;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .flush(flush),
        .m_axi_mem_RREADY(m_axi_mem_RREADY),
        .m_axi_mem_RVALID(m_axi_mem_RVALID));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_reg_slice" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice
   (s_ready_t_reg_0,
    next_wreq,
    D,
    Q,
    E,
    S,
    \end_addr_reg[31] ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[17]_0 ,
    \data_p1_reg[25]_0 ,
    \state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy,
    CO,
    \state_reg[1]_0 ,
    wreq_handling_reg,
    sect_cnt0,
    last_sect_buf_reg,
    wreq_handling_reg_0,
    wreq_handling_reg_1,
    push,
    last_sect_buf_reg_0,
    \data_p2_reg[63]_0 );
  output s_ready_t_reg_0;
  output next_wreq;
  output [19:0]D;
  output [31:0]Q;
  output [0:0]E;
  output [5:0]S;
  output [6:0]\end_addr_reg[31] ;
  output [7:0]\data_p1_reg[9]_0 ;
  output [7:0]\data_p1_reg[17]_0 ;
  output [7:0]\data_p1_reg[25]_0 ;
  output \state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy;
  input [0:0]CO;
  input \state_reg[1]_0 ;
  input wreq_handling_reg;
  input [18:0]sect_cnt0;
  input [19:0]last_sect_buf_reg;
  input wreq_handling_reg_0;
  input wreq_handling_reg_1;
  input push;
  input [19:0]last_sect_buf_reg_0;
  input [31:0]\data_p2_reg[63]_0 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[62]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [7:0]\data_p1_reg[17]_0 ;
  wire [7:0]\data_p1_reg[25]_0 ;
  wire [7:0]\data_p1_reg[9]_0 ;
  wire [31:0]\data_p2_reg[63]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [6:0]\end_addr_reg[31] ;
  wire [19:0]last_sect_buf_reg;
  wire [19:0]last_sect_buf_reg_0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire next_wreq;
  wire push;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [18:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire \state_reg[1]_0 ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_valid;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(AWVALID_Dummy),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(next_wreq),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(next_wreq),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [30]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h44D0)) 
    \data_p1[62]_i_1 
       (.I0(state__0[1]),
        .I1(next_wreq),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [31]),
        .O(\data_p1[62]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[63]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .O(load_p2));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [30]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [31]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[63]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_2
       (.I0(Q[14]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_3
       (.I0(Q[13]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_4
       (.I0(Q[12]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_5
       (.I0(Q[11]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_6
       (.I0(Q[10]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_7
       (.I0(Q[9]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[31]),
        .O(\data_p1_reg[17]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_1
       (.I0(Q[23]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_2
       (.I0(Q[22]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_3
       (.I0(Q[21]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_4
       (.I0(Q[20]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_5
       (.I0(Q[19]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_6
       (.I0(Q[18]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_7
       (.I0(Q[17]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__1_i_8
       (.I0(Q[16]),
        .I1(Q[31]),
        .O(\data_p1_reg[25]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_1
       (.I0(Q[31]),
        .I1(Q[29]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_2
       (.I0(Q[28]),
        .I1(Q[31]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_3
       (.I0(Q[27]),
        .I1(Q[31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_4
       (.I0(Q[26]),
        .I1(Q[31]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_5
       (.I0(Q[25]),
        .I1(Q[31]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry__2_i_6
       (.I0(Q[24]),
        .I1(Q[31]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_1
       (.I0(Q[7]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_2
       (.I0(Q[6]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_3
       (.I0(Q[5]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_4
       (.I0(Q[4]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_5
       (.I0(Q[3]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_6
       (.I0(Q[2]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_7
       (.I0(Q[1]),
        .I1(Q[31]),
        .O(\data_p1_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr0_carry_i_8
       (.I0(Q[0]),
        .I1(Q[30]),
        .O(\data_p1_reg[9]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry_i_1
       (.I0(last_sect_buf_reg_0[19]),
        .I1(last_sect_buf_reg[19]),
        .I2(last_sect_buf_reg_0[18]),
        .I3(last_sect_buf_reg[18]),
        .O(\end_addr_reg[31] [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(last_sect_buf_reg_0[17]),
        .I1(last_sect_buf_reg[17]),
        .I2(last_sect_buf_reg[15]),
        .I3(last_sect_buf_reg_0[15]),
        .I4(last_sect_buf_reg[16]),
        .I5(last_sect_buf_reg_0[16]),
        .O(\end_addr_reg[31] [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(last_sect_buf_reg[14]),
        .I1(last_sect_buf_reg_0[14]),
        .I2(last_sect_buf_reg[12]),
        .I3(last_sect_buf_reg_0[12]),
        .I4(last_sect_buf_reg_0[13]),
        .I5(last_sect_buf_reg[13]),
        .O(\end_addr_reg[31] [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(last_sect_buf_reg[11]),
        .I1(last_sect_buf_reg_0[11]),
        .I2(last_sect_buf_reg[9]),
        .I3(last_sect_buf_reg_0[9]),
        .I4(last_sect_buf_reg_0[10]),
        .I5(last_sect_buf_reg[10]),
        .O(\end_addr_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(last_sect_buf_reg[8]),
        .I1(last_sect_buf_reg_0[8]),
        .I2(last_sect_buf_reg[6]),
        .I3(last_sect_buf_reg_0[6]),
        .I4(last_sect_buf_reg_0[7]),
        .I5(last_sect_buf_reg[7]),
        .O(\end_addr_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(last_sect_buf_reg_0[5]),
        .I1(last_sect_buf_reg[5]),
        .I2(last_sect_buf_reg[3]),
        .I3(last_sect_buf_reg_0[3]),
        .I4(last_sect_buf_reg[4]),
        .I5(last_sect_buf_reg_0[4]),
        .O(\end_addr_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(last_sect_buf_reg_0[2]),
        .I1(last_sect_buf_reg[2]),
        .I2(last_sect_buf_reg[0]),
        .I3(last_sect_buf_reg_0[0]),
        .I4(last_sect_buf_reg[1]),
        .I5(last_sect_buf_reg_0[1]),
        .O(\end_addr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFDF4455)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(next_wreq),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h2EEE2E2E)) 
    \sect_cnt[19]_i_1 
       (.I0(wreq_valid),
        .I1(wreq_handling_reg),
        .I2(wreq_handling_reg_0),
        .I3(wreq_handling_reg_1),
        .I4(push),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0A8A8A8A0A8A0A8A)) 
    \start_addr[31]_i_1 
       (.I0(wreq_valid),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(wreq_handling_reg_0),
        .I4(wreq_handling_reg_1),
        .I5(push),
        .O(next_wreq));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(next_wreq),
        .I1(wreq_valid),
        .I2(state),
        .I3(AWVALID_Dummy),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F2FFF2FFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(CO),
        .I1(\state_reg[1]_0 ),
        .I2(wreq_handling_reg),
        .I3(state),
        .I4(AWVALID_Dummy),
        .I5(wreq_valid),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(wreq_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFABABABAFABAFABA)) 
    wreq_handling_i_1
       (.I0(wreq_valid),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(wreq_handling_reg_0),
        .I4(wreq_handling_reg_1),
        .I5(push),
        .O(\state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_reg_slice" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    Q,
    int_flush_reg,
    m_axi_mem_AWVALID,
    \data_p1_reg[38]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    m_axi_mem_AWREADY,
    flush,
    empty_n_reg,
    D);
  output rs_req_ready;
  output [0:0]Q;
  output int_flush_reg;
  output m_axi_mem_AWVALID;
  output [36:0]\data_p1_reg[38]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;
  input m_axi_mem_AWREADY;
  input flush;
  input empty_n_reg;
  input [36:0]D;

  wire [36:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [36:0]\data_p1_reg[38]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire empty_n_reg;
  wire flush;
  wire flying_req0;
  wire int_flush_reg;
  wire load_p1;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_AWVALID;
  wire [1:0]next__0;
  wire rs_req_ready;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h1C001C1C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(flush),
        .I4(m_axi_mem_AWREADY),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0C0203F20C020C02)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rs_req_ready),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(flush),
        .I5(m_axi_mem_AWREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01001B11)) 
    \data_p1[31]_i_1 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(flush),
        .I3(m_axi_mem_AWREADY),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[33] ),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__0 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[34] ),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[35] ),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(D[34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[36] ),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(D[35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[37] ),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(D[36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[38] ),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[38]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[38]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[38]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[38]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[38]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[38]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[38]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[38]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[38]_i_1 
       (.I0(rs_req_ready),
        .I1(s_ready_t_reg_0),
        .O(flying_req0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    empty_n_i_3
       (.I0(flush),
        .I1(Q),
        .I2(m_axi_mem_AWREADY),
        .I3(empty_n_reg),
        .O(int_flush_reg));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_mem_AWVALID_INST_0
       (.I0(Q),
        .I1(flush),
        .O(m_axi_mem_AWVALID));
  LUT6 #(
    .INIT(64'hEFEEFFFF00003F33)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(flush),
        .I3(m_axi_mem_AWREADY),
        .I4(state__0[1]),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB0FFB0F0F0F0F0F0)) 
    \state[0]_i_1__0 
       (.I0(flush),
        .I1(m_axi_mem_AWREADY),
        .I2(Q),
        .I3(s_ready_t_reg_0),
        .I4(rs_req_ready),
        .I5(state),
        .O(\state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(Q),
        .I3(m_axi_mem_AWREADY),
        .I4(flush),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_reg_slice" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    m_axi_mem_BVALID,
    s_ready_t_reg_1);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_mem_BVALID;
  input s_ready_t_reg_1;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_mem_BVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_mem_BVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_mem_BVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hF7FF003F)) 
    s_ready_t_i_1__1
       (.I0(m_axi_mem_BVALID),
        .I1(s_ready_t_reg_1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFBC000)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(state),
        .I2(m_axi_mem_BVALID),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(m_axi_mem_BVALID),
        .I3(s_ready_t_reg_1),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_reg_slice" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice__parameterized2
   (m_axi_mem_RREADY,
    Q,
    ap_rst_n_inv,
    ap_clk,
    flush,
    m_axi_mem_RVALID,
    RREADY_Dummy);
  output m_axi_mem_RREADY;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input flush;
  input m_axi_mem_RVALID;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADYFromReadUnit;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire flush;
  wire m_axi_mem_RREADY;
  wire m_axi_mem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_mem_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(RREADYFromReadUnit),
        .I1(m_axi_mem_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_mem_RREADY_INST_0
       (.I0(RREADYFromReadUnit),
        .I1(flush),
        .O(m_axi_mem_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFDFF00F3)) 
    s_ready_t_i_1__2
       (.I0(m_axi_mem_RVALID),
        .I1(state__0[0]),
        .I2(RREADY_Dummy),
        .I3(state__0[1]),
        .I4(RREADYFromReadUnit),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(RREADYFromReadUnit),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__2 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_mem_RVALID),
        .I4(RREADYFromReadUnit),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__2 
       (.I0(m_axi_mem_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_srl" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl
   (E,
    pop,
    S,
    \dout_reg[32]_0 ,
    \dout_reg[32]_1 ,
    \dout_reg[0]_0 ,
    AWREADY_Dummy,
    tmp_valid_reg,
    wrsp_ready,
    \dout_reg[0]_1 ,
    push_0,
    \dout_reg[29]_0 ,
    Q,
    ap_clk,
    ap_rst_n_inv);
  output [0:0]E;
  output pop;
  output [0:0]S;
  output [30:0]\dout_reg[32]_0 ;
  output \dout_reg[32]_1 ;
  input \dout_reg[0]_0 ;
  input AWREADY_Dummy;
  input tmp_valid_reg;
  input wrsp_ready;
  input \dout_reg[0]_1 ;
  input push_0;
  input [29:0]\dout_reg[29]_0 ;
  input [1:0]Q;
  input ap_clk;
  input ap_rst_n_inv;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [29:0]\dout_reg[29]_0 ;
  wire [30:0]\dout_reg[32]_0 ;
  wire \dout_reg[32]_1 ;
  wire \mem_reg[3][0]_srl4_n_0 ;
  wire \mem_reg[3][10]_srl4_n_0 ;
  wire \mem_reg[3][11]_srl4_n_0 ;
  wire \mem_reg[3][12]_srl4_n_0 ;
  wire \mem_reg[3][13]_srl4_n_0 ;
  wire \mem_reg[3][14]_srl4_n_0 ;
  wire \mem_reg[3][15]_srl4_n_0 ;
  wire \mem_reg[3][16]_srl4_n_0 ;
  wire \mem_reg[3][17]_srl4_n_0 ;
  wire \mem_reg[3][18]_srl4_n_0 ;
  wire \mem_reg[3][19]_srl4_n_0 ;
  wire \mem_reg[3][1]_srl4_n_0 ;
  wire \mem_reg[3][20]_srl4_n_0 ;
  wire \mem_reg[3][21]_srl4_n_0 ;
  wire \mem_reg[3][22]_srl4_n_0 ;
  wire \mem_reg[3][23]_srl4_n_0 ;
  wire \mem_reg[3][24]_srl4_n_0 ;
  wire \mem_reg[3][25]_srl4_n_0 ;
  wire \mem_reg[3][26]_srl4_n_0 ;
  wire \mem_reg[3][27]_srl4_n_0 ;
  wire \mem_reg[3][28]_srl4_n_0 ;
  wire \mem_reg[3][29]_srl4_n_0 ;
  wire \mem_reg[3][2]_srl4_n_0 ;
  wire \mem_reg[3][32]_srl4_n_0 ;
  wire \mem_reg[3][3]_srl4_n_0 ;
  wire \mem_reg[3][4]_srl4_n_0 ;
  wire \mem_reg[3][5]_srl4_n_0 ;
  wire \mem_reg[3][6]_srl4_n_0 ;
  wire \mem_reg[3][7]_srl4_n_0 ;
  wire \mem_reg[3][8]_srl4_n_0 ;
  wire \mem_reg[3][9]_srl4_n_0 ;
  wire pop;
  wire push_0;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'h8808AAAA)) 
    \dout[32]_i_1 
       (.I0(\dout_reg[0]_1 ),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_0 ),
        .Q(\dout_reg[32]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wrsp_ready),
        .O(E));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [0]),
        .Q(\mem_reg[3][0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [10]),
        .Q(\mem_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [11]),
        .Q(\mem_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [12]),
        .Q(\mem_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [13]),
        .Q(\mem_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [14]),
        .Q(\mem_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [15]),
        .Q(\mem_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [16]),
        .Q(\mem_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [17]),
        .Q(\mem_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [18]),
        .Q(\mem_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [19]),
        .Q(\mem_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [1]),
        .Q(\mem_reg[3][1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [20]),
        .Q(\mem_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [21]),
        .Q(\mem_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [22]),
        .Q(\mem_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [23]),
        .Q(\mem_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [24]),
        .Q(\mem_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [25]),
        .Q(\mem_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [26]),
        .Q(\mem_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [27]),
        .Q(\mem_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [28]),
        .Q(\mem_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [29]),
        .Q(\mem_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [2]),
        .Q(\mem_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [3]),
        .Q(\mem_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [4]),
        .Q(\mem_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [5]),
        .Q(\mem_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [6]),
        .Q(\mem_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [7]),
        .Q(\mem_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [8]),
        .Q(\mem_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\dout_reg[29]_0 [9]),
        .Q(\mem_reg[3][9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[32]_0 [30]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h8F880F00)) 
    tmp_valid_i_1
       (.I0(\dout_reg[32]_0 [30]),
        .I1(\dout_reg[0]_0 ),
        .I2(AWREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(wrsp_ready),
        .O(\dout_reg[32]_1 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_srl" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    full_n_reg,
    \raddr_reg[0] ,
    full_n_reg_0,
    D,
    \mOutPtr_reg[4] ,
    dout_vld_reg,
    dout_vld_reg_0,
    E,
    \dout_reg[0]_1 ,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_1,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    AWREADY_Dummy,
    wreq_valid,
    dout_vld_reg_1,
    \mOutPtr_reg[4]_0 ,
    \dout_reg[0]_2 ,
    dout_vld_reg_2,
    last_resp,
    dout_vld_reg_3);
  output \dout_reg[0]_0 ;
  output pop;
  output full_n_reg;
  output [0:0]\raddr_reg[0] ;
  output [0:0]full_n_reg_0;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[4] ;
  output dout_vld_reg;
  output dout_vld_reg_0;
  input [0:0]E;
  input [0:0]\dout_reg[0]_1 ;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_1;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy;
  input wreq_valid;
  input dout_vld_reg_1;
  input [4:0]\mOutPtr_reg[4]_0 ;
  input \dout_reg[0]_2 ;
  input [0:0]dout_vld_reg_2;
  input last_resp;
  input dout_vld_reg_3;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[4] ;
  wire [4:0]\mOutPtr_reg[4]_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_4_n_0 ;
  wire [0:0]\raddr_reg[0] ;
  wire wreq_valid;

  LUT6 #(
    .INIT(64'h88080808AAAAAAAA)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_3),
        .I2(\dout_reg[0]_0 ),
        .I3(last_resp),
        .I4(dout_vld_reg_2),
        .I5(\dout_reg[0]_2 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A00AAAA)) 
    dout_vld_i_1__2
       (.I0(\dout_reg[0]_2 ),
        .I1(dout_vld_reg_2),
        .I2(last_resp),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_3),
        .I5(dout_vld_reg_1),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1__2
       (.I0(full_n_reg_1),
        .I1(E),
        .I2(pop),
        .I3(\mOutPtr_reg[0] ),
        .I4(ap_rst_n_inv),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg[4]_0 [2]),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [1]),
        .I3(p_12_in),
        .O(\mOutPtr_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg[4]_0 [3]),
        .I1(\mOutPtr_reg[4]_0 [1]),
        .I2(\mOutPtr_reg[4]_0 [0]),
        .I3(\mOutPtr_reg[4]_0 [2]),
        .I4(p_12_in),
        .O(\mOutPtr_reg[4] [2]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \mOutPtr[3]_i_4 
       (.I0(\dout_reg[0]_2 ),
        .I1(dout_vld_reg_2),
        .I2(last_resp),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_3),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h5DFFA200)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(AWREADY_Dummy),
        .I3(wreq_valid),
        .I4(pop),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4]_0 [4]),
        .I1(\mOutPtr_reg[4]_0 [3]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4]_0 [2]),
        .I4(\mOutPtr_reg[4]_0 [0]),
        .I5(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h0000A200)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(AWREADY_Dummy),
        .I3(wreq_valid),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\mem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(E),
        .CLK(ap_clk),
        .D(\dout_reg[0]_1 ),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg_1),
        .I2(p_12_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(\raddr[3]_i_4_n_0 ),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA999)) 
    \raddr[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(dout_vld_reg_1),
        .I3(p_12_in),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(dout_vld_reg_1),
        .I1(p_12_in),
        .O(\raddr[3]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_srl" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized0_3
   (\dout_reg[0]_0 ,
    pop,
    full_n_reg,
    E,
    full_n_reg_0,
    D,
    \mOutPtr_reg[4] ,
    dout_vld_reg,
    dout_vld_reg_0,
    push,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_1,
    \mOutPtr_reg[0] ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    fifo_burst_ready,
    \mOutPtr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    dout_vld_reg_1,
    \mOutPtr_reg[4]_0 ,
    dout_vld_reg_2,
    wrsp_type,
    ursp_ready,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output full_n_reg;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[4] ;
  output dout_vld_reg;
  output dout_vld_reg_0;
  input push;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_1;
  input \mOutPtr_reg[0] ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input fifo_burst_ready;
  input \mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input dout_vld_reg_1;
  input [4:0]\mOutPtr_reg[4]_0 ;
  input [0:0]dout_vld_reg_2;
  input wrsp_type;
  input ursp_ready;
  input need_wrsp;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire aw2b_info;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire fifo_burst_ready;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [3:0]\mOutPtr_reg[4] ;
  wire [4:0]\mOutPtr_reg[4]_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[3]_i_4__0_n_0 ;
  wire ursp_ready;
  wire wrsp_type;

  LUT4 #(
    .INIT(16'h5DDD)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(need_wrsp),
        .I1(\dout_reg[0]_0 ),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1__0 
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_2),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .I4(\dout_reg[0]_0 ),
        .I5(need_wrsp),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF0888AAAA)) 
    dout_vld_i_1__5
       (.I0(need_wrsp),
        .I1(\dout_reg[0]_0 ),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(dout_vld_reg_2),
        .I5(dout_vld_reg_1),
        .O(dout_vld_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1__7
       (.I0(full_n_reg_1),
        .I1(push),
        .I2(pop),
        .I3(\mOutPtr_reg[0] ),
        .I4(ap_rst_n_inv),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg[4]_0 [2]),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [1]),
        .I3(p_12_in),
        .O(\mOutPtr_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg[4]_0 [3]),
        .I1(\mOutPtr_reg[4]_0 [1]),
        .I2(\mOutPtr_reg[4]_0 [0]),
        .I3(\mOutPtr_reg[4]_0 [2]),
        .I4(p_12_in),
        .O(\mOutPtr_reg[4] [2]));
  LUT6 #(
    .INIT(64'h7FFF7F7F80008080)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(fifo_burst_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy_0),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(pop),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg[4]_0 [4]),
        .I1(\mOutPtr_reg[4]_0 [3]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4]_0 [2]),
        .I4(\mOutPtr_reg[4]_0 [0]),
        .I5(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[4] [3]));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\mOutPtr_reg[0] ),
        .I1(fifo_burst_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy_0),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .O(aw2b_info));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(dout_vld_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__2 
       (.I0(Q[0]),
        .I1(dout_vld_reg_1),
        .I2(p_12_in),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(\raddr[3]_i_4__0_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA999)) 
    \raddr[3]_i_2__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(dout_vld_reg_1),
        .I3(p_12_in),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2AAAAAAA2AAA2AAA)) 
    \raddr[3]_i_3__0 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(fifo_burst_ready),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__0 
       (.I0(dout_vld_reg_1),
        .I1(p_12_in),
        .O(\raddr[3]_i_4__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_srl" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized2
   (full_n_reg,
    pop_0,
    E,
    full_n_reg_0,
    D,
    \raddr_reg[3] ,
    \len_cnt_reg[7] ,
    in,
    \sect_len_buf_reg[8] ,
    dout_vld_reg,
    \mOutPtr_reg[0] ,
    push,
    full_n_reg_1,
    ap_rst_n_inv,
    \raddr_reg[0] ,
    Q,
    dout_vld_reg_0,
    fifo_resp_ready,
    \mOutPtr_reg[0]_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[4] ,
    dout_vld_reg_1,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \could_multi_bursts.awlen_buf_reg[6] ,
    \could_multi_bursts.awlen_buf_reg[6]_0 ,
    ap_clk);
  output full_n_reg;
  output pop_0;
  output [0:0]E;
  output [0:0]full_n_reg_0;
  output [3:0]D;
  output [2:0]\raddr_reg[3] ;
  output \len_cnt_reg[7] ;
  output [6:0]in;
  output \sect_len_buf_reg[8] ;
  output dout_vld_reg;
  input \mOutPtr_reg[0] ;
  input push;
  input full_n_reg_1;
  input ap_rst_n_inv;
  input \raddr_reg[0] ;
  input [3:0]Q;
  input dout_vld_reg_0;
  input fifo_resp_ready;
  input \mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_1;
  input [0:0]\dout_reg[0]_0 ;
  input [7:0]\dout_reg[0]_1 ;
  input [9:0]\could_multi_bursts.awlen_buf_reg[6] ;
  input [2:0]\could_multi_bursts.awlen_buf_reg[6]_0 ;
  input ap_clk;

  wire AWREADY_Dummy_0;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [9:0]\could_multi_bursts.awlen_buf_reg[6] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[6]_0 ;
  wire \dout[6]_i_3_n_0 ;
  wire \dout[6]_i_4_n_0 ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [7:0]\dout_reg[0]_1 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire [6:0]in;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[4]_i_3__0_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire pop_0;
  wire push;
  wire \raddr_reg[0] ;
  wire [2:0]\raddr_reg[3] ;
  wire \sect_len_buf_reg[8] ;

  LUT3 #(
    .INIT(8'h8A)) 
    \dout[6]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(\len_cnt_reg[7] ),
        .I2(dout_vld_reg_1),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    \dout[6]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout[6]_i_3_n_0 ),
        .I2(\dout[6]_i_4_n_0 ),
        .I3(\dout_reg[0]_1 [7]),
        .I4(\dout_reg_n_0_[6] ),
        .I5(\dout_reg[0]_1 [6]),
        .O(\len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \dout[6]_i_3 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(\dout_reg[0]_1 [3]),
        .I2(\dout_reg[0]_1 [4]),
        .I3(\dout_reg_n_0_[4] ),
        .I4(\dout_reg[0]_1 [5]),
        .I5(\dout_reg_n_0_[5] ),
        .O(\dout[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \dout[6]_i_4 
       (.I0(\dout_reg_n_0_[0] ),
        .I1(\dout_reg[0]_1 [0]),
        .I2(\dout_reg[0]_1 [2]),
        .I3(\dout_reg_n_0_[2] ),
        .I4(\dout_reg[0]_1 [1]),
        .I5(\dout_reg_n_0_[1] ),
        .O(\dout[6]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg_1),
        .I1(\len_cnt_reg[7] ),
        .I2(dout_vld_reg_0),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'hFFFFBE8E)) 
    full_n_i_1__4
       (.I0(\mOutPtr_reg[0] ),
        .I1(pop_0),
        .I2(push),
        .I3(full_n_reg_1),
        .I4(ap_rst_n_inv),
        .O(full_n_reg));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr[4]_i_3__0_n_0 ),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr[4]_i_3__0_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr[4]_i_3__0_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7FFF7F7F80008080)) 
    \mOutPtr[4]_i_1__1 
       (.I0(fifo_resp_ready),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy_0),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(pop_0),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [4]),
        .I1(\mOutPtr_reg[4] [3]),
        .I2(\mOutPtr[4]_i_3__0_n_0 ),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBFFFFFFFBFFFBFFF)) 
    \mOutPtr[4]_i_3__0 
       (.I0(pop_0),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[4]_i_3__0_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [0]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [8]),
        .I1(\could_multi_bursts.awlen_buf_reg[6]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[6]_0 [2]),
        .I3(\could_multi_bursts.awlen_buf_reg[6] [9]),
        .I4(\could_multi_bursts.awlen_buf_reg[6]_0 [0]),
        .I5(\could_multi_bursts.awlen_buf_reg[6] [7]),
        .O(\sect_len_buf_reg[8] ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [1]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [2]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [3]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[3]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][4]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [4]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[4]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][5]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [5]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[5]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][6]_srl15_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[6] [6]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \raddr[1]_i_1__1 
       (.I0(\mOutPtr[4]_i_3__0_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\raddr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \raddr[2]_i_1__1 
       (.I0(Q[0]),
        .I1(dout_vld_reg_0),
        .I2(\mOutPtr[4]_i_3__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h00FFFD000000FD00)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr_reg[0] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(pop_0),
        .I4(push),
        .I5(dout_vld_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \raddr[3]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(dout_vld_reg_0),
        .I4(\mOutPtr[4]_i_3__0_n_0 ),
        .I5(Q[2]),
        .O(\raddr_reg[3] [2]));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_srl" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized3
   (\could_multi_bursts.AWVALID_Dummy_reg ,
    pop,
    \last_cnt_reg[1] ,
    \last_cnt_reg[7] ,
    push,
    \last_cnt_reg[1]_0 ,
    \dout_reg[38]_0 ,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    \could_multi_bursts.awaddr_buf_reg[2]_1 ,
    fifo_burst_ready,
    fifo_resp_ready,
    \dout_reg[2]_0 ,
    rs_req_ready,
    \dout_reg[2]_1 ,
    \dout_reg[2]_2 ,
    Q,
    \dout[38]_i_2 ,
    in,
    \dout_reg[38]_1 ,
    ap_clk,
    ap_rst_n_inv);
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output pop;
  output \last_cnt_reg[1] ;
  output \last_cnt_reg[7] ;
  output push;
  output \last_cnt_reg[1]_0 ;
  output [36:0]\dout_reg[38]_0 ;
  input \could_multi_bursts.awaddr_buf_reg[2] ;
  input \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  input \could_multi_bursts.awaddr_buf_reg[2]_1 ;
  input fifo_burst_ready;
  input fifo_resp_ready;
  input \dout_reg[2]_0 ;
  input rs_req_ready;
  input \dout_reg[2]_1 ;
  input \dout_reg[2]_2 ;
  input [7:0]Q;
  input \dout[38]_i_2 ;
  input [36:0]in;
  input [3:0]\dout_reg[38]_1 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_1 ;
  wire \dout[38]_i_2 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire \dout_reg[2]_2 ;
  wire [36:0]\dout_reg[38]_0 ;
  wire [3:0]\dout_reg[38]_1 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [36:0]in;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire \last_cnt_reg[7] ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'h08AA)) 
    \dout[38]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(rs_req_ready),
        .I2(\dout_reg[2]_1 ),
        .I3(\dout_reg[2]_2 ),
        .O(pop));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \dout[38]_i_3 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\last_cnt_reg[7] ),
        .I4(\dout[38]_i_2 ),
        .O(\last_cnt_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \dout[38]_i_4 
       (.I0(\last_cnt_reg[7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\last_cnt_reg[1] ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[38]_0 [7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_mem_WVALID_INST_0_i_2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\last_cnt_reg[7] ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I1(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I2(\could_multi_bursts.awaddr_buf_reg[2]_1 ),
        .I3(fifo_burst_ready),
        .I4(fifo_resp_ready),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I1(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[38]_1 [0]),
        .A1(\dout_reg[38]_1 [1]),
        .A2(\dout_reg[38]_1 [2]),
        .A3(\dout_reg[38]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_srl" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_srl__parameterized4
   (E,
    WLAST_Dummy_reg,
    push,
    dout_vld_reg,
    flying_req_reg,
    \dout_reg[36]_0 ,
    \last_cnt_reg[5] ,
    pop,
    s_ready_t_reg,
    S,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    \len_cnt_reg[7]_1 ,
    in,
    req_fifo_valid,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    flying_req_reg_0,
    fifo_valid,
    m_axi_mem_WREADY,
    \dout_reg[0]_0 ,
    rs_req_ready,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    Q,
    ap_clk,
    ap_rst_n_inv);
  output [0:0]E;
  output [0:0]WLAST_Dummy_reg;
  output push;
  output dout_vld_reg;
  output flying_req_reg;
  output [36:0]\dout_reg[36]_0 ;
  output \last_cnt_reg[5] ;
  output pop;
  output s_ready_t_reg;
  output [0:0]S;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input \len_cnt_reg[7]_1 ;
  input [36:0]in;
  input req_fifo_valid;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input flying_req_reg_0;
  input fifo_valid;
  input m_axi_mem_WREADY;
  input \dout_reg[0]_0 ;
  input rs_req_ready;
  input [3:0]\dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input [6:0]Q;
  input ap_clk;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[7]_i_2_n_0 ;
  wire \last_cnt_reg[5] ;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire \len_cnt_reg[7]_1 ;
  wire m_axi_mem_WREADY;
  wire \mem_reg[126][0]_mux__0_n_0 ;
  wire \mem_reg[126][0]_mux__1_n_0 ;
  wire \mem_reg[126][0]_mux_n_0 ;
  wire \mem_reg[126][0]_srl32__0_n_0 ;
  wire \mem_reg[126][0]_srl32__0_n_1 ;
  wire \mem_reg[126][0]_srl32__1_n_0 ;
  wire \mem_reg[126][0]_srl32__1_n_1 ;
  wire \mem_reg[126][0]_srl32__2_n_0 ;
  wire \mem_reg[126][0]_srl32_n_0 ;
  wire \mem_reg[126][0]_srl32_n_1 ;
  wire \mem_reg[126][10]_mux__0_n_0 ;
  wire \mem_reg[126][10]_mux__1_n_0 ;
  wire \mem_reg[126][10]_mux_n_0 ;
  wire \mem_reg[126][10]_srl32__0_n_0 ;
  wire \mem_reg[126][10]_srl32__0_n_1 ;
  wire \mem_reg[126][10]_srl32__1_n_0 ;
  wire \mem_reg[126][10]_srl32__1_n_1 ;
  wire \mem_reg[126][10]_srl32__2_n_0 ;
  wire \mem_reg[126][10]_srl32_n_0 ;
  wire \mem_reg[126][10]_srl32_n_1 ;
  wire \mem_reg[126][11]_mux__0_n_0 ;
  wire \mem_reg[126][11]_mux__1_n_0 ;
  wire \mem_reg[126][11]_mux_n_0 ;
  wire \mem_reg[126][11]_srl32__0_n_0 ;
  wire \mem_reg[126][11]_srl32__0_n_1 ;
  wire \mem_reg[126][11]_srl32__1_n_0 ;
  wire \mem_reg[126][11]_srl32__1_n_1 ;
  wire \mem_reg[126][11]_srl32__2_n_0 ;
  wire \mem_reg[126][11]_srl32_n_0 ;
  wire \mem_reg[126][11]_srl32_n_1 ;
  wire \mem_reg[126][12]_mux__0_n_0 ;
  wire \mem_reg[126][12]_mux__1_n_0 ;
  wire \mem_reg[126][12]_mux_n_0 ;
  wire \mem_reg[126][12]_srl32__0_n_0 ;
  wire \mem_reg[126][12]_srl32__0_n_1 ;
  wire \mem_reg[126][12]_srl32__1_n_0 ;
  wire \mem_reg[126][12]_srl32__1_n_1 ;
  wire \mem_reg[126][12]_srl32__2_n_0 ;
  wire \mem_reg[126][12]_srl32_n_0 ;
  wire \mem_reg[126][12]_srl32_n_1 ;
  wire \mem_reg[126][13]_mux__0_n_0 ;
  wire \mem_reg[126][13]_mux__1_n_0 ;
  wire \mem_reg[126][13]_mux_n_0 ;
  wire \mem_reg[126][13]_srl32__0_n_0 ;
  wire \mem_reg[126][13]_srl32__0_n_1 ;
  wire \mem_reg[126][13]_srl32__1_n_0 ;
  wire \mem_reg[126][13]_srl32__1_n_1 ;
  wire \mem_reg[126][13]_srl32__2_n_0 ;
  wire \mem_reg[126][13]_srl32_n_0 ;
  wire \mem_reg[126][13]_srl32_n_1 ;
  wire \mem_reg[126][14]_mux__0_n_0 ;
  wire \mem_reg[126][14]_mux__1_n_0 ;
  wire \mem_reg[126][14]_mux_n_0 ;
  wire \mem_reg[126][14]_srl32__0_n_0 ;
  wire \mem_reg[126][14]_srl32__0_n_1 ;
  wire \mem_reg[126][14]_srl32__1_n_0 ;
  wire \mem_reg[126][14]_srl32__1_n_1 ;
  wire \mem_reg[126][14]_srl32__2_n_0 ;
  wire \mem_reg[126][14]_srl32_n_0 ;
  wire \mem_reg[126][14]_srl32_n_1 ;
  wire \mem_reg[126][15]_mux__0_n_0 ;
  wire \mem_reg[126][15]_mux__1_n_0 ;
  wire \mem_reg[126][15]_mux_n_0 ;
  wire \mem_reg[126][15]_srl32__0_n_0 ;
  wire \mem_reg[126][15]_srl32__0_n_1 ;
  wire \mem_reg[126][15]_srl32__1_n_0 ;
  wire \mem_reg[126][15]_srl32__1_n_1 ;
  wire \mem_reg[126][15]_srl32__2_n_0 ;
  wire \mem_reg[126][15]_srl32_n_0 ;
  wire \mem_reg[126][15]_srl32_n_1 ;
  wire \mem_reg[126][16]_mux__0_n_0 ;
  wire \mem_reg[126][16]_mux__1_n_0 ;
  wire \mem_reg[126][16]_mux_n_0 ;
  wire \mem_reg[126][16]_srl32__0_n_0 ;
  wire \mem_reg[126][16]_srl32__0_n_1 ;
  wire \mem_reg[126][16]_srl32__1_n_0 ;
  wire \mem_reg[126][16]_srl32__1_n_1 ;
  wire \mem_reg[126][16]_srl32__2_n_0 ;
  wire \mem_reg[126][16]_srl32_n_0 ;
  wire \mem_reg[126][16]_srl32_n_1 ;
  wire \mem_reg[126][17]_mux__0_n_0 ;
  wire \mem_reg[126][17]_mux__1_n_0 ;
  wire \mem_reg[126][17]_mux_n_0 ;
  wire \mem_reg[126][17]_srl32__0_n_0 ;
  wire \mem_reg[126][17]_srl32__0_n_1 ;
  wire \mem_reg[126][17]_srl32__1_n_0 ;
  wire \mem_reg[126][17]_srl32__1_n_1 ;
  wire \mem_reg[126][17]_srl32__2_n_0 ;
  wire \mem_reg[126][17]_srl32_n_0 ;
  wire \mem_reg[126][17]_srl32_n_1 ;
  wire \mem_reg[126][18]_mux__0_n_0 ;
  wire \mem_reg[126][18]_mux__1_n_0 ;
  wire \mem_reg[126][18]_mux_n_0 ;
  wire \mem_reg[126][18]_srl32__0_n_0 ;
  wire \mem_reg[126][18]_srl32__0_n_1 ;
  wire \mem_reg[126][18]_srl32__1_n_0 ;
  wire \mem_reg[126][18]_srl32__1_n_1 ;
  wire \mem_reg[126][18]_srl32__2_n_0 ;
  wire \mem_reg[126][18]_srl32_n_0 ;
  wire \mem_reg[126][18]_srl32_n_1 ;
  wire \mem_reg[126][19]_mux__0_n_0 ;
  wire \mem_reg[126][19]_mux__1_n_0 ;
  wire \mem_reg[126][19]_mux_n_0 ;
  wire \mem_reg[126][19]_srl32__0_n_0 ;
  wire \mem_reg[126][19]_srl32__0_n_1 ;
  wire \mem_reg[126][19]_srl32__1_n_0 ;
  wire \mem_reg[126][19]_srl32__1_n_1 ;
  wire \mem_reg[126][19]_srl32__2_n_0 ;
  wire \mem_reg[126][19]_srl32_n_0 ;
  wire \mem_reg[126][19]_srl32_n_1 ;
  wire \mem_reg[126][1]_mux__0_n_0 ;
  wire \mem_reg[126][1]_mux__1_n_0 ;
  wire \mem_reg[126][1]_mux_n_0 ;
  wire \mem_reg[126][1]_srl32__0_n_0 ;
  wire \mem_reg[126][1]_srl32__0_n_1 ;
  wire \mem_reg[126][1]_srl32__1_n_0 ;
  wire \mem_reg[126][1]_srl32__1_n_1 ;
  wire \mem_reg[126][1]_srl32__2_n_0 ;
  wire \mem_reg[126][1]_srl32_n_0 ;
  wire \mem_reg[126][1]_srl32_n_1 ;
  wire \mem_reg[126][20]_mux__0_n_0 ;
  wire \mem_reg[126][20]_mux__1_n_0 ;
  wire \mem_reg[126][20]_mux_n_0 ;
  wire \mem_reg[126][20]_srl32__0_n_0 ;
  wire \mem_reg[126][20]_srl32__0_n_1 ;
  wire \mem_reg[126][20]_srl32__1_n_0 ;
  wire \mem_reg[126][20]_srl32__1_n_1 ;
  wire \mem_reg[126][20]_srl32__2_n_0 ;
  wire \mem_reg[126][20]_srl32_n_0 ;
  wire \mem_reg[126][20]_srl32_n_1 ;
  wire \mem_reg[126][21]_mux__0_n_0 ;
  wire \mem_reg[126][21]_mux__1_n_0 ;
  wire \mem_reg[126][21]_mux_n_0 ;
  wire \mem_reg[126][21]_srl32__0_n_0 ;
  wire \mem_reg[126][21]_srl32__0_n_1 ;
  wire \mem_reg[126][21]_srl32__1_n_0 ;
  wire \mem_reg[126][21]_srl32__1_n_1 ;
  wire \mem_reg[126][21]_srl32__2_n_0 ;
  wire \mem_reg[126][21]_srl32_n_0 ;
  wire \mem_reg[126][21]_srl32_n_1 ;
  wire \mem_reg[126][22]_mux__0_n_0 ;
  wire \mem_reg[126][22]_mux__1_n_0 ;
  wire \mem_reg[126][22]_mux_n_0 ;
  wire \mem_reg[126][22]_srl32__0_n_0 ;
  wire \mem_reg[126][22]_srl32__0_n_1 ;
  wire \mem_reg[126][22]_srl32__1_n_0 ;
  wire \mem_reg[126][22]_srl32__1_n_1 ;
  wire \mem_reg[126][22]_srl32__2_n_0 ;
  wire \mem_reg[126][22]_srl32_n_0 ;
  wire \mem_reg[126][22]_srl32_n_1 ;
  wire \mem_reg[126][23]_mux__0_n_0 ;
  wire \mem_reg[126][23]_mux__1_n_0 ;
  wire \mem_reg[126][23]_mux_n_0 ;
  wire \mem_reg[126][23]_srl32__0_n_0 ;
  wire \mem_reg[126][23]_srl32__0_n_1 ;
  wire \mem_reg[126][23]_srl32__1_n_0 ;
  wire \mem_reg[126][23]_srl32__1_n_1 ;
  wire \mem_reg[126][23]_srl32__2_n_0 ;
  wire \mem_reg[126][23]_srl32_n_0 ;
  wire \mem_reg[126][23]_srl32_n_1 ;
  wire \mem_reg[126][24]_mux__0_n_0 ;
  wire \mem_reg[126][24]_mux__1_n_0 ;
  wire \mem_reg[126][24]_mux_n_0 ;
  wire \mem_reg[126][24]_srl32__0_n_0 ;
  wire \mem_reg[126][24]_srl32__0_n_1 ;
  wire \mem_reg[126][24]_srl32__1_n_0 ;
  wire \mem_reg[126][24]_srl32__1_n_1 ;
  wire \mem_reg[126][24]_srl32__2_n_0 ;
  wire \mem_reg[126][24]_srl32_n_0 ;
  wire \mem_reg[126][24]_srl32_n_1 ;
  wire \mem_reg[126][25]_mux__0_n_0 ;
  wire \mem_reg[126][25]_mux__1_n_0 ;
  wire \mem_reg[126][25]_mux_n_0 ;
  wire \mem_reg[126][25]_srl32__0_n_0 ;
  wire \mem_reg[126][25]_srl32__0_n_1 ;
  wire \mem_reg[126][25]_srl32__1_n_0 ;
  wire \mem_reg[126][25]_srl32__1_n_1 ;
  wire \mem_reg[126][25]_srl32__2_n_0 ;
  wire \mem_reg[126][25]_srl32_n_0 ;
  wire \mem_reg[126][25]_srl32_n_1 ;
  wire \mem_reg[126][26]_mux__0_n_0 ;
  wire \mem_reg[126][26]_mux__1_n_0 ;
  wire \mem_reg[126][26]_mux_n_0 ;
  wire \mem_reg[126][26]_srl32__0_n_0 ;
  wire \mem_reg[126][26]_srl32__0_n_1 ;
  wire \mem_reg[126][26]_srl32__1_n_0 ;
  wire \mem_reg[126][26]_srl32__1_n_1 ;
  wire \mem_reg[126][26]_srl32__2_n_0 ;
  wire \mem_reg[126][26]_srl32_n_0 ;
  wire \mem_reg[126][26]_srl32_n_1 ;
  wire \mem_reg[126][27]_mux__0_n_0 ;
  wire \mem_reg[126][27]_mux__1_n_0 ;
  wire \mem_reg[126][27]_mux_n_0 ;
  wire \mem_reg[126][27]_srl32__0_n_0 ;
  wire \mem_reg[126][27]_srl32__0_n_1 ;
  wire \mem_reg[126][27]_srl32__1_n_0 ;
  wire \mem_reg[126][27]_srl32__1_n_1 ;
  wire \mem_reg[126][27]_srl32__2_n_0 ;
  wire \mem_reg[126][27]_srl32_n_0 ;
  wire \mem_reg[126][27]_srl32_n_1 ;
  wire \mem_reg[126][28]_mux__0_n_0 ;
  wire \mem_reg[126][28]_mux__1_n_0 ;
  wire \mem_reg[126][28]_mux_n_0 ;
  wire \mem_reg[126][28]_srl32__0_n_0 ;
  wire \mem_reg[126][28]_srl32__0_n_1 ;
  wire \mem_reg[126][28]_srl32__1_n_0 ;
  wire \mem_reg[126][28]_srl32__1_n_1 ;
  wire \mem_reg[126][28]_srl32__2_n_0 ;
  wire \mem_reg[126][28]_srl32_n_0 ;
  wire \mem_reg[126][28]_srl32_n_1 ;
  wire \mem_reg[126][29]_mux__0_n_0 ;
  wire \mem_reg[126][29]_mux__1_n_0 ;
  wire \mem_reg[126][29]_mux_n_0 ;
  wire \mem_reg[126][29]_srl32__0_n_0 ;
  wire \mem_reg[126][29]_srl32__0_n_1 ;
  wire \mem_reg[126][29]_srl32__1_n_0 ;
  wire \mem_reg[126][29]_srl32__1_n_1 ;
  wire \mem_reg[126][29]_srl32__2_n_0 ;
  wire \mem_reg[126][29]_srl32_n_0 ;
  wire \mem_reg[126][29]_srl32_n_1 ;
  wire \mem_reg[126][2]_mux__0_n_0 ;
  wire \mem_reg[126][2]_mux__1_n_0 ;
  wire \mem_reg[126][2]_mux_n_0 ;
  wire \mem_reg[126][2]_srl32__0_n_0 ;
  wire \mem_reg[126][2]_srl32__0_n_1 ;
  wire \mem_reg[126][2]_srl32__1_n_0 ;
  wire \mem_reg[126][2]_srl32__1_n_1 ;
  wire \mem_reg[126][2]_srl32__2_n_0 ;
  wire \mem_reg[126][2]_srl32_n_0 ;
  wire \mem_reg[126][2]_srl32_n_1 ;
  wire \mem_reg[126][30]_mux__0_n_0 ;
  wire \mem_reg[126][30]_mux__1_n_0 ;
  wire \mem_reg[126][30]_mux_n_0 ;
  wire \mem_reg[126][30]_srl32__0_n_0 ;
  wire \mem_reg[126][30]_srl32__0_n_1 ;
  wire \mem_reg[126][30]_srl32__1_n_0 ;
  wire \mem_reg[126][30]_srl32__1_n_1 ;
  wire \mem_reg[126][30]_srl32__2_n_0 ;
  wire \mem_reg[126][30]_srl32_n_0 ;
  wire \mem_reg[126][30]_srl32_n_1 ;
  wire \mem_reg[126][31]_mux__0_n_0 ;
  wire \mem_reg[126][31]_mux__1_n_0 ;
  wire \mem_reg[126][31]_mux_n_0 ;
  wire \mem_reg[126][31]_srl32__0_n_0 ;
  wire \mem_reg[126][31]_srl32__0_n_1 ;
  wire \mem_reg[126][31]_srl32__1_n_0 ;
  wire \mem_reg[126][31]_srl32__1_n_1 ;
  wire \mem_reg[126][31]_srl32__2_n_0 ;
  wire \mem_reg[126][31]_srl32_n_0 ;
  wire \mem_reg[126][31]_srl32_n_1 ;
  wire \mem_reg[126][32]_mux__0_n_0 ;
  wire \mem_reg[126][32]_mux__1_n_0 ;
  wire \mem_reg[126][32]_mux_n_0 ;
  wire \mem_reg[126][32]_srl32__0_n_0 ;
  wire \mem_reg[126][32]_srl32__0_n_1 ;
  wire \mem_reg[126][32]_srl32__1_n_0 ;
  wire \mem_reg[126][32]_srl32__1_n_1 ;
  wire \mem_reg[126][32]_srl32__2_n_0 ;
  wire \mem_reg[126][32]_srl32_n_0 ;
  wire \mem_reg[126][32]_srl32_n_1 ;
  wire \mem_reg[126][33]_mux__0_n_0 ;
  wire \mem_reg[126][33]_mux__1_n_0 ;
  wire \mem_reg[126][33]_mux_n_0 ;
  wire \mem_reg[126][33]_srl32__0_n_0 ;
  wire \mem_reg[126][33]_srl32__0_n_1 ;
  wire \mem_reg[126][33]_srl32__1_n_0 ;
  wire \mem_reg[126][33]_srl32__1_n_1 ;
  wire \mem_reg[126][33]_srl32__2_n_0 ;
  wire \mem_reg[126][33]_srl32_n_0 ;
  wire \mem_reg[126][33]_srl32_n_1 ;
  wire \mem_reg[126][34]_mux__0_n_0 ;
  wire \mem_reg[126][34]_mux__1_n_0 ;
  wire \mem_reg[126][34]_mux_n_0 ;
  wire \mem_reg[126][34]_srl32__0_n_0 ;
  wire \mem_reg[126][34]_srl32__0_n_1 ;
  wire \mem_reg[126][34]_srl32__1_n_0 ;
  wire \mem_reg[126][34]_srl32__1_n_1 ;
  wire \mem_reg[126][34]_srl32__2_n_0 ;
  wire \mem_reg[126][34]_srl32_n_0 ;
  wire \mem_reg[126][34]_srl32_n_1 ;
  wire \mem_reg[126][35]_mux__0_n_0 ;
  wire \mem_reg[126][35]_mux__1_n_0 ;
  wire \mem_reg[126][35]_mux_n_0 ;
  wire \mem_reg[126][35]_srl32__0_n_0 ;
  wire \mem_reg[126][35]_srl32__0_n_1 ;
  wire \mem_reg[126][35]_srl32__1_n_0 ;
  wire \mem_reg[126][35]_srl32__1_n_1 ;
  wire \mem_reg[126][35]_srl32__2_n_0 ;
  wire \mem_reg[126][35]_srl32_n_0 ;
  wire \mem_reg[126][35]_srl32_n_1 ;
  wire \mem_reg[126][36]_mux__0_n_0 ;
  wire \mem_reg[126][36]_mux__1_n_0 ;
  wire \mem_reg[126][36]_mux_n_0 ;
  wire \mem_reg[126][36]_srl32__0_n_0 ;
  wire \mem_reg[126][36]_srl32__0_n_1 ;
  wire \mem_reg[126][36]_srl32__1_n_0 ;
  wire \mem_reg[126][36]_srl32__1_n_1 ;
  wire \mem_reg[126][36]_srl32__2_n_0 ;
  wire \mem_reg[126][36]_srl32_n_0 ;
  wire \mem_reg[126][36]_srl32_n_1 ;
  wire \mem_reg[126][3]_mux__0_n_0 ;
  wire \mem_reg[126][3]_mux__1_n_0 ;
  wire \mem_reg[126][3]_mux_n_0 ;
  wire \mem_reg[126][3]_srl32__0_n_0 ;
  wire \mem_reg[126][3]_srl32__0_n_1 ;
  wire \mem_reg[126][3]_srl32__1_n_0 ;
  wire \mem_reg[126][3]_srl32__1_n_1 ;
  wire \mem_reg[126][3]_srl32__2_n_0 ;
  wire \mem_reg[126][3]_srl32_n_0 ;
  wire \mem_reg[126][3]_srl32_n_1 ;
  wire \mem_reg[126][4]_mux__0_n_0 ;
  wire \mem_reg[126][4]_mux__1_n_0 ;
  wire \mem_reg[126][4]_mux_n_0 ;
  wire \mem_reg[126][4]_srl32__0_n_0 ;
  wire \mem_reg[126][4]_srl32__0_n_1 ;
  wire \mem_reg[126][4]_srl32__1_n_0 ;
  wire \mem_reg[126][4]_srl32__1_n_1 ;
  wire \mem_reg[126][4]_srl32__2_n_0 ;
  wire \mem_reg[126][4]_srl32_n_0 ;
  wire \mem_reg[126][4]_srl32_n_1 ;
  wire \mem_reg[126][5]_mux__0_n_0 ;
  wire \mem_reg[126][5]_mux__1_n_0 ;
  wire \mem_reg[126][5]_mux_n_0 ;
  wire \mem_reg[126][5]_srl32__0_n_0 ;
  wire \mem_reg[126][5]_srl32__0_n_1 ;
  wire \mem_reg[126][5]_srl32__1_n_0 ;
  wire \mem_reg[126][5]_srl32__1_n_1 ;
  wire \mem_reg[126][5]_srl32__2_n_0 ;
  wire \mem_reg[126][5]_srl32_n_0 ;
  wire \mem_reg[126][5]_srl32_n_1 ;
  wire \mem_reg[126][6]_mux__0_n_0 ;
  wire \mem_reg[126][6]_mux__1_n_0 ;
  wire \mem_reg[126][6]_mux_n_0 ;
  wire \mem_reg[126][6]_srl32__0_n_0 ;
  wire \mem_reg[126][6]_srl32__0_n_1 ;
  wire \mem_reg[126][6]_srl32__1_n_0 ;
  wire \mem_reg[126][6]_srl32__1_n_1 ;
  wire \mem_reg[126][6]_srl32__2_n_0 ;
  wire \mem_reg[126][6]_srl32_n_0 ;
  wire \mem_reg[126][6]_srl32_n_1 ;
  wire \mem_reg[126][7]_mux__0_n_0 ;
  wire \mem_reg[126][7]_mux__1_n_0 ;
  wire \mem_reg[126][7]_mux_n_0 ;
  wire \mem_reg[126][7]_srl32__0_n_0 ;
  wire \mem_reg[126][7]_srl32__0_n_1 ;
  wire \mem_reg[126][7]_srl32__1_n_0 ;
  wire \mem_reg[126][7]_srl32__1_n_1 ;
  wire \mem_reg[126][7]_srl32__2_n_0 ;
  wire \mem_reg[126][7]_srl32_n_0 ;
  wire \mem_reg[126][7]_srl32_n_1 ;
  wire \mem_reg[126][8]_mux__0_n_0 ;
  wire \mem_reg[126][8]_mux__1_n_0 ;
  wire \mem_reg[126][8]_mux_n_0 ;
  wire \mem_reg[126][8]_srl32__0_n_0 ;
  wire \mem_reg[126][8]_srl32__0_n_1 ;
  wire \mem_reg[126][8]_srl32__1_n_0 ;
  wire \mem_reg[126][8]_srl32__1_n_1 ;
  wire \mem_reg[126][8]_srl32__2_n_0 ;
  wire \mem_reg[126][8]_srl32_n_0 ;
  wire \mem_reg[126][8]_srl32_n_1 ;
  wire \mem_reg[126][9]_mux__0_n_0 ;
  wire \mem_reg[126][9]_mux__1_n_0 ;
  wire \mem_reg[126][9]_mux_n_0 ;
  wire \mem_reg[126][9]_srl32__0_n_0 ;
  wire \mem_reg[126][9]_srl32__0_n_1 ;
  wire \mem_reg[126][9]_srl32__1_n_0 ;
  wire \mem_reg[126][9]_srl32__1_n_1 ;
  wire \mem_reg[126][9]_srl32__2_n_0 ;
  wire \mem_reg[126][9]_srl32_n_0 ;
  wire \mem_reg[126][9]_srl32_n_1 ;
  wire pop;
  wire push;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;
  wire \NLW_mem_reg[126][0]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][10]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][11]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][12]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][13]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][14]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][15]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][16]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][17]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][18]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][19]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][1]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][20]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][21]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][22]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][23]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][24]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][25]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][26]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][27]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][28]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][29]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][2]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][30]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][31]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][32]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][33]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][34]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][35]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][36]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][3]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][4]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][5]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][6]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][7]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][8]_srl32__2_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[126][9]_srl32__2_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hB)) 
    \data_p1[31]_i_3 
       (.I0(flying_req_reg),
        .I1(req_fifo_valid),
        .O(dout_vld_reg));
  LUT4 #(
    .INIT(16'h08AA)) 
    \dout[31]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(m_axi_mem_WREADY),
        .I2(\last_cnt_reg[5] ),
        .I3(fifo_valid),
        .O(pop));
  LUT6 #(
    .INIT(64'hECFCFCFCFCFCFCFC)) 
    \dout[38]_i_2 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg[2]_1 ),
        .I2(flying_req_reg_0),
        .I3(fifo_valid),
        .I4(\dout_reg[36]_0 [36]),
        .I5(m_axi_mem_WREADY),
        .O(flying_req_reg));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][0]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][10]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][11]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][12]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][13]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][14]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][15]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][16]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][17]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][18]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][19]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][1]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][20]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][21]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][22]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][23]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][24]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][25]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][26]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][27]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][28]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][29]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][2]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][30]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][31]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][32]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][33]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][34]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][35]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][36]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][3]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][4]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][5]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][6]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][7]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][8]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[126][9]_mux__1_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    flying_req_i_1
       (.I0(\last_cnt[7]_i_2_n_0 ),
        .I1(dout_vld_reg),
        .I2(rs_req_ready),
        .I3(flying_req_reg_0),
        .O(s_ready_t_reg));
  LUT3 #(
    .INIT(8'h6A)) 
    \last_cnt[7]_i_1 
       (.I0(\last_cnt[7]_i_2_n_0 ),
        .I1(push),
        .I2(in[36]),
        .O(WLAST_Dummy_reg));
  LUT4 #(
    .INIT(16'h4000)) 
    \last_cnt[7]_i_2 
       (.I0(\last_cnt_reg[5] ),
        .I1(fifo_valid),
        .I2(\dout_reg[36]_0 [36]),
        .I3(m_axi_mem_WREADY),
        .O(\last_cnt[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA200)) 
    \len_cnt[7]_i_2 
       (.I0(WVALID_Dummy),
        .I1(\len_cnt_reg[7] ),
        .I2(\len_cnt_reg[7]_0 ),
        .I3(\len_cnt_reg[7]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    m_axi_mem_WVALID_INST_0_i_1
       (.I0(\dout_reg[0]_1 [3]),
        .I1(\dout_reg[0]_1 [2]),
        .I2(\dout_reg[0]_1 [0]),
        .I3(\dout_reg[0]_1 [1]),
        .I4(\dout_reg[0]_2 ),
        .I5(flying_req_reg_0),
        .O(\last_cnt_reg[5] ));
  MUXF7 \mem_reg[126][0]_mux 
       (.I0(\mem_reg[126][0]_srl32_n_0 ),
        .I1(\mem_reg[126][0]_srl32__0_n_0 ),
        .O(\mem_reg[126][0]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][0]_mux__0 
       (.I0(\mem_reg[126][0]_srl32__1_n_0 ),
        .I1(\mem_reg[126][0]_srl32__2_n_0 ),
        .O(\mem_reg[126][0]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][0]_mux__1 
       (.I0(\mem_reg[126][0]_mux_n_0 ),
        .I1(\mem_reg[126][0]_mux__0_n_0 ),
        .O(\mem_reg[126][0]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][0]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[126][0]_srl32_n_0 ),
        .Q31(\mem_reg[126][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][0]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][0]_srl32_n_1 ),
        .Q(\mem_reg[126][0]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][0]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][0]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][0]_srl32__0_n_1 ),
        .Q(\mem_reg[126][0]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][0]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][0]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][0]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][0]_srl32__1_n_1 ),
        .Q(\mem_reg[126][0]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][0]_srl32__2_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[126][0]_srl32_i_1 
       (.I0(\len_cnt_reg[7] ),
        .I1(\len_cnt_reg[7]_0 ),
        .O(push));
  MUXF7 \mem_reg[126][10]_mux 
       (.I0(\mem_reg[126][10]_srl32_n_0 ),
        .I1(\mem_reg[126][10]_srl32__0_n_0 ),
        .O(\mem_reg[126][10]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][10]_mux__0 
       (.I0(\mem_reg[126][10]_srl32__1_n_0 ),
        .I1(\mem_reg[126][10]_srl32__2_n_0 ),
        .O(\mem_reg[126][10]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][10]_mux__1 
       (.I0(\mem_reg[126][10]_mux_n_0 ),
        .I1(\mem_reg[126][10]_mux__0_n_0 ),
        .O(\mem_reg[126][10]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][10]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[126][10]_srl32_n_0 ),
        .Q31(\mem_reg[126][10]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][10]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][10]_srl32_n_1 ),
        .Q(\mem_reg[126][10]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][10]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][10]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][10]_srl32__0_n_1 ),
        .Q(\mem_reg[126][10]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][10]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][10]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][10]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][10]_srl32__1_n_1 ),
        .Q(\mem_reg[126][10]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][10]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][11]_mux 
       (.I0(\mem_reg[126][11]_srl32_n_0 ),
        .I1(\mem_reg[126][11]_srl32__0_n_0 ),
        .O(\mem_reg[126][11]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][11]_mux__0 
       (.I0(\mem_reg[126][11]_srl32__1_n_0 ),
        .I1(\mem_reg[126][11]_srl32__2_n_0 ),
        .O(\mem_reg[126][11]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][11]_mux__1 
       (.I0(\mem_reg[126][11]_mux_n_0 ),
        .I1(\mem_reg[126][11]_mux__0_n_0 ),
        .O(\mem_reg[126][11]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][11]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[126][11]_srl32_n_0 ),
        .Q31(\mem_reg[126][11]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][11]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][11]_srl32_n_1 ),
        .Q(\mem_reg[126][11]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][11]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][11]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][11]_srl32__0_n_1 ),
        .Q(\mem_reg[126][11]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][11]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][11]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][11]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][11]_srl32__1_n_1 ),
        .Q(\mem_reg[126][11]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][11]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][12]_mux 
       (.I0(\mem_reg[126][12]_srl32_n_0 ),
        .I1(\mem_reg[126][12]_srl32__0_n_0 ),
        .O(\mem_reg[126][12]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][12]_mux__0 
       (.I0(\mem_reg[126][12]_srl32__1_n_0 ),
        .I1(\mem_reg[126][12]_srl32__2_n_0 ),
        .O(\mem_reg[126][12]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][12]_mux__1 
       (.I0(\mem_reg[126][12]_mux_n_0 ),
        .I1(\mem_reg[126][12]_mux__0_n_0 ),
        .O(\mem_reg[126][12]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][12]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[126][12]_srl32_n_0 ),
        .Q31(\mem_reg[126][12]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][12]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][12]_srl32_n_1 ),
        .Q(\mem_reg[126][12]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][12]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][12]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][12]_srl32__0_n_1 ),
        .Q(\mem_reg[126][12]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][12]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][12]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][12]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][12]_srl32__1_n_1 ),
        .Q(\mem_reg[126][12]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][12]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][13]_mux 
       (.I0(\mem_reg[126][13]_srl32_n_0 ),
        .I1(\mem_reg[126][13]_srl32__0_n_0 ),
        .O(\mem_reg[126][13]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][13]_mux__0 
       (.I0(\mem_reg[126][13]_srl32__1_n_0 ),
        .I1(\mem_reg[126][13]_srl32__2_n_0 ),
        .O(\mem_reg[126][13]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][13]_mux__1 
       (.I0(\mem_reg[126][13]_mux_n_0 ),
        .I1(\mem_reg[126][13]_mux__0_n_0 ),
        .O(\mem_reg[126][13]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][13]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[126][13]_srl32_n_0 ),
        .Q31(\mem_reg[126][13]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][13]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][13]_srl32_n_1 ),
        .Q(\mem_reg[126][13]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][13]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][13]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][13]_srl32__0_n_1 ),
        .Q(\mem_reg[126][13]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][13]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][13]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][13]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][13]_srl32__1_n_1 ),
        .Q(\mem_reg[126][13]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][13]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][14]_mux 
       (.I0(\mem_reg[126][14]_srl32_n_0 ),
        .I1(\mem_reg[126][14]_srl32__0_n_0 ),
        .O(\mem_reg[126][14]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][14]_mux__0 
       (.I0(\mem_reg[126][14]_srl32__1_n_0 ),
        .I1(\mem_reg[126][14]_srl32__2_n_0 ),
        .O(\mem_reg[126][14]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][14]_mux__1 
       (.I0(\mem_reg[126][14]_mux_n_0 ),
        .I1(\mem_reg[126][14]_mux__0_n_0 ),
        .O(\mem_reg[126][14]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][14]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[126][14]_srl32_n_0 ),
        .Q31(\mem_reg[126][14]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][14]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][14]_srl32_n_1 ),
        .Q(\mem_reg[126][14]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][14]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][14]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][14]_srl32__0_n_1 ),
        .Q(\mem_reg[126][14]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][14]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][14]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][14]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][14]_srl32__1_n_1 ),
        .Q(\mem_reg[126][14]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][14]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][15]_mux 
       (.I0(\mem_reg[126][15]_srl32_n_0 ),
        .I1(\mem_reg[126][15]_srl32__0_n_0 ),
        .O(\mem_reg[126][15]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][15]_mux__0 
       (.I0(\mem_reg[126][15]_srl32__1_n_0 ),
        .I1(\mem_reg[126][15]_srl32__2_n_0 ),
        .O(\mem_reg[126][15]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][15]_mux__1 
       (.I0(\mem_reg[126][15]_mux_n_0 ),
        .I1(\mem_reg[126][15]_mux__0_n_0 ),
        .O(\mem_reg[126][15]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][15]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[126][15]_srl32_n_0 ),
        .Q31(\mem_reg[126][15]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][15]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][15]_srl32_n_1 ),
        .Q(\mem_reg[126][15]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][15]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][15]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][15]_srl32__0_n_1 ),
        .Q(\mem_reg[126][15]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][15]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][15]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][15]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][15]_srl32__1_n_1 ),
        .Q(\mem_reg[126][15]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][15]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][16]_mux 
       (.I0(\mem_reg[126][16]_srl32_n_0 ),
        .I1(\mem_reg[126][16]_srl32__0_n_0 ),
        .O(\mem_reg[126][16]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][16]_mux__0 
       (.I0(\mem_reg[126][16]_srl32__1_n_0 ),
        .I1(\mem_reg[126][16]_srl32__2_n_0 ),
        .O(\mem_reg[126][16]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][16]_mux__1 
       (.I0(\mem_reg[126][16]_mux_n_0 ),
        .I1(\mem_reg[126][16]_mux__0_n_0 ),
        .O(\mem_reg[126][16]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][16]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[126][16]_srl32_n_0 ),
        .Q31(\mem_reg[126][16]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][16]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][16]_srl32_n_1 ),
        .Q(\mem_reg[126][16]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][16]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][16]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][16]_srl32__0_n_1 ),
        .Q(\mem_reg[126][16]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][16]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][16]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][16]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][16]_srl32__1_n_1 ),
        .Q(\mem_reg[126][16]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][16]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][17]_mux 
       (.I0(\mem_reg[126][17]_srl32_n_0 ),
        .I1(\mem_reg[126][17]_srl32__0_n_0 ),
        .O(\mem_reg[126][17]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][17]_mux__0 
       (.I0(\mem_reg[126][17]_srl32__1_n_0 ),
        .I1(\mem_reg[126][17]_srl32__2_n_0 ),
        .O(\mem_reg[126][17]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][17]_mux__1 
       (.I0(\mem_reg[126][17]_mux_n_0 ),
        .I1(\mem_reg[126][17]_mux__0_n_0 ),
        .O(\mem_reg[126][17]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][17]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[126][17]_srl32_n_0 ),
        .Q31(\mem_reg[126][17]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][17]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][17]_srl32_n_1 ),
        .Q(\mem_reg[126][17]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][17]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][17]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][17]_srl32__0_n_1 ),
        .Q(\mem_reg[126][17]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][17]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][17]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][17]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][17]_srl32__1_n_1 ),
        .Q(\mem_reg[126][17]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][17]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][18]_mux 
       (.I0(\mem_reg[126][18]_srl32_n_0 ),
        .I1(\mem_reg[126][18]_srl32__0_n_0 ),
        .O(\mem_reg[126][18]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][18]_mux__0 
       (.I0(\mem_reg[126][18]_srl32__1_n_0 ),
        .I1(\mem_reg[126][18]_srl32__2_n_0 ),
        .O(\mem_reg[126][18]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][18]_mux__1 
       (.I0(\mem_reg[126][18]_mux_n_0 ),
        .I1(\mem_reg[126][18]_mux__0_n_0 ),
        .O(\mem_reg[126][18]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][18]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[126][18]_srl32_n_0 ),
        .Q31(\mem_reg[126][18]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][18]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][18]_srl32_n_1 ),
        .Q(\mem_reg[126][18]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][18]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][18]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][18]_srl32__0_n_1 ),
        .Q(\mem_reg[126][18]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][18]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][18]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][18]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][18]_srl32__1_n_1 ),
        .Q(\mem_reg[126][18]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][18]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][19]_mux 
       (.I0(\mem_reg[126][19]_srl32_n_0 ),
        .I1(\mem_reg[126][19]_srl32__0_n_0 ),
        .O(\mem_reg[126][19]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][19]_mux__0 
       (.I0(\mem_reg[126][19]_srl32__1_n_0 ),
        .I1(\mem_reg[126][19]_srl32__2_n_0 ),
        .O(\mem_reg[126][19]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][19]_mux__1 
       (.I0(\mem_reg[126][19]_mux_n_0 ),
        .I1(\mem_reg[126][19]_mux__0_n_0 ),
        .O(\mem_reg[126][19]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][19]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[126][19]_srl32_n_0 ),
        .Q31(\mem_reg[126][19]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][19]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][19]_srl32_n_1 ),
        .Q(\mem_reg[126][19]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][19]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][19]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][19]_srl32__0_n_1 ),
        .Q(\mem_reg[126][19]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][19]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][19]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][19]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][19]_srl32__1_n_1 ),
        .Q(\mem_reg[126][19]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][19]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][1]_mux 
       (.I0(\mem_reg[126][1]_srl32_n_0 ),
        .I1(\mem_reg[126][1]_srl32__0_n_0 ),
        .O(\mem_reg[126][1]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][1]_mux__0 
       (.I0(\mem_reg[126][1]_srl32__1_n_0 ),
        .I1(\mem_reg[126][1]_srl32__2_n_0 ),
        .O(\mem_reg[126][1]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][1]_mux__1 
       (.I0(\mem_reg[126][1]_mux_n_0 ),
        .I1(\mem_reg[126][1]_mux__0_n_0 ),
        .O(\mem_reg[126][1]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][1]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[126][1]_srl32_n_0 ),
        .Q31(\mem_reg[126][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][1]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][1]_srl32_n_1 ),
        .Q(\mem_reg[126][1]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][1]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][1]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][1]_srl32__0_n_1 ),
        .Q(\mem_reg[126][1]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][1]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][1]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][1]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][1]_srl32__1_n_1 ),
        .Q(\mem_reg[126][1]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][1]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][20]_mux 
       (.I0(\mem_reg[126][20]_srl32_n_0 ),
        .I1(\mem_reg[126][20]_srl32__0_n_0 ),
        .O(\mem_reg[126][20]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][20]_mux__0 
       (.I0(\mem_reg[126][20]_srl32__1_n_0 ),
        .I1(\mem_reg[126][20]_srl32__2_n_0 ),
        .O(\mem_reg[126][20]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][20]_mux__1 
       (.I0(\mem_reg[126][20]_mux_n_0 ),
        .I1(\mem_reg[126][20]_mux__0_n_0 ),
        .O(\mem_reg[126][20]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][20]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[126][20]_srl32_n_0 ),
        .Q31(\mem_reg[126][20]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][20]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][20]_srl32_n_1 ),
        .Q(\mem_reg[126][20]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][20]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][20]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][20]_srl32__0_n_1 ),
        .Q(\mem_reg[126][20]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][20]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][20]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][20]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][20]_srl32__1_n_1 ),
        .Q(\mem_reg[126][20]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][20]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][21]_mux 
       (.I0(\mem_reg[126][21]_srl32_n_0 ),
        .I1(\mem_reg[126][21]_srl32__0_n_0 ),
        .O(\mem_reg[126][21]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][21]_mux__0 
       (.I0(\mem_reg[126][21]_srl32__1_n_0 ),
        .I1(\mem_reg[126][21]_srl32__2_n_0 ),
        .O(\mem_reg[126][21]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][21]_mux__1 
       (.I0(\mem_reg[126][21]_mux_n_0 ),
        .I1(\mem_reg[126][21]_mux__0_n_0 ),
        .O(\mem_reg[126][21]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][21]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[126][21]_srl32_n_0 ),
        .Q31(\mem_reg[126][21]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][21]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][21]_srl32_n_1 ),
        .Q(\mem_reg[126][21]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][21]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][21]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][21]_srl32__0_n_1 ),
        .Q(\mem_reg[126][21]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][21]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][21]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][21]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][21]_srl32__1_n_1 ),
        .Q(\mem_reg[126][21]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][21]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][22]_mux 
       (.I0(\mem_reg[126][22]_srl32_n_0 ),
        .I1(\mem_reg[126][22]_srl32__0_n_0 ),
        .O(\mem_reg[126][22]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][22]_mux__0 
       (.I0(\mem_reg[126][22]_srl32__1_n_0 ),
        .I1(\mem_reg[126][22]_srl32__2_n_0 ),
        .O(\mem_reg[126][22]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][22]_mux__1 
       (.I0(\mem_reg[126][22]_mux_n_0 ),
        .I1(\mem_reg[126][22]_mux__0_n_0 ),
        .O(\mem_reg[126][22]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][22]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[126][22]_srl32_n_0 ),
        .Q31(\mem_reg[126][22]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][22]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][22]_srl32_n_1 ),
        .Q(\mem_reg[126][22]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][22]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][22]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][22]_srl32__0_n_1 ),
        .Q(\mem_reg[126][22]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][22]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][22]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][22]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][22]_srl32__1_n_1 ),
        .Q(\mem_reg[126][22]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][22]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][23]_mux 
       (.I0(\mem_reg[126][23]_srl32_n_0 ),
        .I1(\mem_reg[126][23]_srl32__0_n_0 ),
        .O(\mem_reg[126][23]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][23]_mux__0 
       (.I0(\mem_reg[126][23]_srl32__1_n_0 ),
        .I1(\mem_reg[126][23]_srl32__2_n_0 ),
        .O(\mem_reg[126][23]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][23]_mux__1 
       (.I0(\mem_reg[126][23]_mux_n_0 ),
        .I1(\mem_reg[126][23]_mux__0_n_0 ),
        .O(\mem_reg[126][23]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][23]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[126][23]_srl32_n_0 ),
        .Q31(\mem_reg[126][23]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][23]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][23]_srl32_n_1 ),
        .Q(\mem_reg[126][23]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][23]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][23]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][23]_srl32__0_n_1 ),
        .Q(\mem_reg[126][23]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][23]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][23]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][23]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][23]_srl32__1_n_1 ),
        .Q(\mem_reg[126][23]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][23]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][24]_mux 
       (.I0(\mem_reg[126][24]_srl32_n_0 ),
        .I1(\mem_reg[126][24]_srl32__0_n_0 ),
        .O(\mem_reg[126][24]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][24]_mux__0 
       (.I0(\mem_reg[126][24]_srl32__1_n_0 ),
        .I1(\mem_reg[126][24]_srl32__2_n_0 ),
        .O(\mem_reg[126][24]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][24]_mux__1 
       (.I0(\mem_reg[126][24]_mux_n_0 ),
        .I1(\mem_reg[126][24]_mux__0_n_0 ),
        .O(\mem_reg[126][24]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][24]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[126][24]_srl32_n_0 ),
        .Q31(\mem_reg[126][24]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][24]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][24]_srl32_n_1 ),
        .Q(\mem_reg[126][24]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][24]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][24]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][24]_srl32__0_n_1 ),
        .Q(\mem_reg[126][24]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][24]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][24]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][24]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][24]_srl32__1_n_1 ),
        .Q(\mem_reg[126][24]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][24]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][25]_mux 
       (.I0(\mem_reg[126][25]_srl32_n_0 ),
        .I1(\mem_reg[126][25]_srl32__0_n_0 ),
        .O(\mem_reg[126][25]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][25]_mux__0 
       (.I0(\mem_reg[126][25]_srl32__1_n_0 ),
        .I1(\mem_reg[126][25]_srl32__2_n_0 ),
        .O(\mem_reg[126][25]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][25]_mux__1 
       (.I0(\mem_reg[126][25]_mux_n_0 ),
        .I1(\mem_reg[126][25]_mux__0_n_0 ),
        .O(\mem_reg[126][25]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][25]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[126][25]_srl32_n_0 ),
        .Q31(\mem_reg[126][25]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][25]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][25]_srl32_n_1 ),
        .Q(\mem_reg[126][25]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][25]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][25]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][25]_srl32__0_n_1 ),
        .Q(\mem_reg[126][25]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][25]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][25]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][25]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][25]_srl32__1_n_1 ),
        .Q(\mem_reg[126][25]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][25]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][26]_mux 
       (.I0(\mem_reg[126][26]_srl32_n_0 ),
        .I1(\mem_reg[126][26]_srl32__0_n_0 ),
        .O(\mem_reg[126][26]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][26]_mux__0 
       (.I0(\mem_reg[126][26]_srl32__1_n_0 ),
        .I1(\mem_reg[126][26]_srl32__2_n_0 ),
        .O(\mem_reg[126][26]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][26]_mux__1 
       (.I0(\mem_reg[126][26]_mux_n_0 ),
        .I1(\mem_reg[126][26]_mux__0_n_0 ),
        .O(\mem_reg[126][26]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][26]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[126][26]_srl32_n_0 ),
        .Q31(\mem_reg[126][26]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][26]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][26]_srl32_n_1 ),
        .Q(\mem_reg[126][26]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][26]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][26]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][26]_srl32__0_n_1 ),
        .Q(\mem_reg[126][26]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][26]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][26]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][26]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][26]_srl32__1_n_1 ),
        .Q(\mem_reg[126][26]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][26]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][27]_mux 
       (.I0(\mem_reg[126][27]_srl32_n_0 ),
        .I1(\mem_reg[126][27]_srl32__0_n_0 ),
        .O(\mem_reg[126][27]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][27]_mux__0 
       (.I0(\mem_reg[126][27]_srl32__1_n_0 ),
        .I1(\mem_reg[126][27]_srl32__2_n_0 ),
        .O(\mem_reg[126][27]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][27]_mux__1 
       (.I0(\mem_reg[126][27]_mux_n_0 ),
        .I1(\mem_reg[126][27]_mux__0_n_0 ),
        .O(\mem_reg[126][27]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][27]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[126][27]_srl32_n_0 ),
        .Q31(\mem_reg[126][27]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][27]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][27]_srl32_n_1 ),
        .Q(\mem_reg[126][27]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][27]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][27]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][27]_srl32__0_n_1 ),
        .Q(\mem_reg[126][27]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][27]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][27]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][27]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][27]_srl32__1_n_1 ),
        .Q(\mem_reg[126][27]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][27]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][28]_mux 
       (.I0(\mem_reg[126][28]_srl32_n_0 ),
        .I1(\mem_reg[126][28]_srl32__0_n_0 ),
        .O(\mem_reg[126][28]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][28]_mux__0 
       (.I0(\mem_reg[126][28]_srl32__1_n_0 ),
        .I1(\mem_reg[126][28]_srl32__2_n_0 ),
        .O(\mem_reg[126][28]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][28]_mux__1 
       (.I0(\mem_reg[126][28]_mux_n_0 ),
        .I1(\mem_reg[126][28]_mux__0_n_0 ),
        .O(\mem_reg[126][28]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][28]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[126][28]_srl32_n_0 ),
        .Q31(\mem_reg[126][28]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][28]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][28]_srl32_n_1 ),
        .Q(\mem_reg[126][28]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][28]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][28]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][28]_srl32__0_n_1 ),
        .Q(\mem_reg[126][28]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][28]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][28]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][28]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][28]_srl32__1_n_1 ),
        .Q(\mem_reg[126][28]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][28]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][29]_mux 
       (.I0(\mem_reg[126][29]_srl32_n_0 ),
        .I1(\mem_reg[126][29]_srl32__0_n_0 ),
        .O(\mem_reg[126][29]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][29]_mux__0 
       (.I0(\mem_reg[126][29]_srl32__1_n_0 ),
        .I1(\mem_reg[126][29]_srl32__2_n_0 ),
        .O(\mem_reg[126][29]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][29]_mux__1 
       (.I0(\mem_reg[126][29]_mux_n_0 ),
        .I1(\mem_reg[126][29]_mux__0_n_0 ),
        .O(\mem_reg[126][29]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][29]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[126][29]_srl32_n_0 ),
        .Q31(\mem_reg[126][29]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][29]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][29]_srl32_n_1 ),
        .Q(\mem_reg[126][29]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][29]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][29]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][29]_srl32__0_n_1 ),
        .Q(\mem_reg[126][29]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][29]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][29]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][29]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][29]_srl32__1_n_1 ),
        .Q(\mem_reg[126][29]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][29]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][2]_mux 
       (.I0(\mem_reg[126][2]_srl32_n_0 ),
        .I1(\mem_reg[126][2]_srl32__0_n_0 ),
        .O(\mem_reg[126][2]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][2]_mux__0 
       (.I0(\mem_reg[126][2]_srl32__1_n_0 ),
        .I1(\mem_reg[126][2]_srl32__2_n_0 ),
        .O(\mem_reg[126][2]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][2]_mux__1 
       (.I0(\mem_reg[126][2]_mux_n_0 ),
        .I1(\mem_reg[126][2]_mux__0_n_0 ),
        .O(\mem_reg[126][2]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][2]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[126][2]_srl32_n_0 ),
        .Q31(\mem_reg[126][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][2]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][2]_srl32_n_1 ),
        .Q(\mem_reg[126][2]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][2]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][2]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][2]_srl32__0_n_1 ),
        .Q(\mem_reg[126][2]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][2]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][2]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][2]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][2]_srl32__1_n_1 ),
        .Q(\mem_reg[126][2]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][2]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][30]_mux 
       (.I0(\mem_reg[126][30]_srl32_n_0 ),
        .I1(\mem_reg[126][30]_srl32__0_n_0 ),
        .O(\mem_reg[126][30]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][30]_mux__0 
       (.I0(\mem_reg[126][30]_srl32__1_n_0 ),
        .I1(\mem_reg[126][30]_srl32__2_n_0 ),
        .O(\mem_reg[126][30]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][30]_mux__1 
       (.I0(\mem_reg[126][30]_mux_n_0 ),
        .I1(\mem_reg[126][30]_mux__0_n_0 ),
        .O(\mem_reg[126][30]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][30]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[126][30]_srl32_n_0 ),
        .Q31(\mem_reg[126][30]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][30]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][30]_srl32_n_1 ),
        .Q(\mem_reg[126][30]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][30]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][30]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][30]_srl32__0_n_1 ),
        .Q(\mem_reg[126][30]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][30]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][30]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][30]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][30]_srl32__1_n_1 ),
        .Q(\mem_reg[126][30]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][30]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][31]_mux 
       (.I0(\mem_reg[126][31]_srl32_n_0 ),
        .I1(\mem_reg[126][31]_srl32__0_n_0 ),
        .O(\mem_reg[126][31]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][31]_mux__0 
       (.I0(\mem_reg[126][31]_srl32__1_n_0 ),
        .I1(\mem_reg[126][31]_srl32__2_n_0 ),
        .O(\mem_reg[126][31]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][31]_mux__1 
       (.I0(\mem_reg[126][31]_mux_n_0 ),
        .I1(\mem_reg[126][31]_mux__0_n_0 ),
        .O(\mem_reg[126][31]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][31]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[126][31]_srl32_n_0 ),
        .Q31(\mem_reg[126][31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][31]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][31]_srl32_n_1 ),
        .Q(\mem_reg[126][31]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][31]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][31]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][31]_srl32__0_n_1 ),
        .Q(\mem_reg[126][31]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][31]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][31]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][31]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][31]_srl32__1_n_1 ),
        .Q(\mem_reg[126][31]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][31]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][32]_mux 
       (.I0(\mem_reg[126][32]_srl32_n_0 ),
        .I1(\mem_reg[126][32]_srl32__0_n_0 ),
        .O(\mem_reg[126][32]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][32]_mux__0 
       (.I0(\mem_reg[126][32]_srl32__1_n_0 ),
        .I1(\mem_reg[126][32]_srl32__2_n_0 ),
        .O(\mem_reg[126][32]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][32]_mux__1 
       (.I0(\mem_reg[126][32]_mux_n_0 ),
        .I1(\mem_reg[126][32]_mux__0_n_0 ),
        .O(\mem_reg[126][32]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][32]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[126][32]_srl32_n_0 ),
        .Q31(\mem_reg[126][32]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][32]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][32]_srl32_n_1 ),
        .Q(\mem_reg[126][32]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][32]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][32]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][32]_srl32__0_n_1 ),
        .Q(\mem_reg[126][32]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][32]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][32]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][32]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][32]_srl32__1_n_1 ),
        .Q(\mem_reg[126][32]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][32]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][33]_mux 
       (.I0(\mem_reg[126][33]_srl32_n_0 ),
        .I1(\mem_reg[126][33]_srl32__0_n_0 ),
        .O(\mem_reg[126][33]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][33]_mux__0 
       (.I0(\mem_reg[126][33]_srl32__1_n_0 ),
        .I1(\mem_reg[126][33]_srl32__2_n_0 ),
        .O(\mem_reg[126][33]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][33]_mux__1 
       (.I0(\mem_reg[126][33]_mux_n_0 ),
        .I1(\mem_reg[126][33]_mux__0_n_0 ),
        .O(\mem_reg[126][33]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][33]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[126][33]_srl32_n_0 ),
        .Q31(\mem_reg[126][33]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][33]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][33]_srl32_n_1 ),
        .Q(\mem_reg[126][33]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][33]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][33]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][33]_srl32__0_n_1 ),
        .Q(\mem_reg[126][33]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][33]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][33]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][33]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][33]_srl32__1_n_1 ),
        .Q(\mem_reg[126][33]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][33]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][34]_mux 
       (.I0(\mem_reg[126][34]_srl32_n_0 ),
        .I1(\mem_reg[126][34]_srl32__0_n_0 ),
        .O(\mem_reg[126][34]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][34]_mux__0 
       (.I0(\mem_reg[126][34]_srl32__1_n_0 ),
        .I1(\mem_reg[126][34]_srl32__2_n_0 ),
        .O(\mem_reg[126][34]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][34]_mux__1 
       (.I0(\mem_reg[126][34]_mux_n_0 ),
        .I1(\mem_reg[126][34]_mux__0_n_0 ),
        .O(\mem_reg[126][34]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][34]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[126][34]_srl32_n_0 ),
        .Q31(\mem_reg[126][34]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][34]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][34]_srl32_n_1 ),
        .Q(\mem_reg[126][34]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][34]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][34]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][34]_srl32__0_n_1 ),
        .Q(\mem_reg[126][34]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][34]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][34]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][34]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][34]_srl32__1_n_1 ),
        .Q(\mem_reg[126][34]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][34]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][35]_mux 
       (.I0(\mem_reg[126][35]_srl32_n_0 ),
        .I1(\mem_reg[126][35]_srl32__0_n_0 ),
        .O(\mem_reg[126][35]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][35]_mux__0 
       (.I0(\mem_reg[126][35]_srl32__1_n_0 ),
        .I1(\mem_reg[126][35]_srl32__2_n_0 ),
        .O(\mem_reg[126][35]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][35]_mux__1 
       (.I0(\mem_reg[126][35]_mux_n_0 ),
        .I1(\mem_reg[126][35]_mux__0_n_0 ),
        .O(\mem_reg[126][35]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][35]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[126][35]_srl32_n_0 ),
        .Q31(\mem_reg[126][35]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][35]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][35]_srl32_n_1 ),
        .Q(\mem_reg[126][35]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][35]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][35]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][35]_srl32__0_n_1 ),
        .Q(\mem_reg[126][35]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][35]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][35]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][35]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][35]_srl32__1_n_1 ),
        .Q(\mem_reg[126][35]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][35]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][36]_mux 
       (.I0(\mem_reg[126][36]_srl32_n_0 ),
        .I1(\mem_reg[126][36]_srl32__0_n_0 ),
        .O(\mem_reg[126][36]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][36]_mux__0 
       (.I0(\mem_reg[126][36]_srl32__1_n_0 ),
        .I1(\mem_reg[126][36]_srl32__2_n_0 ),
        .O(\mem_reg[126][36]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][36]_mux__1 
       (.I0(\mem_reg[126][36]_mux_n_0 ),
        .I1(\mem_reg[126][36]_mux__0_n_0 ),
        .O(\mem_reg[126][36]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][36]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[126][36]_srl32_n_0 ),
        .Q31(\mem_reg[126][36]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][36]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][36]_srl32_n_1 ),
        .Q(\mem_reg[126][36]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][36]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][36]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][36]_srl32__0_n_1 ),
        .Q(\mem_reg[126][36]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][36]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][36]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][36]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][36]_srl32__1_n_1 ),
        .Q(\mem_reg[126][36]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][36]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][3]_mux 
       (.I0(\mem_reg[126][3]_srl32_n_0 ),
        .I1(\mem_reg[126][3]_srl32__0_n_0 ),
        .O(\mem_reg[126][3]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][3]_mux__0 
       (.I0(\mem_reg[126][3]_srl32__1_n_0 ),
        .I1(\mem_reg[126][3]_srl32__2_n_0 ),
        .O(\mem_reg[126][3]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][3]_mux__1 
       (.I0(\mem_reg[126][3]_mux_n_0 ),
        .I1(\mem_reg[126][3]_mux__0_n_0 ),
        .O(\mem_reg[126][3]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][3]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[126][3]_srl32_n_0 ),
        .Q31(\mem_reg[126][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][3]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][3]_srl32_n_1 ),
        .Q(\mem_reg[126][3]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][3]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][3]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][3]_srl32__0_n_1 ),
        .Q(\mem_reg[126][3]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][3]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][3]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][3]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][3]_srl32__1_n_1 ),
        .Q(\mem_reg[126][3]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][3]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][4]_mux 
       (.I0(\mem_reg[126][4]_srl32_n_0 ),
        .I1(\mem_reg[126][4]_srl32__0_n_0 ),
        .O(\mem_reg[126][4]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][4]_mux__0 
       (.I0(\mem_reg[126][4]_srl32__1_n_0 ),
        .I1(\mem_reg[126][4]_srl32__2_n_0 ),
        .O(\mem_reg[126][4]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][4]_mux__1 
       (.I0(\mem_reg[126][4]_mux_n_0 ),
        .I1(\mem_reg[126][4]_mux__0_n_0 ),
        .O(\mem_reg[126][4]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][4]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[126][4]_srl32_n_0 ),
        .Q31(\mem_reg[126][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][4]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][4]_srl32_n_1 ),
        .Q(\mem_reg[126][4]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][4]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][4]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][4]_srl32__0_n_1 ),
        .Q(\mem_reg[126][4]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][4]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][4]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][4]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][4]_srl32__1_n_1 ),
        .Q(\mem_reg[126][4]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][4]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][5]_mux 
       (.I0(\mem_reg[126][5]_srl32_n_0 ),
        .I1(\mem_reg[126][5]_srl32__0_n_0 ),
        .O(\mem_reg[126][5]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][5]_mux__0 
       (.I0(\mem_reg[126][5]_srl32__1_n_0 ),
        .I1(\mem_reg[126][5]_srl32__2_n_0 ),
        .O(\mem_reg[126][5]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][5]_mux__1 
       (.I0(\mem_reg[126][5]_mux_n_0 ),
        .I1(\mem_reg[126][5]_mux__0_n_0 ),
        .O(\mem_reg[126][5]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][5]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[126][5]_srl32_n_0 ),
        .Q31(\mem_reg[126][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][5]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][5]_srl32_n_1 ),
        .Q(\mem_reg[126][5]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][5]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][5]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][5]_srl32__0_n_1 ),
        .Q(\mem_reg[126][5]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][5]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][5]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][5]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][5]_srl32__1_n_1 ),
        .Q(\mem_reg[126][5]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][5]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][6]_mux 
       (.I0(\mem_reg[126][6]_srl32_n_0 ),
        .I1(\mem_reg[126][6]_srl32__0_n_0 ),
        .O(\mem_reg[126][6]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][6]_mux__0 
       (.I0(\mem_reg[126][6]_srl32__1_n_0 ),
        .I1(\mem_reg[126][6]_srl32__2_n_0 ),
        .O(\mem_reg[126][6]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][6]_mux__1 
       (.I0(\mem_reg[126][6]_mux_n_0 ),
        .I1(\mem_reg[126][6]_mux__0_n_0 ),
        .O(\mem_reg[126][6]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][6]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[126][6]_srl32_n_0 ),
        .Q31(\mem_reg[126][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][6]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][6]_srl32_n_1 ),
        .Q(\mem_reg[126][6]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][6]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][6]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][6]_srl32__0_n_1 ),
        .Q(\mem_reg[126][6]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][6]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][6]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][6]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][6]_srl32__1_n_1 ),
        .Q(\mem_reg[126][6]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][6]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][7]_mux 
       (.I0(\mem_reg[126][7]_srl32_n_0 ),
        .I1(\mem_reg[126][7]_srl32__0_n_0 ),
        .O(\mem_reg[126][7]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][7]_mux__0 
       (.I0(\mem_reg[126][7]_srl32__1_n_0 ),
        .I1(\mem_reg[126][7]_srl32__2_n_0 ),
        .O(\mem_reg[126][7]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][7]_mux__1 
       (.I0(\mem_reg[126][7]_mux_n_0 ),
        .I1(\mem_reg[126][7]_mux__0_n_0 ),
        .O(\mem_reg[126][7]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][7]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[126][7]_srl32_n_0 ),
        .Q31(\mem_reg[126][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][7]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][7]_srl32_n_1 ),
        .Q(\mem_reg[126][7]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][7]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][7]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][7]_srl32__0_n_1 ),
        .Q(\mem_reg[126][7]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][7]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][7]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][7]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][7]_srl32__1_n_1 ),
        .Q(\mem_reg[126][7]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][7]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][8]_mux 
       (.I0(\mem_reg[126][8]_srl32_n_0 ),
        .I1(\mem_reg[126][8]_srl32__0_n_0 ),
        .O(\mem_reg[126][8]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][8]_mux__0 
       (.I0(\mem_reg[126][8]_srl32__1_n_0 ),
        .I1(\mem_reg[126][8]_srl32__2_n_0 ),
        .O(\mem_reg[126][8]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][8]_mux__1 
       (.I0(\mem_reg[126][8]_mux_n_0 ),
        .I1(\mem_reg[126][8]_mux__0_n_0 ),
        .O(\mem_reg[126][8]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][8]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[126][8]_srl32_n_0 ),
        .Q31(\mem_reg[126][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][8]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][8]_srl32_n_1 ),
        .Q(\mem_reg[126][8]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][8]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][8]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][8]_srl32__0_n_1 ),
        .Q(\mem_reg[126][8]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][8]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][8]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][8]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][8]_srl32__1_n_1 ),
        .Q(\mem_reg[126][8]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][8]_srl32__2_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[126][9]_mux 
       (.I0(\mem_reg[126][9]_srl32_n_0 ),
        .I1(\mem_reg[126][9]_srl32__0_n_0 ),
        .O(\mem_reg[126][9]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \mem_reg[126][9]_mux__0 
       (.I0(\mem_reg[126][9]_srl32__1_n_0 ),
        .I1(\mem_reg[126][9]_srl32__2_n_0 ),
        .O(\mem_reg[126][9]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF8 \mem_reg[126][9]_mux__1 
       (.I0(\mem_reg[126][9]_mux_n_0 ),
        .I1(\mem_reg[126][9]_mux__0_n_0 ),
        .O(\mem_reg[126][9]_mux__1_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][9]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[126][9]_srl32_n_0 ),
        .Q31(\mem_reg[126][9]_srl32_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][9]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][9]_srl32_n_1 ),
        .Q(\mem_reg[126][9]_srl32__0_n_0 ),
        .Q31(\mem_reg[126][9]_srl32__0_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][9]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][9]_srl32__0_n_1 ),
        .Q(\mem_reg[126][9]_srl32__1_n_0 ),
        .Q31(\mem_reg[126][9]_srl32__1_n_1 ));
  (* srl_bus_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126] " *) 
  (* srl_name = "inst/\mem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[126][9]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[126][9]_srl32__2 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[126][9]_srl32__1_n_1 ),
        .Q(\mem_reg[126][9]_srl32__2_n_0 ),
        .Q31(\NLW_mem_reg[126][9]_srl32__2_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out__15_carry_i_8
       (.I0(\dout_reg[0]_1 [1]),
        .I1(\last_cnt[7]_i_2_n_0 ),
        .I2(in[36]),
        .I3(push),
        .O(S));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_store" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_store
   (wrsp_type,
    WVALID_Dummy,
    ursp_ready,
    AWVALID_Dummy,
    in,
    ap_block_pp0_stage0_subdone,
    loop_index_fu_78,
    dout_vld_reg,
    empty_n_reg,
    \icmp_ln117_reg_1165_reg[0] ,
    \len_remaining_1_reg_510_reg[9] ,
    \ap_CS_fsm_reg[12] ,
    D,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg_0,
    mem_reg,
    data_buf,
    mem_reg_0,
    din,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter1,
    CO,
    pop,
    \mOutPtr_reg[0] ,
    WREADY_Dummy,
    burst_valid,
    Q,
    AWREADY_Dummy,
    last_resp,
    \mOutPtr_reg[0]_0 ,
    mem_BREADY,
    mem_reg_1,
    mem_reg_2,
    grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg,
    \dout_reg[29] );
  output wrsp_type;
  output WVALID_Dummy;
  output ursp_ready;
  output AWVALID_Dummy;
  output [35:0]in;
  output ap_block_pp0_stage0_subdone;
  output loop_index_fu_78;
  output dout_vld_reg;
  output empty_n_reg;
  output \icmp_ln117_reg_1165_reg[0] ;
  output \len_remaining_1_reg_510_reg[9] ;
  output \ap_CS_fsm_reg[12] ;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input mem_reg;
  input data_buf;
  input mem_reg_0;
  input [35:0]din;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input pop;
  input \mOutPtr_reg[0] ;
  input WREADY_Dummy;
  input burst_valid;
  input [1:0]Q;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input mem_BREADY;
  input mem_reg_1;
  input [31:0]mem_reg_2;
  input grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  input [29:0]\dout_reg[29] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]Q;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire burst_valid;
  wire data_buf;
  wire [35:0]din;
  wire [29:0]\dout_reg[29] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_3;
  wire grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg;
  wire \icmp_ln117_reg_1165_reg[0] ;
  wire [35:0]in;
  wire last_resp;
  wire \len_remaining_1_reg_510_reg[9] ;
  wire loop_index_fu_78;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire mem_AWREADY;
  wire mem_BREADY;
  wire mem_BVALID;
  wire mem_WREADY;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [31:0]mem_reg_2;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire [30:2]tmp_len0;
  wire tmp_len0_carry_n_6;
  wire tmp_len0_carry_n_7;
  wire ursp_ready;
  wire user_resp_n_10;
  wire user_resp_n_11;
  wire user_resp_n_8;
  wire user_resp_n_9;
  wire [0:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [7:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized0 buff_wdata
       (.WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .data_buf(data_buf),
        .din(din),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .in(in),
        .\len_remaining_1_reg_510_reg[16] (buff_wdata_n_39),
        .\len_remaining_1_reg_510_reg[31] (buff_wdata_n_40),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .mem_WREADY(mem_WREADY),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(user_resp_n_9),
        .mem_reg_2({mem_reg_2[31],mem_reg_2[26:23],mem_reg_2[18:15],mem_reg_2[10:8],mem_reg_2[3:0]}),
        .mem_reg_3(user_resp_n_8),
        .mem_reg_4(user_resp_n_11),
        .mem_reg_5(user_resp_n_10),
        .pop(pop),
        .push(push_0));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(push),
        .Q(Q[0]),
        .S(fifo_wreq_n_5),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[32] ({wreq_len,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36}),
        .\dout_reg[32]_0 (fifo_wreq_n_37),
        .full_n_reg_0(fifo_wreq_n_38),
        .mem_AWREADY(mem_AWREADY),
        .mem_BVALID(mem_BVALID),
        .mem_WREADY(mem_WREADY),
        .mem_reg(\icmp_ln117_reg_1165_reg[0] ),
        .mem_reg_0(buff_wdata_n_39),
        .mem_reg_1(buff_wdata_n_40),
        .push(push_0),
        .push_0(push_1),
        .tmp_valid_reg(AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(push),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (wreq_len),
        .dout_vld_reg_0(fifo_wrsp_n_3),
        .dout_vld_reg_1(\mOutPtr_reg[0]_0 ),
        .dout_vld_reg_2(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_28),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_27),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_26),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_25),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_24),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_23),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_22),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_21),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_20),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_19),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_18),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_17),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_16),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_15),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_14),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_13),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_12),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_11),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_10),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_9),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_36),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_8),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_7),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_35),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_34),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_33),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_32),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_31),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_30),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_29),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  CARRY8 tmp_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[7:2],tmp_len0_carry_n_6,tmp_len0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[7:3],tmp_len0[30],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,fifo_wreq_n_5,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[2]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[30]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_37),
        .Q(AWVALID_Dummy),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized2 user_resp
       (.CO(CO),
        .Q(Q),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(dout_vld_reg),
        .full_n_reg_0(ursp_ready),
        .full_n_reg_1(fifo_wrsp_n_3),
        .grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg(grp_SimpleRxMCDMA_Pipeline_2_fu_570_ap_start_reg),
        .\icmp_ln117_reg_1165_reg[0] (\icmp_ln117_reg_1165_reg[0] ),
        .last_resp(last_resp),
        .\len_remaining_1_reg_510_reg[12] (user_resp_n_10),
        .\len_remaining_1_reg_510_reg[20] (user_resp_n_9),
        .\len_remaining_1_reg_510_reg[28] (user_resp_n_8),
        .\len_remaining_1_reg_510_reg[5] (user_resp_n_11),
        .\len_remaining_1_reg_510_reg[9] (\len_remaining_1_reg_510_reg[9] ),
        .loop_index_fu_78(loop_index_fu_78),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[1]_0 (fifo_wreq_n_38),
        .\mOutPtr_reg[4] (buff_wdata_n_40),
        .\mOutPtr_reg[4]_0 (buff_wdata_n_39),
        .mem_AWREADY(mem_AWREADY),
        .mem_BREADY(mem_BREADY),
        .mem_BVALID(mem_BVALID),
        .mem_WREADY(mem_WREADY),
        .mem_reg(mem_reg_1),
        .\mem_reg[3][0]_srl4_i_3_0 (mem_reg_2),
        .pop(pop),
        .push(push_1),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_throttle" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_throttle
   (AWREADY_Dummy_0,
    full_n_reg,
    SR,
    push,
    \could_multi_bursts.sect_handling_reg ,
    E,
    wreq_handling_reg,
    m_axi_mem_WVALID,
    Q,
    \dout_reg[36] ,
    \raddr_reg[4] ,
    \last_cnt_reg[5]_0 ,
    DI,
    int_flush_reg,
    m_axi_mem_AWVALID,
    empty_n_reg,
    dout_vld_reg,
    WVALID_Dummy_reg,
    \could_multi_bursts.sect_handling_reg_0 ,
    WLAST_Dummy_reg,
    \could_multi_bursts.sect_handling_reg_1 ,
    S,
    \raddr_reg[5] ,
    wreq_handling_reg_0,
    dout_vld_reg_0,
    \start_addr_reg[11] ,
    \start_addr_reg[10] ,
    \start_addr_reg[9] ,
    \start_addr_reg[8] ,
    \start_addr_reg[7] ,
    \start_addr_reg[6] ,
    \start_addr_reg[5] ,
    \start_addr_reg[4] ,
    \start_addr_reg[3] ,
    \start_addr_reg[2] ,
    \data_p1_reg[38] ,
    ap_rst_n_inv,
    ap_clk,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    CO,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    \sect_len_buf_reg[0] ,
    fifo_burst_ready,
    fifo_resp_ready,
    WBurstEmpty_n,
    m_axi_mem_WVALID_0,
    \last_cnt_reg[0]_0 ,
    m_axi_mem_AWREADY,
    flush,
    m_axi_mem_WREADY,
    empty_n_reg_0,
    mem_reg,
    WLAST_Dummy_reg_0,
    \sect_len_buf_reg[9]_1 ,
    \sect_len_buf_reg[9]_2 ,
    \sect_len_buf_reg[1] ,
    in,
    \mem_reg[126][35]_srl32__0 ,
    D,
    \last_cnt_reg[7]_0 );
  output AWREADY_Dummy_0;
  output full_n_reg;
  output [0:0]SR;
  output push;
  output [0:0]\could_multi_bursts.sect_handling_reg ;
  output [0:0]E;
  output [0:0]wreq_handling_reg;
  output m_axi_mem_WVALID;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output [4:0]\raddr_reg[4] ;
  output [5:0]\last_cnt_reg[5]_0 ;
  output [0:0]DI;
  output int_flush_reg;
  output m_axi_mem_AWVALID;
  output [0:0]empty_n_reg;
  output dout_vld_reg;
  output WVALID_Dummy_reg;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output WLAST_Dummy_reg;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output [6:0]S;
  output [5:0]\raddr_reg[5] ;
  output wreq_handling_reg_0;
  output dout_vld_reg_0;
  output \start_addr_reg[11] ;
  output \start_addr_reg[10] ;
  output \start_addr_reg[9] ;
  output \start_addr_reg[8] ;
  output \start_addr_reg[7] ;
  output \start_addr_reg[6] ;
  output \start_addr_reg[5] ;
  output \start_addr_reg[4] ;
  output \start_addr_reg[3] ;
  output \start_addr_reg[2] ;
  output [36:0]\data_p1_reg[38] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \sect_len_buf_reg[9] ;
  input \could_multi_bursts.awaddr_buf_reg[2] ;
  input \sect_len_buf_reg[9]_0 ;
  input \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  input [0:0]CO;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input [0:0]\sect_len_buf_reg[0] ;
  input fifo_burst_ready;
  input fifo_resp_ready;
  input WBurstEmpty_n;
  input m_axi_mem_WVALID_0;
  input \last_cnt_reg[0]_0 ;
  input m_axi_mem_AWREADY;
  input flush;
  input m_axi_mem_WREADY;
  input empty_n_reg_0;
  input mem_reg;
  input WLAST_Dummy_reg_0;
  input [9:0]\sect_len_buf_reg[9]_1 ;
  input [9:0]\sect_len_buf_reg[9]_2 ;
  input [1:0]\sect_len_buf_reg[1] ;
  input [36:0]in;
  input [35:0]\mem_reg[126][35]_srl32__0 ;
  input [5:0]D;
  input [6:0]\last_cnt_reg[7]_0 ;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [6:0]S;
  wire [0:0]SR;
  wire WBurstEmpty_n;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_5;
  wire data_fifo_n_50;
  wire [36:0]\data_p1_reg[38] ;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flush;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire [36:0]in;
  wire int_flush_reg;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [7:6]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire [5:0]\last_cnt_reg[5]_0 ;
  wire [6:0]\last_cnt_reg[7]_0 ;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_AWVALID;
  wire m_axi_mem_WREADY;
  wire m_axi_mem_WVALID;
  wire m_axi_mem_WVALID_0;
  wire mem_reg;
  wire [35:0]\mem_reg[126][35]_srl32__0 ;
  wire push;
  wire [4:0]\raddr_reg[4] ;
  wire [5:0]\raddr_reg[5] ;
  wire req_fifo_n_10;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_6;
  wire req_fifo_n_7;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire [0:0]\sect_len_buf_reg[0] ;
  wire [1:0]\sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire [9:0]\sect_len_buf_reg[9]_2 ;
  wire \start_addr_reg[10] ;
  wire \start_addr_reg[11] ;
  wire \start_addr_reg[2] ;
  wire \start_addr_reg[3] ;
  wire \start_addr_reg[4] ;
  wire \start_addr_reg[5] ;
  wire \start_addr_reg[6] ;
  wire \start_addr_reg[7] ;
  wire \start_addr_reg[8] ;
  wire \start_addr_reg[9] ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;

  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized6 data_fifo
       (.D(D),
        .E(E),
        .Q(\raddr_reg[4] ),
        .S(S[0]),
        .WBurstEmpty_n(WBurstEmpty_n),
        .WLAST_Dummy_reg(data_fifo_n_3),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] ({\last_cnt_reg[5]_0 [5:4],\last_cnt_reg[5]_0 [1:0]}),
        .\dout_reg[0]_0 (req_fifo_n_7),
        .\dout_reg[2] (req_fifo_n_10),
        .\dout_reg[2]_0 (req_fifo_n_6),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg_0(data_fifo_n_4),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .flying_req_reg(data_fifo_n_5),
        .flying_req_reg_0(flying_req_reg_n_0),
        .full_n_reg_0(full_n_reg),
        .in({\last_cnt_reg[0]_0 ,\mem_reg[126][35]_srl32__0 }),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .\len_cnt_reg[7]_0 (\len_cnt_reg[7]_0 ),
        .m_axi_mem_WREADY(m_axi_mem_WREADY),
        .m_axi_mem_WVALID(m_axi_mem_WVALID),
        .m_axi_mem_WVALID_0(m_axi_mem_WVALID_0),
        .mem_reg(mem_reg),
        .\raddr_reg[5]_0 (\raddr_reg[5] ),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(data_fifo_n_50));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_50),
        .Q(flying_req_reg_n_0),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(\last_cnt_reg[5]_0 [0]),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(\last_cnt_reg[5]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt_reg[7]_0 [0]),
        .Q(\last_cnt_reg[5]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt_reg[7]_0 [1]),
        .Q(\last_cnt_reg[5]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt_reg[7]_0 [2]),
        .Q(\last_cnt_reg[5]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt_reg[7]_0 [3]),
        .Q(\last_cnt_reg[5]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[5] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt_reg[7]_0 [4]),
        .Q(\last_cnt_reg[5]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[6] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt_reg[7]_0 [5]),
        .Q(last_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[7] 
       (.C(ap_clk),
        .CE(data_fifo_n_3),
        .D(\last_cnt_reg[7]_0 [6]),
        .Q(last_cnt_reg[7]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__15_carry_i_1
       (.I0(\last_cnt_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_2
       (.I0(last_cnt_reg[6]),
        .I1(last_cnt_reg[7]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_3
       (.I0(\last_cnt_reg[5]_0 [5]),
        .I1(last_cnt_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_4
       (.I0(\last_cnt_reg[5]_0 [4]),
        .I1(\last_cnt_reg[5]_0 [5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_5
       (.I0(\last_cnt_reg[5]_0 [3]),
        .I1(\last_cnt_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_6
       (.I0(\last_cnt_reg[5]_0 [2]),
        .I1(\last_cnt_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_7
       (.I0(\last_cnt_reg[5]_0 [1]),
        .I1(\last_cnt_reg[5]_0 [2]),
        .O(S[1]));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized5 req_fifo
       (.CO(CO),
        .Q({last_cnt_reg,\last_cnt_reg[5]_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.AWVALID_Dummy_reg (push),
        .\could_multi_bursts.awaddr_buf_reg[2] (\could_multi_bursts.awaddr_buf_reg[2] ),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_1 ),
        .\dout[38]_i_2 (flying_req_reg_n_0),
        .\dout_reg[2] (data_fifo_n_5),
        .\dout_reg[38] ({req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58}),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\last_cnt_reg[1] (req_fifo_n_6),
        .\last_cnt_reg[1]_0 (req_fifo_n_10),
        .\last_cnt_reg[7] (req_fifo_n_7),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .\sect_len_buf_reg[0] (\sect_len_buf_reg[0] ),
        .\sect_len_buf_reg[1] (\sect_len_buf_reg[1] ),
        .\sect_len_buf_reg[9] (\sect_len_buf_reg[9] ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf_reg[9]_0 ),
        .\sect_len_buf_reg[9]_1 (\sect_len_buf_reg[9]_1 ),
        .\sect_len_buf_reg[9]_2 (\sect_len_buf_reg[9]_2 ),
        .\start_addr_reg[10] (\start_addr_reg[10] ),
        .\start_addr_reg[11] (\start_addr_reg[11] ),
        .\start_addr_reg[2] (\start_addr_reg[2] ),
        .\start_addr_reg[3] (\start_addr_reg[3] ),
        .\start_addr_reg[4] (\start_addr_reg[4] ),
        .\start_addr_reg[5] (\start_addr_reg[5] ),
        .\start_addr_reg[6] (\start_addr_reg[6] ),
        .\start_addr_reg[7] (\start_addr_reg[7] ),
        .\start_addr_reg[8] (\start_addr_reg[8] ),
        .\start_addr_reg[9] (\start_addr_reg[9] ),
        .wreq_handling_reg(wreq_handling_reg),
        .wreq_handling_reg_0(wreq_handling_reg_0));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58}),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[38]_0 (\data_p1_reg[38] ),
        .empty_n_reg(empty_n_reg_0),
        .flush(flush),
        .int_flush_reg(int_flush_reg),
        .m_axi_mem_AWREADY(m_axi_mem_AWREADY),
        .m_axi_mem_AWVALID(m_axi_mem_AWVALID),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg_0(data_fifo_n_4));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_mem_m_axi_write" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_write
   (last_resp,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    WVALID_Dummy_reg_0,
    data_buf,
    \len_cnt_reg[7]_0 ,
    pop,
    m_axi_mem_WVALID,
    Q,
    \dout_reg[36] ,
    \state_reg[0] ,
    int_flush_reg,
    m_axi_mem_AWVALID,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \data_p1_reg[38] ,
    ap_clk,
    ap_rst_n_inv,
    WVALID_Dummy,
    mem_reg,
    AWVALID_Dummy,
    WBurstEmpty_n,
    m_axi_mem_WVALID_0,
    m_axi_mem_AWREADY,
    flush,
    m_axi_mem_WREADY,
    m_axi_mem_BVALID,
    wrsp_type,
    ursp_ready,
    empty_n_reg,
    D,
    in,
    SR);
  output last_resp;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output WVALID_Dummy_reg_0;
  output data_buf;
  output \len_cnt_reg[7]_0 ;
  output pop;
  output m_axi_mem_WVALID;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output [0:0]\state_reg[0] ;
  output int_flush_reg;
  output m_axi_mem_AWVALID;
  output dout_vld_reg;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output [36:0]\data_p1_reg[38] ;
  input ap_clk;
  input ap_rst_n_inv;
  input WVALID_Dummy;
  input mem_reg;
  input AWVALID_Dummy;
  input WBurstEmpty_n;
  input m_axi_mem_WVALID_0;
  input m_axi_mem_AWREADY;
  input flush;
  input m_axi_mem_WREADY;
  input m_axi_mem_BVALID;
  input wrsp_type;
  input ursp_ready;
  input empty_n_reg;
  input [31:0]D;
  input [35:0]in;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WBurstEmpty_n;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:2]awaddr_tmp0;
  wire [6:0]awlen_tmp;
  wire [5:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [31:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[16]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_10_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_8_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_9_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire [6:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire data_buf;
  wire [4:0]\data_fifo/raddr_reg ;
  wire [36:0]\data_p1_reg[38] ;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire end_addr0_carry__0_n_0;
  wire end_addr0_carry__0_n_1;
  wire end_addr0_carry__0_n_10;
  wire end_addr0_carry__0_n_11;
  wire end_addr0_carry__0_n_12;
  wire end_addr0_carry__0_n_13;
  wire end_addr0_carry__0_n_14;
  wire end_addr0_carry__0_n_15;
  wire end_addr0_carry__0_n_2;
  wire end_addr0_carry__0_n_3;
  wire end_addr0_carry__0_n_4;
  wire end_addr0_carry__0_n_5;
  wire end_addr0_carry__0_n_6;
  wire end_addr0_carry__0_n_7;
  wire end_addr0_carry__0_n_8;
  wire end_addr0_carry__0_n_9;
  wire end_addr0_carry__1_n_0;
  wire end_addr0_carry__1_n_1;
  wire end_addr0_carry__1_n_10;
  wire end_addr0_carry__1_n_11;
  wire end_addr0_carry__1_n_12;
  wire end_addr0_carry__1_n_13;
  wire end_addr0_carry__1_n_14;
  wire end_addr0_carry__1_n_15;
  wire end_addr0_carry__1_n_2;
  wire end_addr0_carry__1_n_3;
  wire end_addr0_carry__1_n_4;
  wire end_addr0_carry__1_n_5;
  wire end_addr0_carry__1_n_6;
  wire end_addr0_carry__1_n_7;
  wire end_addr0_carry__1_n_8;
  wire end_addr0_carry__1_n_9;
  wire end_addr0_carry__2_n_10;
  wire end_addr0_carry__2_n_11;
  wire end_addr0_carry__2_n_12;
  wire end_addr0_carry__2_n_13;
  wire end_addr0_carry__2_n_14;
  wire end_addr0_carry__2_n_15;
  wire end_addr0_carry__2_n_3;
  wire end_addr0_carry__2_n_4;
  wire end_addr0_carry__2_n_5;
  wire end_addr0_carry__2_n_6;
  wire end_addr0_carry__2_n_7;
  wire end_addr0_carry_n_0;
  wire end_addr0_carry_n_1;
  wire end_addr0_carry_n_10;
  wire end_addr0_carry_n_11;
  wire end_addr0_carry_n_12;
  wire end_addr0_carry_n_13;
  wire end_addr0_carry_n_14;
  wire end_addr0_carry_n_15;
  wire end_addr0_carry_n_2;
  wire end_addr0_carry_n_3;
  wire end_addr0_carry_n_4;
  wire end_addr0_carry_n_5;
  wire end_addr0_carry_n_6;
  wire end_addr0_carry_n_7;
  wire end_addr0_carry_n_8;
  wire end_addr0_carry_n_9;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_12;
  wire fifo_burst_ready;
  wire fifo_resp_n_2;
  wire fifo_resp_n_3;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_i_5_n_0;
  wire first_sect_carry_i_6_n_0;
  wire first_sect_carry_i_7_n_0;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire flush;
  wire [35:0]in;
  wire int_flush_reg;
  wire [5:1]last_cnt_reg;
  wire [0:0]last_cnt_reg__0;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire \len_cnt_reg[7]_0 ;
  wire m_axi_mem_AWREADY;
  wire m_axi_mem_AWVALID;
  wire m_axi_mem_BVALID;
  wire m_axi_mem_WREADY;
  wire m_axi_mem_WVALID;
  wire m_axi_mem_WVALID_0;
  wire mem_reg;
  wire next_wreq;
  wire [7:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_1;
  wire p_0_out__15_carry_n_10;
  wire p_0_out__15_carry_n_11;
  wire p_0_out__15_carry_n_12;
  wire p_0_out__15_carry_n_13;
  wire p_0_out__15_carry_n_14;
  wire p_0_out__15_carry_n_15;
  wire p_0_out__15_carry_n_2;
  wire p_0_out__15_carry_n_3;
  wire p_0_out__15_carry_n_4;
  wire p_0_out__15_carry_n_5;
  wire p_0_out__15_carry_n_6;
  wire p_0_out__15_carry_n_7;
  wire p_0_out__15_carry_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_14_in;
  wire p_18_in;
  wire [2:2]p_1_in;
  wire [31:2]p_1_out;
  wire pop;
  wire push;
  wire rs_wreq_n_10;
  wire rs_wreq_n_11;
  wire rs_wreq_n_12;
  wire rs_wreq_n_13;
  wire rs_wreq_n_14;
  wire rs_wreq_n_15;
  wire rs_wreq_n_16;
  wire rs_wreq_n_17;
  wire rs_wreq_n_18;
  wire rs_wreq_n_19;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_0;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_4;
  wire wreq_throttle_n_57;
  wire wreq_throttle_n_60;
  wire wreq_throttle_n_62;
  wire wreq_throttle_n_63;
  wire wreq_throttle_n_64;
  wire wreq_throttle_n_65;
  wire wreq_throttle_n_66;
  wire wreq_throttle_n_67;
  wire wreq_throttle_n_68;
  wire wreq_throttle_n_69;
  wire wreq_throttle_n_70;
  wire wreq_throttle_n_71;
  wire wreq_throttle_n_72;
  wire wreq_throttle_n_73;
  wire wreq_throttle_n_74;
  wire wreq_throttle_n_75;
  wire wreq_throttle_n_76;
  wire wreq_throttle_n_77;
  wire wreq_throttle_n_78;
  wire wreq_throttle_n_79;
  wire wreq_throttle_n_81;
  wire wreq_throttle_n_82;
  wire wreq_throttle_n_83;
  wire wreq_throttle_n_84;
  wire wreq_throttle_n_85;
  wire wreq_throttle_n_86;
  wire wreq_throttle_n_87;
  wire wreq_throttle_n_88;
  wire wreq_throttle_n_89;
  wire wreq_throttle_n_90;
  wire wrsp_type;
  wire [7:6]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]NLW_end_addr0_carry__2_CO_UNCONNECTED;
  wire [7:6]NLW_end_addr0_carry__2_O_UNCONNECTED;
  wire [7:7]NLW_first_sect_carry_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:7]NLW_last_sect_carry_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:6]NLW_p_0_out__15_carry_CO_UNCONNECTED;
  wire [7:7]NLW_p_0_out__15_carry_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__1_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_64),
        .Q(WLAST_Dummy_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_62),
        .Q(WVALID_Dummy_reg_0),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_22),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_3),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[10]),
        .O(p_1_out[10]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[11]),
        .O(p_1_out[11]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[12]),
        .O(p_1_out[12]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[13]),
        .O(p_1_out[13]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[14]),
        .O(p_1_out[14]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[15]),
        .O(p_1_out[15]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[16]),
        .O(p_1_out[16]));
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.awaddr_buf[16]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [9]),
        .I1(\could_multi_bursts.awaddr_buf[16]_i_4_n_0 ),
        .I2(\could_multi_bursts.awlen_buf [6]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \could_multi_bursts.awaddr_buf[16]_i_4 
       (.I0(\could_multi_bursts.awlen_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [2]),
        .I5(\could_multi_bursts.awlen_buf [4]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[17]),
        .O(p_1_out[17]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[18]),
        .O(p_1_out[18]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[19]),
        .O(p_1_out[19]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[20]),
        .O(p_1_out[20]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[21]),
        .O(p_1_out[21]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[22]),
        .O(p_1_out[22]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[23]),
        .O(p_1_out[23]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[24]),
        .O(p_1_out[24]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[25]),
        .O(p_1_out[25]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[26]),
        .O(p_1_out[26]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[27]),
        .O(p_1_out[27]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[28]),
        .O(p_1_out[28]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[29]),
        .O(p_1_out[29]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[2]),
        .O(p_1_out[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[30]),
        .O(p_1_out[30]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[31]),
        .O(p_1_out[31]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[3]),
        .O(p_1_out[3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[4]),
        .O(p_1_out[4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[5]),
        .O(p_1_out[5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[6]),
        .O(p_1_out[6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[7]),
        .O(p_1_out[7]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[8]),
        .O(p_1_out[8]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \could_multi_bursts.awaddr_buf[8]_i_10 
       (.I0(\could_multi_bursts.awlen_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [8]),
        .I1(\could_multi_bursts.awaddr_buf[16]_i_4_n_0 ),
        .I2(\could_multi_bursts.awlen_buf [6]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awaddr_buf[8]_i_10_n_0 ),
        .I2(\could_multi_bursts.awlen_buf [5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [2]),
        .I5(\could_multi_bursts.awlen_buf [4]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_8 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[8]_i_9 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(awaddr_tmp0[9]),
        .O(p_1_out[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\could_multi_bursts.awaddr_buf [9]}),
        .O(awaddr_tmp0[16:9]),
        .S({\could_multi_bursts.awaddr_buf [16:10],\could_multi_bursts.awaddr_buf[16]_i_3_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[24:17]),
        .S(\could_multi_bursts.awaddr_buf [24:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[31]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_2_CO_UNCONNECTED [7:6],\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[31]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_2_O_UNCONNECTED [7],awaddr_tmp0[31:25]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [31:25]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .DI({\could_multi_bursts.awaddr_buf [8:2],1'b0}),
        .O({awaddr_tmp0[8:2],\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_8_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_9_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(p_1_out[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(awlen_tmp[4]),
        .Q(\could_multi_bursts.awlen_buf [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(awlen_tmp[5]),
        .Q(\could_multi_bursts.awlen_buf [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(awlen_tmp[6]),
        .Q(\could_multi_bursts.awlen_buf [6]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(wreq_throttle_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(wreq_throttle_n_2));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(wreq_throttle_n_2));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_63),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_addr0_carry_n_0,end_addr0_carry_n_1,end_addr0_carry_n_2,end_addr0_carry_n_3,end_addr0_carry_n_4,end_addr0_carry_n_5,end_addr0_carry_n_6,end_addr0_carry_n_7}),
        .DI({rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53}),
        .O({end_addr0_carry_n_8,end_addr0_carry_n_9,end_addr0_carry_n_10,end_addr0_carry_n_11,end_addr0_carry_n_12,end_addr0_carry_n_13,end_addr0_carry_n_14,end_addr0_carry_n_15}),
        .S({rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr0_carry__0
       (.CI(end_addr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({end_addr0_carry__0_n_0,end_addr0_carry__0_n_1,end_addr0_carry__0_n_2,end_addr0_carry__0_n_3,end_addr0_carry__0_n_4,end_addr0_carry__0_n_5,end_addr0_carry__0_n_6,end_addr0_carry__0_n_7}),
        .DI({rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45}),
        .O({end_addr0_carry__0_n_8,end_addr0_carry__0_n_9,end_addr0_carry__0_n_10,end_addr0_carry__0_n_11,end_addr0_carry__0_n_12,end_addr0_carry__0_n_13,end_addr0_carry__0_n_14,end_addr0_carry__0_n_15}),
        .S({rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr0_carry__1
       (.CI(end_addr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({end_addr0_carry__1_n_0,end_addr0_carry__1_n_1,end_addr0_carry__1_n_2,end_addr0_carry__1_n_3,end_addr0_carry__1_n_4,end_addr0_carry__1_n_5,end_addr0_carry__1_n_6,end_addr0_carry__1_n_7}),
        .DI({rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37}),
        .O({end_addr0_carry__1_n_8,end_addr0_carry__1_n_9,end_addr0_carry__1_n_10,end_addr0_carry__1_n_11,end_addr0_carry__1_n_12,end_addr0_carry__1_n_13,end_addr0_carry__1_n_14,end_addr0_carry__1_n_15}),
        .S({rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr0_carry__2
       (.CI(end_addr0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_end_addr0_carry__2_CO_UNCONNECTED[7:5],end_addr0_carry__2_n_3,end_addr0_carry__2_n_4,end_addr0_carry__2_n_5,end_addr0_carry__2_n_6,end_addr0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29}),
        .O({NLW_end_addr0_carry__2_O_UNCONNECTED[7:6],end_addr0_carry__2_n_10,end_addr0_carry__2_n_11,end_addr0_carry__2_n_12,end_addr0_carry__2_n_13,end_addr0_carry__2_n_14,end_addr0_carry__2_n_15}),
        .S({1'b0,1'b0,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60}));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_15),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_14),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_13),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_12),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_11),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_10),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_9),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__0_n_8),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_15),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_14),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_13),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_12),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_11),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_10),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_9),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__1_n_8),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__2_n_15),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__2_n_14),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__2_n_13),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__2_n_12),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_15),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__2_n_11),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry__2_n_10),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_14),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_13),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_12),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_11),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_10),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_9),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr0_carry_n_8),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .Q(len_cnt_reg),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awlen_buf_reg[6] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf_reg[6]_0 ({\could_multi_bursts.loop_cnt_reg_n_0_[2] ,\could_multi_bursts.loop_cnt_reg_n_0_[1] ,\could_multi_bursts.loop_cnt_reg_n_0_[0] }),
        .data_buf(data_buf),
        .dout_vld_reg_0(burst_valid),
        .dout_vld_reg_1(dout_vld_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\len_cnt_reg[7] (\len_cnt_reg[7]_0 ),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .mem_reg(WREADY_Dummy),
        .mem_reg_0(WVALID_Dummy_reg_0),
        .pop(pop),
        .push(push),
        .\raddr_reg_reg[6] (mem_reg),
        .\sect_len_buf_reg[8] (fifo_burst_n_12));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_fifo__parameterized1_2 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(\state_reg[0] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (last_resp),
        .\dout_reg[0]_0 (last_sect_buf_reg_n_0),
        .\dout_reg[0]_1 (fifo_burst_n_12),
        .dout_vld_reg_0(fifo_resp_n_2),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(fifo_resp_n_3),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry_CO_UNCONNECTED[7],first_sect,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0,first_sect_carry_i_5_n_0,first_sect_carry_i_6_n_0,first_sect_carry_i_7_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_1[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in_1[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_1[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_1[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in_1[16]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_1[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in_1[13]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_1[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in_1[10]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in_1[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in_1[7]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(p_0_in_1[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in_1[4]),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in_1[3]),
        .O(first_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(p_0_in_1[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_1[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_1[1]),
        .O(first_sect_carry_i_7_n_0));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry_CO_UNCONNECTED[7],last_sect,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67}));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[4]),
        .I1(len_cnt_reg[2]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[1]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[7]),
        .I1(\len_cnt[7]_i_4_n_0 ),
        .I2(len_cnt_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[1]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(SR));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(SR));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(SR));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(SR));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(SR));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(SR));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(SR));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out__15_carry
       (.CI(last_cnt_reg__0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out__15_carry_CO_UNCONNECTED[7:6],p_0_out__15_carry_n_2,p_0_out__15_carry_n_3,p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .DI({1'b0,1'b0,last_cnt_reg,wreq_throttle_n_57}),
        .O({NLW_p_0_out__15_carry_O_UNCONNECTED[7],p_0_out__15_carry_n_9,p_0_out__15_carry_n_10,p_0_out__15_carry_n_11,p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15}),
        .S({1'b0,wreq_throttle_n_66,wreq_throttle_n_67,wreq_throttle_n_68,wreq_throttle_n_69,wreq_throttle_n_70,wreq_throttle_n_71,wreq_throttle_n_72}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(\data_fifo/raddr_reg [0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,\data_fifo/raddr_reg [4:1],wreq_throttle_n_60}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,1'b0,wreq_throttle_n_73,wreq_throttle_n_74,wreq_throttle_n_75,wreq_throttle_n_76,wreq_throttle_n_77,wreq_throttle_n_78}));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(\state_reg[0] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_mem_BVALID(m_axi_mem_BVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(fifo_resp_n_2));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .D({rs_wreq_n_2,rs_wreq_n_3,rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21}),
        .E(rs_wreq_n_54),
        .Q({rs_wreq_n_22,p_1_in,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53}),
        .S({rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[17]_0 ({rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83}),
        .\data_p1_reg[25]_0 ({rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91}),
        .\data_p1_reg[9]_0 ({rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75}),
        .\data_p2_reg[63]_0 (D),
        .\end_addr_reg[31] ({rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67}),
        .last_sect_buf_reg({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_buf_reg_0(p_0_in0_in),
        .next_wreq(next_wreq),
        .push(push),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (rs_wreq_n_92),
        .\state_reg[1]_0 (wreq_throttle_n_65),
        .wreq_handling_reg(wreq_handling_reg_n_0),
        .wreq_handling_reg_0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .wreq_handling_reg_1(fifo_burst_n_12));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(wreq_throttle_n_4));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(wreq_throttle_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__1_CO_UNCONNECTED[7:2],sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__1_O_UNCONNECTED[7:3],sect_cnt0[19:17]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_3),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_2),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(rs_wreq_n_54),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_90),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_89),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_88),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_87),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_86),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_85),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_84),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_83),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_82),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_79),
        .D(wreq_throttle_n_81),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_45),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_44),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_43),
        .Q(p_0_in_1[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_42),
        .Q(p_0_in_1[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_41),
        .Q(p_0_in_1[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_40),
        .Q(p_0_in_1[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_39),
        .Q(p_0_in_1[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_38),
        .Q(p_0_in_1[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_37),
        .Q(p_0_in_1[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_36),
        .Q(p_0_in_1[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_35),
        .Q(p_0_in_1[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_34),
        .Q(p_0_in_1[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_33),
        .Q(p_0_in_1[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_32),
        .Q(p_0_in_1[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_31),
        .Q(p_0_in_1[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_30),
        .Q(p_0_in_1[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_29),
        .Q(p_0_in_1[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_28),
        .Q(p_0_in_1[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_27),
        .Q(p_0_in_1[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_26),
        .Q(p_0_in_1[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_53),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_25),
        .Q(p_0_in_1[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_24),
        .Q(p_0_in_1[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_52),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_51),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_50),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_49),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_48),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_47),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_46),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_wreq_n_92),
        .Q(wreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_mem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .D({p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(wreq_throttle_n_57),
        .E(p_18_in),
        .Q(Q),
        .S({wreq_throttle_n_66,wreq_throttle_n_67,wreq_throttle_n_68,wreq_throttle_n_69,wreq_throttle_n_70,wreq_throttle_n_71,wreq_throttle_n_72}),
        .SR(wreq_throttle_n_2),
        .WBurstEmpty_n(WBurstEmpty_n),
        .WLAST_Dummy_reg(wreq_throttle_n_64),
        .WLAST_Dummy_reg_0(\len_cnt_reg[7]_0 ),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(wreq_throttle_n_62),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awaddr_buf_reg[2] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg (wreq_throttle_n_4),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_throttle_n_63),
        .\could_multi_bursts.sect_handling_reg_1 (wreq_throttle_n_65),
        .\data_p1_reg[38] (\data_p1_reg[38] ),
        .\dout_reg[36] (\dout_reg[36] ),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(dout_vld_reg_1),
        .empty_n_reg(wreq_throttle_n_60),
        .empty_n_reg_0(empty_n_reg),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .flush(flush),
        .full_n_reg(WREADY_Dummy),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .int_flush_reg(int_flush_reg),
        .\last_cnt_reg[0]_0 (WLAST_Dummy_reg_n_0),
        .\last_cnt_reg[5]_0 ({last_cnt_reg,last_cnt_reg__0}),
        .\last_cnt_reg[7]_0 ({p_0_out__15_carry_n_9,p_0_out__15_carry_n_10,p_0_out__15_carry_n_11,p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15}),
        .\len_cnt_reg[7] (WVALID_Dummy_reg_0),
        .\len_cnt_reg[7]_0 (burst_valid),
        .m_axi_mem_AWREADY(m_axi_mem_AWREADY),
        .m_axi_mem_AWVALID(m_axi_mem_AWVALID),
        .m_axi_mem_WREADY(m_axi_mem_WREADY),
        .m_axi_mem_WVALID(m_axi_mem_WVALID),
        .m_axi_mem_WVALID_0(m_axi_mem_WVALID_0),
        .mem_reg(mem_reg),
        .\mem_reg[126][35]_srl32__0 (in),
        .push(push),
        .\raddr_reg[4] (\data_fifo/raddr_reg ),
        .\raddr_reg[5] ({wreq_throttle_n_73,wreq_throttle_n_74,wreq_throttle_n_75,wreq_throttle_n_76,wreq_throttle_n_77,wreq_throttle_n_78}),
        .\sect_len_buf_reg[0] (last_sect),
        .\sect_len_buf_reg[1] ({beat_len[5],beat_len[0]}),
        .\sect_len_buf_reg[9] (wreq_handling_reg_n_0),
        .\sect_len_buf_reg[9]_0 (fifo_burst_n_12),
        .\sect_len_buf_reg[9]_1 ({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_2 ({\end_addr_reg_n_0_[11] ,\end_addr_reg_n_0_[10] ,\end_addr_reg_n_0_[9] ,\end_addr_reg_n_0_[8] ,\end_addr_reg_n_0_[7] ,\end_addr_reg_n_0_[6] ,\end_addr_reg_n_0_[5] ,\end_addr_reg_n_0_[4] ,\end_addr_reg_n_0_[3] ,\end_addr_reg_n_0_[2] }),
        .\start_addr_reg[10] (wreq_throttle_n_82),
        .\start_addr_reg[11] (wreq_throttle_n_81),
        .\start_addr_reg[2] (wreq_throttle_n_90),
        .\start_addr_reg[3] (wreq_throttle_n_89),
        .\start_addr_reg[4] (wreq_throttle_n_88),
        .\start_addr_reg[5] (wreq_throttle_n_87),
        .\start_addr_reg[6] (wreq_throttle_n_86),
        .\start_addr_reg[7] (wreq_throttle_n_85),
        .\start_addr_reg[8] (wreq_throttle_n_84),
        .\start_addr_reg[9] (wreq_throttle_n_83),
        .wreq_handling_reg(p_14_in),
        .wreq_handling_reg_0(wreq_throttle_n_79));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_regslice_both" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both
   (\B_V_data_1_payload_B_reg[31]_0 ,
    D,
    RX_stream_TVALID_int_regslice,
    tmp_data_V_reg_10360,
    \n_remaining_channels_tot_4_reg_1023_reg[2] ,
    ack_in,
    \B_V_data_1_payload_B_reg[31]_1 ,
    \dataPkt_data_V_fu_162_reg[31] ,
    Q,
    \ap_CS_fsm_reg[5] ,
    \tmp_keep_V_reg_1041_reg[0] ,
    \tmp_keep_V_reg_1041_reg[0]_0 ,
    \tmp_keep_V_reg_1041_reg[0]_1 ,
    \tmp_keep_V_reg_1041_reg[0]_2 ,
    RX_stream_TREADY_int_regslice,
    RX_stream_TVALID,
    ap_rst_n_inv,
    ap_clk,
    RX_stream_TDATA);
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  output [1:0]D;
  output RX_stream_TVALID_int_regslice;
  output tmp_data_V_reg_10360;
  output \n_remaining_channels_tot_4_reg_1023_reg[2] ;
  output ack_in;
  output [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  input \dataPkt_data_V_fu_162_reg[31] ;
  input [31:0]Q;
  input [2:0]\ap_CS_fsm_reg[5] ;
  input \tmp_keep_V_reg_1041_reg[0] ;
  input [2:0]\tmp_keep_V_reg_1041_reg[0]_0 ;
  input \tmp_keep_V_reg_1041_reg[0]_1 ;
  input \tmp_keep_V_reg_1041_reg[0]_2 ;
  input RX_stream_TREADY_int_regslice;
  input RX_stream_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]RX_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1_n_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__1_n_0 ;
  wire [1:0]D;
  wire [31:0]Q;
  wire [31:0]RX_stream_TDATA;
  wire RX_stream_TREADY_int_regslice;
  wire RX_stream_TVALID;
  wire RX_stream_TVALID_int_regslice;
  wire ack_in;
  wire [2:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dataPkt_data_V_fu_162_reg[31] ;
  wire \n_remaining_channels_tot_4_reg_1023_reg[2] ;
  wire tmp_data_V_reg_10360;
  wire \tmp_keep_V_reg_1041_reg[0] ;
  wire [2:0]\tmp_keep_V_reg_1041_reg[0]_0 ;
  wire \tmp_keep_V_reg_1041_reg[0]_1 ;
  wire \tmp_keep_V_reg_1041_reg[0]_2 ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(RX_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(RX_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(RX_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(RX_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(RX_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000DFC0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(RX_stream_TVALID),
        .I2(ack_in),
        .I3(RX_stream_TVALID_int_regslice),
        .I4(ap_rst_n_inv),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(RX_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(RX_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(RX_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_0 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\tmp_keep_V_reg_1041_reg[0] ),
        .I1(\tmp_keep_V_reg_1041_reg[0]_0 [2]),
        .I2(\tmp_keep_V_reg_1041_reg[0]_1 ),
        .I3(\tmp_keep_V_reg_1041_reg[0]_0 [1]),
        .I4(\tmp_keep_V_reg_1041_reg[0]_0 [0]),
        .I5(\tmp_keep_V_reg_1041_reg[0]_2 ),
        .O(\n_remaining_channels_tot_4_reg_1023_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(RX_stream_TVALID_int_regslice),
        .I1(tmp_data_V_reg_10360),
        .I2(\ap_CS_fsm_reg[5] [2]),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(tmp_data_V_reg_10360),
        .I1(RX_stream_TVALID_int_regslice),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[0]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[10]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[11]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[12]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[13]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[14]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[15]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[16]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[17]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[18]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[19]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[1]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[20]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[21]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[22]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[23]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[24]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[25]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[26]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[27]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[28]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[29]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[2]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[30]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[31]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[3]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[4]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[5]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[6]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[7]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[8]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \dataPkt_data_V_fu_162[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(\dataPkt_data_V_fu_162_reg[31] ),
        .I4(Q[9]),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_1036[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_1 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_1046[0]_i_1 
       (.I0(\n_remaining_channels_tot_4_reg_1023_reg[2] ),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .O(tmp_data_V_reg_10360));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_regslice_both" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both__parameterized0
   (\B_V_data_1_payload_B_reg[3]_0 ,
    \len_remaining_fu_138_reg[0] ,
    RX_stream_TKEEP_int_regslice,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[3]_0 ,
    \dataPkt_keep_V_fu_158_reg[3] ,
    Q,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out,
    RX_stream_TREADY_int_regslice,
    RX_stream_TVALID,
    ap_rst_n_inv,
    ap_clk,
    RX_stream_TKEEP);
  output [3:0]\B_V_data_1_payload_B_reg[3]_0 ;
  output \len_remaining_fu_138_reg[0] ;
  output [3:0]RX_stream_TKEEP_int_regslice;
  output \B_V_data_1_payload_A_reg[0]_0 ;
  output \B_V_data_1_payload_A_reg[3]_0 ;
  input \dataPkt_keep_V_fu_158_reg[3] ;
  input [3:0]Q;
  input [1:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  input RX_stream_TREADY_int_regslice;
  input RX_stream_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]RX_stream_TKEEP;

  wire B_V_data_1_load_B;
  wire [3:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[3]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[3]_0 ;
  wire [3:0]B_V_data_1_payload_B;
  wire [3:0]\B_V_data_1_payload_B_reg[3]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [3:0]Q;
  wire [3:0]RX_stream_TKEEP;
  wire [3:0]RX_stream_TKEEP_int_regslice;
  wire RX_stream_TREADY_int_regslice;
  wire RX_stream_TVALID;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dataPkt_keep_V_fu_158_reg[3] ;
  wire [1:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  wire \len_remaining_fu_138_reg[0] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[3]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(RX_stream_TKEEP[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(RX_stream_TKEEP[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(RX_stream_TKEEP[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[3]_i_1_n_0 ),
        .D(RX_stream_TKEEP[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[3]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TKEEP[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TKEEP[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TKEEP[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TKEEP[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(RX_stream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000DFC0)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(RX_stream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n_inv),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(RX_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h777FFF7FFFFFFFFF)) 
    \channel_error_1_fu_146[0]_i_18 
       (.I0(RX_stream_TKEEP_int_regslice[1]),
        .I1(RX_stream_TKEEP_int_regslice[2]),
        .I2(B_V_data_1_payload_A[3]),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B[3]),
        .I5(RX_stream_TKEEP_int_regslice[0]),
        .O(\B_V_data_1_payload_A_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h80002400)) 
    \channel_error_1_fu_146[0]_i_47 
       (.I0(RX_stream_TKEEP_int_regslice[2]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .I3(RX_stream_TKEEP_int_regslice[3]),
        .I4(RX_stream_TKEEP_int_regslice[1]),
        .O(\len_remaining_fu_138_reg[0] ));
  LUT6 #(
    .INIT(64'h5555FFFFFD5DFD5D)) 
    \channel_error_1_fu_146[0]_i_48 
       (.I0(RX_stream_TKEEP_int_regslice[3]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B[0]),
        .I4(RX_stream_TKEEP_int_regslice[2]),
        .I5(RX_stream_TKEEP_int_regslice[1]),
        .O(\B_V_data_1_payload_A_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dataPkt_keep_V_fu_158[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .I3(\dataPkt_keep_V_fu_158_reg[3] ),
        .I4(Q[0]),
        .O(\B_V_data_1_payload_B_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dataPkt_keep_V_fu_158[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .I3(\dataPkt_keep_V_fu_158_reg[3] ),
        .I4(Q[1]),
        .O(\B_V_data_1_payload_B_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dataPkt_keep_V_fu_158[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .I3(\dataPkt_keep_V_fu_158_reg[3] ),
        .I4(Q[2]),
        .O(\B_V_data_1_payload_B_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dataPkt_keep_V_fu_158[3]_i_2 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .I3(\dataPkt_keep_V_fu_158_reg[3] ),
        .I4(Q[3]),
        .O(\B_V_data_1_payload_B_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1041[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(RX_stream_TKEEP_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1041[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(RX_stream_TKEEP_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1041[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(RX_stream_TKEEP_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_reg_1041[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(RX_stream_TKEEP_int_regslice[3]));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_regslice_both" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both__parameterized1
   (\B_V_data_1_payload_B_reg[0]_0 ,
    D,
    RX_stream_TLAST_int_regslice,
    E,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \dataPkt_last_V_fu_154_reg[0] ,
    dataPkt_last_V_1_reg_466,
    Q,
    RX_stream_TVALID_int_regslice,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg,
    ap_done_cache,
    RX_stream_TREADY_int_regslice,
    RX_stream_TVALID,
    ap_rst_n_inv,
    ap_clk,
    RX_stream_TLAST);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output [0:0]D;
  output RX_stream_TLAST_int_regslice;
  output [0:0]E;
  output \B_V_data_1_payload_A_reg[0]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  input \dataPkt_last_V_fu_154_reg[0] ;
  input dataPkt_last_V_1_reg_466;
  input [1:0]Q;
  input RX_stream_TVALID_int_regslice;
  input grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;
  input ap_done_cache;
  input RX_stream_TREADY_int_regslice;
  input RX_stream_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]RX_stream_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__2_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]RX_stream_TLAST;
  wire RX_stream_TLAST_int_regslice;
  wire RX_stream_TREADY_int_regslice;
  wire RX_stream_TVALID;
  wire RX_stream_TVALID_int_regslice;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_rst_n_inv;
  wire dataPkt_last_V_1_reg_466;
  wire \dataPkt_last_V_fu_154_reg[0] ;
  wire grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(RX_stream_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(RX_stream_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(RX_stream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000DFC0)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(RX_stream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n_inv),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(RX_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A002AAA)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[1]),
        .I1(RX_stream_TLAST_int_regslice),
        .I2(RX_stream_TVALID_int_regslice),
        .I3(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[0]),
        .O(D));
  LUT6 #(
    .INIT(64'h8A80FFFF8A800000)) 
    ap_done_cache_i_1__1
       (.I0(RX_stream_TVALID_int_regslice),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dataPkt_last_V_fu_154[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(\dataPkt_last_V_fu_154_reg[0] ),
        .I4(dataPkt_last_V_1_reg_466),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1DFF0000)) 
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg_i_1
       (.I0(B_V_data_1_payload_A),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_B),
        .I3(RX_stream_TVALID_int_regslice),
        .I4(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .I5(Q[0]),
        .O(\B_V_data_1_payload_A_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8000808080000000)) 
    \tmp_dest_V_2_loc_fu_150[1]_i_1 
       (.I0(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_128_5_fu_583_ap_start_reg),
        .I1(Q[1]),
        .I2(RX_stream_TVALID_int_regslice),
        .I3(B_V_data_1_payload_B),
        .I4(B_V_data_1_sel),
        .I5(B_V_data_1_payload_A),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_1046[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(RX_stream_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_regslice_both" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_regslice_both__parameterized2
   (\B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[1]_0 ,
    D,
    \B_V_data_1_payload_B_reg[1]_1 ,
    \dataPkt_dest_V_fu_150_reg[1] ,
    Q,
    \channel_error_1_fu_146[0]_i_2 ,
    \int_channel_descr_enable_shift0_reg[0] ,
    RX_stream_TREADY_int_regslice,
    RX_stream_TVALID,
    ap_rst_n_inv,
    ap_clk,
    RX_stream_TDEST);
  output [1:0]\B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_A_reg[1]_0 ;
  output [1:0]D;
  output [1:0]\B_V_data_1_payload_B_reg[1]_1 ;
  input \dataPkt_dest_V_fu_150_reg[1] ;
  input [1:0]Q;
  input \channel_error_1_fu_146[0]_i_2 ;
  input [3:0]\int_channel_descr_enable_shift0_reg[0] ;
  input RX_stream_TREADY_int_regslice;
  input RX_stream_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]RX_stream_TDEST;

  wire B_V_data_1_load_B;
  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[1]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[1]_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire [1:0]\B_V_data_1_payload_B_reg[1]_0 ;
  wire [1:0]\B_V_data_1_payload_B_reg[1]_1 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_0;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]RX_stream_TDEST;
  wire RX_stream_TREADY_int_regslice;
  wire RX_stream_TVALID;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \channel_error_1_fu_146[0]_i_2 ;
  wire \dataPkt_dest_V_fu_150_reg[1] ;
  wire [3:0]\int_channel_descr_enable_shift0_reg[0] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[1]_i_1_n_0 ),
        .D(RX_stream_TDEST[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[1]_i_1_n_0 ),
        .D(RX_stream_TDEST[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDEST[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(RX_stream_TDEST[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(RX_stream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000DFC0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(RX_stream_TVALID),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n_inv),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(RX_stream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(RX_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h00E2)) 
    \channel_error_1_fu_146[0]_i_8 
       (.I0(B_V_data_1_payload_A[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_B[1]),
        .I3(\channel_error_1_fu_146[0]_i_2 ),
        .O(\B_V_data_1_payload_A_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dataPkt_dest_V_fu_150[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .I3(\dataPkt_dest_V_fu_150_reg[1] ),
        .I4(Q[0]),
        .O(\B_V_data_1_payload_B_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \dataPkt_dest_V_fu_150[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .I3(\dataPkt_dest_V_fu_150_reg[1] ),
        .I4(Q[1]),
        .O(\B_V_data_1_payload_B_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \int_channel_descr_enable_shift0[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[1]_1 [0]),
        .I1(\int_channel_descr_enable_shift0_reg[0] [3]),
        .I2(\int_channel_descr_enable_shift0_reg[0] [1]),
        .I3(\int_channel_descr_enable_shift0_reg[0] [0]),
        .I4(\int_channel_descr_enable_shift0_reg[0] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \int_channel_descr_enable_shift0[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .I3(\int_channel_descr_enable_shift0_reg[0] [3]),
        .I4(\int_channel_descr_enable_shift0_reg[0] [1]),
        .I5(\int_channel_descr_enable_shift0_reg[0] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_2_loc_fu_150[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_B_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_2_loc_fu_150[1]_i_2 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_B_reg[1]_1 [1]));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_s_axi_ctrl_s_axi" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi
   (SR,
    ap_rst_n_inv,
    m_axi_mem_BREADY,
    flush,
    \ap_CS_fsm_reg[4] ,
    D,
    n_remaining_channels_tot_4_fu_643_p3,
    \ap_CS_fsm_reg[18] ,
    \tmp_dest_V_2_loc_fu_150_reg[1] ,
    E,
    int_ap_start_reg_0,
    mem_reg,
    mem_reg_0,
    CO,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    channel_descr_addr_q0,
    s_axi_s_axi_ctrl_RDATA,
    interrupt,
    s_axi_s_axi_ctrl_RVALID,
    s_axi_s_axi_ctrl_WREADY,
    s_axi_s_axi_ctrl_ARREADY,
    s_axi_s_axi_ctrl_AWREADY,
    s_axi_s_axi_ctrl_BVALID,
    next_burst,
    BREADYFromWriteUnit,
    Q,
    \n_remaining_channels_tot_4_reg_1023_reg[1] ,
    \n_remaining_channels_tot_4_reg_1023_reg[2] ,
    channel_descr_enable_load_reg_973,
    n_remaining_channels_tot_reg_947,
    channel_descr_enable_load_3_reg_1069,
    tmp_last_V_reg_1046,
    \dataPkt_dest_416_reg_520_reg[1] ,
    channel_error_reg_486,
    \int_channel_descr_done_shift0_reg[1]_0 ,
    mem_reg_1,
    mem_reg_2,
    RX_stream_TVALID_int_regslice,
    \ap_CS_fsm_reg[0] ,
    mem_reg_3,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    mem_reg_i_29,
    mem_reg_4,
    mem_reg_5,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out,
    ap_rst_n,
    mem_reg_6,
    ap_clk,
    channel_descr_addr_address0,
    s_axi_s_axi_ctrl_WDATA,
    channel_descr_len_ce0,
    s_axi_s_axi_ctrl_AWADDR,
    s_axi_s_axi_ctrl_WSTRB,
    channel_descr_enable_address0,
    s_axi_s_axi_ctrl_RREADY,
    s_axi_s_axi_ctrl_ARVALID,
    s_axi_s_axi_ctrl_ARADDR,
    s_axi_s_axi_ctrl_WVALID,
    s_axi_s_axi_ctrl_AWVALID,
    s_axi_s_axi_ctrl_BREADY,
    s_axi_s_axi_ctrl_flush_done);
  output [0:0]SR;
  output ap_rst_n_inv;
  output m_axi_mem_BREADY;
  output flush;
  output \ap_CS_fsm_reg[4] ;
  output [1:0]D;
  output [1:0]n_remaining_channels_tot_4_fu_643_p3;
  output [4:0]\ap_CS_fsm_reg[18] ;
  output [1:0]\tmp_dest_V_2_loc_fu_150_reg[1] ;
  output [0:0]E;
  output [0:0]int_ap_start_reg_0;
  output [31:0]mem_reg;
  output [23:0]mem_reg_0;
  output [0:0]CO;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output [31:0]channel_descr_addr_q0;
  output [31:0]s_axi_s_axi_ctrl_RDATA;
  output interrupt;
  output s_axi_s_axi_ctrl_RVALID;
  output s_axi_s_axi_ctrl_WREADY;
  output s_axi_s_axi_ctrl_ARREADY;
  output s_axi_s_axi_ctrl_AWREADY;
  output s_axi_s_axi_ctrl_BVALID;
  input next_burst;
  input BREADYFromWriteUnit;
  input [16:0]Q;
  input [1:0]\n_remaining_channels_tot_4_reg_1023_reg[1] ;
  input \n_remaining_channels_tot_4_reg_1023_reg[2] ;
  input channel_descr_enable_load_reg_973;
  input n_remaining_channels_tot_reg_947;
  input channel_descr_enable_load_3_reg_1069;
  input tmp_last_V_reg_1046;
  input [1:0]\dataPkt_dest_416_reg_520_reg[1] ;
  input channel_error_reg_486;
  input [1:0]\int_channel_descr_done_shift0_reg[1]_0 ;
  input mem_reg_1;
  input mem_reg_2;
  input RX_stream_TVALID_int_regslice;
  input \ap_CS_fsm_reg[0] ;
  input [1:0]mem_reg_3;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [23:0]mem_reg_i_29;
  input [63:0]mem_reg_4;
  input [1:0]mem_reg_5;
  input [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  input ap_rst_n;
  input [1:0]mem_reg_6;
  input ap_clk;
  input [1:0]channel_descr_addr_address0;
  input [31:0]s_axi_s_axi_ctrl_WDATA;
  input channel_descr_len_ce0;
  input [6:0]s_axi_s_axi_ctrl_AWADDR;
  input [3:0]s_axi_s_axi_ctrl_WSTRB;
  input [1:0]channel_descr_enable_address0;
  input s_axi_s_axi_ctrl_RREADY;
  input s_axi_s_axi_ctrl_ARVALID;
  input [6:0]s_axi_s_axi_ctrl_ARADDR;
  input s_axi_s_axi_ctrl_WVALID;
  input s_axi_s_axi_ctrl_AWVALID;
  input s_axi_s_axi_ctrl_BREADY;
  input s_axi_s_axi_ctrl_flush_done;

  wire BREADYFromWriteUnit;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire RX_stream_TVALID_int_regslice;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire [4:0]\ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire [1:0]channel_descr_addr_address0;
  wire [31:0]channel_descr_addr_q0;
  wire [1:0]channel_descr_done_address0;
  wire channel_descr_done_ce0;
  wire channel_descr_done_q0__0;
  wire [1:0]channel_descr_enable_address0;
  wire channel_descr_enable_ce0;
  wire channel_descr_enable_load_3_reg_1069;
  wire channel_descr_enable_load_reg_973;
  wire channel_descr_len_ce0;
  wire channel_error_reg_486;
  wire [1:0]\dataPkt_dest_416_reg_520_reg[1] ;
  wire flush;
  wire [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire [1:0]int_channel_descr_addr_address1;
  wire [31:0]int_channel_descr_addr_q1;
  wire int_channel_descr_addr_read;
  wire int_channel_descr_addr_read0;
  wire int_channel_descr_addr_write_i_1_n_0;
  wire int_channel_descr_addr_write_reg_n_0;
  wire int_channel_descr_done_n_36;
  wire int_channel_descr_done_n_38;
  wire int_channel_descr_done_n_39;
  wire int_channel_descr_done_n_40;
  wire int_channel_descr_done_n_41;
  wire int_channel_descr_done_n_42;
  wire int_channel_descr_done_n_43;
  wire int_channel_descr_done_n_44;
  wire int_channel_descr_done_n_45;
  wire int_channel_descr_done_n_46;
  wire [24:0]int_channel_descr_done_q0;
  wire [31:4]int_channel_descr_done_q1;
  wire int_channel_descr_done_read;
  wire int_channel_descr_done_read0;
  wire [1:0]\int_channel_descr_done_shift0_reg[1]_0 ;
  wire \int_channel_descr_done_shift0_reg_n_0_[0] ;
  wire \int_channel_descr_done_shift0_reg_n_0_[1] ;
  wire int_channel_descr_done_write_i_1_n_0;
  wire int_channel_descr_done_write_reg_n_0;
  wire int_channel_descr_enable_n_14;
  wire int_channel_descr_enable_n_15;
  wire int_channel_descr_enable_n_16;
  wire int_channel_descr_enable_n_17;
  wire int_channel_descr_enable_n_18;
  wire int_channel_descr_enable_n_19;
  wire int_channel_descr_enable_n_20;
  wire int_channel_descr_enable_n_21;
  wire int_channel_descr_enable_n_22;
  wire int_channel_descr_enable_n_23;
  wire int_channel_descr_enable_n_24;
  wire int_channel_descr_enable_n_25;
  wire int_channel_descr_enable_n_26;
  wire int_channel_descr_enable_n_27;
  wire int_channel_descr_enable_n_28;
  wire int_channel_descr_enable_n_29;
  wire int_channel_descr_enable_n_30;
  wire int_channel_descr_enable_n_31;
  wire int_channel_descr_enable_n_32;
  wire int_channel_descr_enable_n_33;
  wire int_channel_descr_enable_n_34;
  wire int_channel_descr_enable_n_35;
  wire int_channel_descr_enable_n_36;
  wire int_channel_descr_enable_n_37;
  wire int_channel_descr_enable_n_38;
  wire int_channel_descr_enable_n_39;
  wire int_channel_descr_enable_n_40;
  wire int_channel_descr_enable_n_41;
  wire int_channel_descr_enable_n_42;
  wire int_channel_descr_enable_n_43;
  wire int_channel_descr_enable_n_44;
  wire int_channel_descr_enable_n_45;
  wire [24:0]int_channel_descr_enable_q0;
  wire int_channel_descr_enable_read;
  wire int_channel_descr_enable_read0;
  wire \int_channel_descr_enable_shift0_reg_n_0_[0] ;
  wire \int_channel_descr_enable_shift0_reg_n_0_[1] ;
  wire int_channel_descr_enable_write_i_1_n_0;
  wire int_channel_descr_enable_write_i_2_n_0;
  wire int_channel_descr_enable_write_reg_n_0;
  wire int_channel_descr_error_n_32;
  wire int_channel_descr_error_n_33;
  wire [31:0]int_channel_descr_error_q1;
  wire int_channel_descr_error_read;
  wire int_channel_descr_error_read0;
  wire [31:0]int_channel_descr_len_q1;
  wire int_channel_descr_len_read;
  wire int_channel_descr_len_read0;
  wire int_channel_descr_len_write_i_1_n_0;
  wire int_channel_descr_len_write_reg_n_0;
  wire int_channel_descr_transfered_data_n_0;
  wire int_channel_descr_transfered_data_n_10;
  wire int_channel_descr_transfered_data_n_11;
  wire int_channel_descr_transfered_data_n_12;
  wire int_channel_descr_transfered_data_n_13;
  wire int_channel_descr_transfered_data_n_14;
  wire int_channel_descr_transfered_data_n_15;
  wire int_channel_descr_transfered_data_n_16;
  wire int_channel_descr_transfered_data_n_17;
  wire int_channel_descr_transfered_data_n_18;
  wire int_channel_descr_transfered_data_n_19;
  wire int_channel_descr_transfered_data_n_20;
  wire int_channel_descr_transfered_data_n_21;
  wire int_channel_descr_transfered_data_n_22;
  wire int_channel_descr_transfered_data_n_23;
  wire int_channel_descr_transfered_data_n_24;
  wire int_channel_descr_transfered_data_n_25;
  wire int_channel_descr_transfered_data_n_26;
  wire int_channel_descr_transfered_data_n_27;
  wire int_channel_descr_transfered_data_n_28;
  wire int_channel_descr_transfered_data_n_29;
  wire int_channel_descr_transfered_data_n_30;
  wire int_channel_descr_transfered_data_n_31;
  wire [9:0]int_channel_descr_transfered_data_q1;
  wire int_channel_descr_transfered_data_read;
  wire int_channel_descr_transfered_data_read0;
  wire int_flush_done_i_1_n_0;
  wire int_flush_done_i_3_n_0;
  wire int_flush_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire int_ier13_out;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire int_isr10_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_sw_reset_i_1_n_0;
  wire int_sw_reset_i_2_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire m_axi_mem_BREADY;
  wire [31:0]mem_reg;
  wire [23:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [1:0]mem_reg_3;
  wire [63:0]mem_reg_4;
  wire [1:0]mem_reg_5;
  wire [1:0]mem_reg_6;
  wire [23:0]mem_reg_i_29;
  wire [1:0]n_remaining_channels_tot_4_fu_643_p3;
  wire [1:0]\n_remaining_channels_tot_4_reg_1023_reg[1] ;
  wire \n_remaining_channels_tot_4_reg_1023_reg[2] ;
  wire n_remaining_channels_tot_reg_947;
  wire next_burst;
  wire p_0_in;
  wire [8:2]p_0_in_0;
  wire p_43_in;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata[9]_i_6_n_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [6:0]s_axi_s_axi_ctrl_ARADDR;
  wire s_axi_s_axi_ctrl_ARREADY;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_s_axi_ctrl_AWADDR;
  wire s_axi_s_axi_ctrl_AWREADY;
  wire s_axi_s_axi_ctrl_AWVALID;
  wire s_axi_s_axi_ctrl_BREADY;
  wire s_axi_s_axi_ctrl_BVALID;
  wire [31:0]s_axi_s_axi_ctrl_RDATA;
  wire s_axi_s_axi_ctrl_RREADY;
  wire s_axi_s_axi_ctrl_RVALID;
  wire s_axi_s_axi_ctrl_RVALID_INST_0_i_1_n_0;
  wire [31:0]s_axi_s_axi_ctrl_WDATA;
  wire s_axi_s_axi_ctrl_WREADY;
  wire [3:0]s_axi_s_axi_ctrl_WSTRB;
  wire s_axi_s_axi_ctrl_WVALID;
  wire s_axi_s_axi_ctrl_flush_done;
  wire [31:0]sub_ln186_fu_854_p2;
  wire [1:0]\tmp_dest_V_2_loc_fu_150_reg[1] ;
  wire tmp_last_V_reg_1046;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h5530)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(Q[5]),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[18] [0]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm[1]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(Q[16]),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .O(\ap_CS_fsm_reg[18] [1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(int_channel_descr_error_n_32),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(int_ap_start_reg_0),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in_0[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    channel_descr_done_q0
       (.I0(int_channel_descr_done_q0[24]),
        .I1(int_channel_descr_done_q0[8]),
        .I2(\int_channel_descr_done_shift0_reg_n_0_[0] ),
        .I3(int_channel_descr_done_q0[16]),
        .I4(\int_channel_descr_done_shift0_reg_n_0_[1] ),
        .I5(int_channel_descr_done_q0[0]),
        .O(channel_descr_done_q0__0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    channel_descr_enable_q0
       (.I0(int_channel_descr_enable_q0[24]),
        .I1(int_channel_descr_enable_q0[8]),
        .I2(\int_channel_descr_enable_shift0_reg_n_0_[0] ),
        .I3(int_channel_descr_enable_q0[16]),
        .I4(\int_channel_descr_enable_shift0_reg_n_0_[1] ),
        .I5(int_channel_descr_enable_q0[0]),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h8F)) 
    \dout[31]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(p_0_in_0[6]),
        .I2(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_0_in_0[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_0_in_0[7]),
        .I1(ap_done),
        .I2(int_ap_start1),
        .I3(s_axi_s_axi_ctrl_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    int_ap_start_i_2
       (.I0(int_sw_reset_i_2_n_0),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_s_axi_ctrl_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    int_auto_restart_i_1
       (.I0(s_axi_s_axi_ctrl_WDATA[7]),
        .I1(int_sw_reset_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_s_axi_ctrl_WSTRB[0]),
        .I5(p_0_in_0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram int_channel_descr_addr
       (.DOUTADOUT(int_channel_descr_addr_q1),
        .Q(Q[10]),
        .address1(int_channel_descr_addr_address1),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .channel_descr_addr_address0(channel_descr_addr_address0),
        .channel_descr_addr_q0(channel_descr_addr_q0),
        .mem_reg_0(int_channel_descr_addr_write_reg_n_0),
        .p_43_in(p_43_in),
        .rstate(rstate),
        .s_axi_s_axi_ctrl_ARVALID(s_axi_s_axi_ctrl_ARVALID),
        .s_axi_s_axi_ctrl_WDATA(s_axi_s_axi_ctrl_WDATA),
        .s_axi_s_axi_ctrl_WSTRB(s_axi_s_axi_ctrl_WSTRB),
        .s_axi_s_axi_ctrl_WVALID(s_axi_s_axi_ctrl_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_channel_descr_addr_read_i_1
       (.I0(rstate[1]),
        .I1(s_axi_s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARADDR[6]),
        .I4(s_axi_s_axi_ctrl_ARADDR[5]),
        .I5(s_axi_s_axi_ctrl_ARADDR[4]),
        .O(int_channel_descr_addr_read0));
  FDRE int_channel_descr_addr_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_addr_read0),
        .Q(int_channel_descr_addr_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    int_channel_descr_addr_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_s_axi_ctrl_AWADDR[6]),
        .I2(s_axi_s_axi_ctrl_AWADDR[4]),
        .I3(s_axi_s_axi_ctrl_AWADDR[5]),
        .I4(p_43_in),
        .I5(int_channel_descr_addr_write_reg_n_0),
        .O(int_channel_descr_addr_write_i_1_n_0));
  FDRE int_channel_descr_addr_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_addr_write_i_1_n_0),
        .Q(int_channel_descr_addr_write_reg_n_0),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized1 int_channel_descr_done
       (.CO(CO),
        .D({int_channel_descr_done_n_38,int_channel_descr_done_n_39,int_channel_descr_done_n_40,int_channel_descr_done_n_41,int_channel_descr_done_n_42,int_channel_descr_done_n_43,int_channel_descr_done_n_44,int_channel_descr_done_n_45,int_channel_descr_done_n_46}),
        .DOUTADOUT({int_channel_descr_done_q0[24],int_channel_descr_done_q0[16],int_channel_descr_done_q0[8],int_channel_descr_done_q0[0]}),
        .DOUTBDOUT({int_channel_descr_done_q1[31:10],int_channel_descr_done_q1[4]}),
        .E(channel_descr_done_ce0),
        .Q({Q[14:13],Q[9],Q[7:6],Q[4:0]}),
        .address1(int_channel_descr_addr_address1[0]),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] [4:2]),
        .\ap_CS_fsm_reg[1] (int_channel_descr_done_n_36),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ar_hs(ar_hs),
        .channel_descr_done_address0(channel_descr_done_address0),
        .channel_descr_done_q0__0(channel_descr_done_q0__0),
        .channel_descr_enable_load_3_reg_1069(channel_descr_enable_load_3_reg_1069),
        .channel_error_reg_486(channel_error_reg_486),
        .\channel_error_reg_486_reg[0] (E),
        .\dataPkt_dest_416_reg_520_reg[1] (\dataPkt_dest_416_reg_520_reg[1] ),
        .int_ap_ready(int_ap_ready),
        .int_channel_descr_done_read(int_channel_descr_done_read),
        .\int_channel_descr_done_shift0_reg[0] (mem_reg_1),
        .\int_channel_descr_done_shift0_reg[0]_0 (int_channel_descr_error_n_33),
        .\int_channel_descr_done_shift0_reg[1] (\int_channel_descr_done_shift0_reg[1]_0 ),
        .\int_channel_descr_done_shift0_reg[1]_0 (mem_reg_2),
        .int_channel_descr_error_read(int_channel_descr_error_read),
        .interrupt(interrupt),
        .mem_reg_0(mem_reg_4),
        .mem_reg_1(int_channel_descr_done_write_reg_n_0),
        .mem_reg_i_29_0(mem_reg_i_29),
        .p_0_in_0({p_0_in_0[8:6],p_0_in_0[2]}),
        .p_43_in(p_43_in),
        .q1({int_channel_descr_transfered_data_q1[9:5],int_channel_descr_transfered_data_q1[3:0]}),
        .\rdata_reg[0] (\rdata[0]_i_3_n_0 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_4_n_0 ),
        .\rdata_reg[0]_1 (int_channel_descr_enable_n_14),
        .\rdata_reg[0]_2 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_3_n_0 ),
        .\rdata_reg[1]_0 (int_channel_descr_enable_n_15),
        .\rdata_reg[2] (int_channel_descr_enable_n_16),
        .\rdata_reg[2]_0 (\rdata[9]_i_5_n_0 ),
        .\rdata_reg[3] (int_channel_descr_enable_n_17),
        .\rdata_reg[5] (int_channel_descr_enable_n_41),
        .\rdata_reg[5]_0 (flush),
        .\rdata_reg[6] (int_channel_descr_enable_n_42),
        .\rdata_reg[7] (int_channel_descr_enable_n_43),
        .\rdata_reg[8] (int_channel_descr_enable_n_44),
        .\rdata_reg[9] (int_channel_descr_enable_n_45),
        .\rdata_reg[9]_0 (\rdata[9]_i_6_n_0 ),
        .\rdata_reg[9]_1 ({int_channel_descr_error_q1[9:5],int_channel_descr_error_q1[3:0]}),
        .rstate(rstate),
        .s_axi_s_axi_ctrl_ARVALID(s_axi_s_axi_ctrl_ARVALID),
        .s_axi_s_axi_ctrl_WDATA(s_axi_s_axi_ctrl_WDATA),
        .s_axi_s_axi_ctrl_WSTRB(s_axi_s_axi_ctrl_WSTRB),
        .s_axi_s_axi_ctrl_WVALID(s_axi_s_axi_ctrl_WVALID),
        .\tmp_dest_V_2_loc_fu_150_reg[1] (\tmp_dest_V_2_loc_fu_150_reg[1] ),
        .tmp_last_V_reg_1046(tmp_last_V_reg_1046),
        .wstate(wstate));
  LUT5 #(
    .INIT(32'h00800000)) 
    int_channel_descr_done_read_i_1
       (.I0(s_axi_s_axi_ctrl_ARADDR[5]),
        .I1(s_axi_s_axi_ctrl_ARADDR[4]),
        .I2(s_axi_s_axi_ctrl_ARADDR[3]),
        .I3(s_axi_s_axi_ctrl_ARADDR[6]),
        .I4(ar_hs),
        .O(int_channel_descr_done_read0));
  FDRE int_channel_descr_done_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_done_read0),
        .Q(int_channel_descr_done_read),
        .R(ap_rst_n_inv));
  FDRE \int_channel_descr_done_shift0_reg[0] 
       (.C(ap_clk),
        .CE(channel_descr_done_ce0),
        .D(channel_descr_done_address0[0]),
        .Q(\int_channel_descr_done_shift0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_channel_descr_done_shift0_reg[1] 
       (.C(ap_clk),
        .CE(channel_descr_done_ce0),
        .D(channel_descr_done_address0[1]),
        .Q(\int_channel_descr_done_shift0_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    int_channel_descr_done_write_i_1
       (.I0(s_axi_s_axi_ctrl_AWADDR[4]),
        .I1(s_axi_s_axi_ctrl_AWADDR[5]),
        .I2(s_axi_s_axi_ctrl_AWADDR[3]),
        .I3(int_channel_descr_enable_write_i_2_n_0),
        .I4(p_43_in),
        .I5(int_channel_descr_done_write_reg_n_0),
        .O(int_channel_descr_done_write_i_1_n_0));
  FDRE int_channel_descr_done_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_done_write_i_1_n_0),
        .Q(int_channel_descr_done_write_reg_n_0),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized0 int_channel_descr_enable
       (.D(D),
        .DOUTADOUT(int_channel_descr_len_q1),
        .DOUTBDOUT({int_channel_descr_enable_q0[24],int_channel_descr_enable_q0[16],int_channel_descr_enable_q0[8],int_channel_descr_enable_q0[0]}),
        .E(channel_descr_enable_ce0),
        .Q({Q[6:4],Q[2:1]}),
        .RX_stream_TVALID_int_regslice(RX_stream_TVALID_int_regslice),
        .address1(int_channel_descr_addr_address1[0]),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ar_hs(ar_hs),
        .channel_descr_enable_load_3_reg_1069(channel_descr_enable_load_3_reg_1069),
        .channel_descr_enable_load_reg_973(channel_descr_enable_load_reg_973),
        .int_channel_descr_addr_read(int_channel_descr_addr_read),
        .int_channel_descr_addr_read_reg({int_channel_descr_enable_n_18,int_channel_descr_enable_n_19,int_channel_descr_enable_n_20,int_channel_descr_enable_n_21,int_channel_descr_enable_n_22,int_channel_descr_enable_n_23,int_channel_descr_enable_n_24,int_channel_descr_enable_n_25,int_channel_descr_enable_n_26,int_channel_descr_enable_n_27,int_channel_descr_enable_n_28,int_channel_descr_enable_n_29,int_channel_descr_enable_n_30,int_channel_descr_enable_n_31,int_channel_descr_enable_n_32,int_channel_descr_enable_n_33,int_channel_descr_enable_n_34,int_channel_descr_enable_n_35,int_channel_descr_enable_n_36,int_channel_descr_enable_n_37,int_channel_descr_enable_n_38,int_channel_descr_enable_n_39,int_channel_descr_enable_n_40}),
        .int_channel_descr_enable_read(int_channel_descr_enable_read),
        .int_channel_descr_len_read(int_channel_descr_len_read),
        .int_channel_descr_len_read_reg(int_channel_descr_enable_n_14),
        .int_channel_descr_len_read_reg_0(int_channel_descr_enable_n_15),
        .int_channel_descr_len_read_reg_1(int_channel_descr_enable_n_16),
        .int_channel_descr_len_read_reg_2(int_channel_descr_enable_n_17),
        .int_channel_descr_len_read_reg_3(int_channel_descr_enable_n_41),
        .int_channel_descr_len_read_reg_4(int_channel_descr_enable_n_42),
        .int_channel_descr_len_read_reg_5(int_channel_descr_enable_n_43),
        .int_channel_descr_len_read_reg_6(int_channel_descr_enable_n_44),
        .int_channel_descr_len_read_reg_7(int_channel_descr_enable_n_45),
        .mem_reg_0(int_channel_descr_done_n_36),
        .mem_reg_1(\ap_CS_fsm_reg[0] ),
        .mem_reg_2(int_channel_descr_enable_write_reg_n_0),
        .n_remaining_channels_tot_4_fu_643_p3(n_remaining_channels_tot_4_fu_643_p3),
        .\n_remaining_channels_tot_4_reg_1023_reg[1] (\n_remaining_channels_tot_4_reg_1023_reg[1] ),
        .\n_remaining_channels_tot_4_reg_1023_reg[2] (\n_remaining_channels_tot_4_reg_1023_reg[2] ),
        .n_remaining_channels_tot_reg_947(n_remaining_channels_tot_reg_947),
        .p_0_in(p_0_in),
        .p_43_in(p_43_in),
        .\rdata_reg[10] (int_channel_descr_transfered_data_n_10),
        .\rdata_reg[11] (int_channel_descr_transfered_data_n_11),
        .\rdata_reg[12] (int_channel_descr_transfered_data_n_12),
        .\rdata_reg[13] (int_channel_descr_transfered_data_n_13),
        .\rdata_reg[14] (int_channel_descr_transfered_data_n_14),
        .\rdata_reg[15] (int_channel_descr_transfered_data_n_15),
        .\rdata_reg[16] (int_channel_descr_transfered_data_n_16),
        .\rdata_reg[17] (int_channel_descr_transfered_data_n_17),
        .\rdata_reg[18] (int_channel_descr_transfered_data_n_18),
        .\rdata_reg[19] (int_channel_descr_transfered_data_n_19),
        .\rdata_reg[20] (int_channel_descr_transfered_data_n_20),
        .\rdata_reg[21] (int_channel_descr_transfered_data_n_21),
        .\rdata_reg[22] (int_channel_descr_transfered_data_n_22),
        .\rdata_reg[23] (int_channel_descr_transfered_data_n_23),
        .\rdata_reg[24] (int_channel_descr_transfered_data_n_24),
        .\rdata_reg[25] (int_channel_descr_transfered_data_n_25),
        .\rdata_reg[26] (int_channel_descr_transfered_data_n_26),
        .\rdata_reg[27] (int_channel_descr_transfered_data_n_27),
        .\rdata_reg[28] (int_channel_descr_transfered_data_n_28),
        .\rdata_reg[29] (int_channel_descr_transfered_data_n_29),
        .\rdata_reg[30] (int_channel_descr_transfered_data_n_30),
        .\rdata_reg[31] (int_channel_descr_addr_q1),
        .\rdata_reg[31]_0 (int_channel_descr_transfered_data_n_31),
        .\rdata_reg[4] (int_channel_descr_transfered_data_n_0),
        .rstate(rstate),
        .s_axi_s_axi_ctrl_ARVALID(s_axi_s_axi_ctrl_ARVALID),
        .s_axi_s_axi_ctrl_WDATA(s_axi_s_axi_ctrl_WDATA),
        .s_axi_s_axi_ctrl_WSTRB(s_axi_s_axi_ctrl_WSTRB),
        .s_axi_s_axi_ctrl_WVALID(s_axi_s_axi_ctrl_WVALID),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    int_channel_descr_enable_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_s_axi_ctrl_ARADDR[6]),
        .I2(s_axi_s_axi_ctrl_ARADDR[4]),
        .I3(s_axi_s_axi_ctrl_ARADDR[5]),
        .I4(s_axi_s_axi_ctrl_ARADDR[3]),
        .O(int_channel_descr_enable_read0));
  FDRE int_channel_descr_enable_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_enable_read0),
        .Q(int_channel_descr_enable_read),
        .R(ap_rst_n_inv));
  FDRE \int_channel_descr_enable_shift0_reg[0] 
       (.C(ap_clk),
        .CE(channel_descr_enable_ce0),
        .D(channel_descr_enable_address0[0]),
        .Q(\int_channel_descr_enable_shift0_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_channel_descr_enable_shift0_reg[1] 
       (.C(ap_clk),
        .CE(channel_descr_enable_ce0),
        .D(channel_descr_enable_address0[1]),
        .Q(\int_channel_descr_enable_shift0_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    int_channel_descr_enable_write_i_1
       (.I0(s_axi_s_axi_ctrl_AWADDR[4]),
        .I1(s_axi_s_axi_ctrl_AWADDR[5]),
        .I2(s_axi_s_axi_ctrl_AWADDR[3]),
        .I3(int_channel_descr_enable_write_i_2_n_0),
        .I4(p_43_in),
        .I5(int_channel_descr_enable_write_reg_n_0),
        .O(int_channel_descr_enable_write_i_1_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    int_channel_descr_enable_write_i_2
       (.I0(wstate[0]),
        .I1(s_axi_s_axi_ctrl_AWVALID),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_AWADDR[6]),
        .O(int_channel_descr_enable_write_i_2_n_0));
  FDRE int_channel_descr_enable_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_enable_write_i_1_n_0),
        .Q(int_channel_descr_enable_write_reg_n_0),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized2 int_channel_descr_error
       (.Q({Q[16:15],Q[4:1]}),
        .address1(int_channel_descr_addr_address1[0]),
        .\ap_CS_fsm_reg[2] (int_channel_descr_error_n_32),
        .\ap_CS_fsm_reg[2]_0 (int_channel_descr_error_n_33),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_channel_descr_error_q1(int_channel_descr_error_q1),
        .mem_reg_0(int_channel_descr_done_n_36),
        .mem_reg_1(mem_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_channel_descr_error_read_i_1
       (.I0(ar_hs),
        .I1(s_axi_s_axi_ctrl_ARADDR[6]),
        .I2(s_axi_s_axi_ctrl_ARADDR[4]),
        .I3(s_axi_s_axi_ctrl_ARADDR[5]),
        .I4(s_axi_s_axi_ctrl_ARADDR[3]),
        .O(int_channel_descr_error_read0));
  FDRE int_channel_descr_error_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_error_read0),
        .Q(int_channel_descr_error_read),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram_0 int_channel_descr_len
       (.DOUTADOUT(int_channel_descr_len_q1),
        .Q({Q[11],Q[8]}),
        .address1(int_channel_descr_addr_address1),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .channel_descr_len_ce0(channel_descr_len_ce0),
        .grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_5),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(mem_reg_1),
        .mem_reg_5(int_channel_descr_len_write_reg_n_0),
        .p_43_in(p_43_in),
        .rstate(rstate),
        .s_axi_s_axi_ctrl_ARVALID(s_axi_s_axi_ctrl_ARVALID),
        .s_axi_s_axi_ctrl_WDATA(s_axi_s_axi_ctrl_WDATA),
        .s_axi_s_axi_ctrl_WSTRB(s_axi_s_axi_ctrl_WSTRB),
        .s_axi_s_axi_ctrl_WVALID(s_axi_s_axi_ctrl_WVALID),
        .sub_ln186_fu_854_p2(sub_ln186_fu_854_p2),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    int_channel_descr_len_read_i_1
       (.I0(rstate[1]),
        .I1(s_axi_s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARADDR[5]),
        .I4(s_axi_s_axi_ctrl_ARADDR[4]),
        .I5(s_axi_s_axi_ctrl_ARADDR[6]),
        .O(int_channel_descr_len_read0));
  FDRE int_channel_descr_len_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_len_read0),
        .Q(int_channel_descr_len_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    int_channel_descr_len_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_s_axi_ctrl_AWADDR[6]),
        .I2(s_axi_s_axi_ctrl_AWADDR[4]),
        .I3(s_axi_s_axi_ctrl_AWADDR[5]),
        .I4(p_43_in),
        .I5(int_channel_descr_len_write_reg_n_0),
        .O(int_channel_descr_len_write_i_1_n_0));
  FDRE int_channel_descr_len_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_len_write_i_1_n_0),
        .Q(int_channel_descr_len_write_reg_n_0),
        .R(ap_rst_n_inv));
  tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized3 int_channel_descr_transfered_data
       (.DOUTBDOUT({int_channel_descr_done_q1[31:10],int_channel_descr_done_q1[4]}),
        .Q({Q[12],Q[4:0]}),
        .address1(int_channel_descr_addr_address1),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ar_hs(ar_hs),
        .int_channel_descr_done_read(int_channel_descr_done_read),
        .int_channel_descr_error_q1({int_channel_descr_error_q1[31:10],int_channel_descr_error_q1[4]}),
        .int_channel_descr_error_read(int_channel_descr_error_read),
        .int_channel_descr_error_read_reg(int_channel_descr_transfered_data_n_0),
        .int_channel_descr_error_read_reg_0(int_channel_descr_transfered_data_n_10),
        .int_channel_descr_error_read_reg_1(int_channel_descr_transfered_data_n_11),
        .int_channel_descr_error_read_reg_10(int_channel_descr_transfered_data_n_20),
        .int_channel_descr_error_read_reg_11(int_channel_descr_transfered_data_n_21),
        .int_channel_descr_error_read_reg_12(int_channel_descr_transfered_data_n_22),
        .int_channel_descr_error_read_reg_13(int_channel_descr_transfered_data_n_23),
        .int_channel_descr_error_read_reg_14(int_channel_descr_transfered_data_n_24),
        .int_channel_descr_error_read_reg_15(int_channel_descr_transfered_data_n_25),
        .int_channel_descr_error_read_reg_16(int_channel_descr_transfered_data_n_26),
        .int_channel_descr_error_read_reg_17(int_channel_descr_transfered_data_n_27),
        .int_channel_descr_error_read_reg_18(int_channel_descr_transfered_data_n_28),
        .int_channel_descr_error_read_reg_19(int_channel_descr_transfered_data_n_29),
        .int_channel_descr_error_read_reg_2(int_channel_descr_transfered_data_n_12),
        .int_channel_descr_error_read_reg_20(int_channel_descr_transfered_data_n_30),
        .int_channel_descr_error_read_reg_21(int_channel_descr_transfered_data_n_31),
        .int_channel_descr_error_read_reg_3(int_channel_descr_transfered_data_n_13),
        .int_channel_descr_error_read_reg_4(int_channel_descr_transfered_data_n_14),
        .int_channel_descr_error_read_reg_5(int_channel_descr_transfered_data_n_15),
        .int_channel_descr_error_read_reg_6(int_channel_descr_transfered_data_n_16),
        .int_channel_descr_error_read_reg_7(int_channel_descr_transfered_data_n_17),
        .int_channel_descr_error_read_reg_8(int_channel_descr_transfered_data_n_18),
        .int_channel_descr_error_read_reg_9(int_channel_descr_transfered_data_n_19),
        .mem_reg_0(mem_reg_3),
        .mem_reg_1(int_channel_descr_done_n_36),
        .mem_reg_2({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .q1({int_channel_descr_transfered_data_q1[9:5],int_channel_descr_transfered_data_q1[3:0]}),
        .rstate(rstate),
        .s_axi_s_axi_ctrl_ARADDR(s_axi_s_axi_ctrl_ARADDR[3:2]),
        .s_axi_s_axi_ctrl_ARVALID(s_axi_s_axi_ctrl_ARVALID),
        .sub_ln186_fu_854_p2(sub_ln186_fu_854_p2));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    int_channel_descr_transfered_data_read_i_1
       (.I0(rstate[1]),
        .I1(s_axi_s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARADDR[6]),
        .I4(s_axi_s_axi_ctrl_ARADDR[4]),
        .I5(s_axi_s_axi_ctrl_ARADDR[5]),
        .O(int_channel_descr_transfered_data_read0));
  FDRE int_channel_descr_transfered_data_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_channel_descr_transfered_data_read0),
        .Q(int_channel_descr_transfered_data_read),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    int_flush_done_i_1
       (.I0(s_axi_s_axi_ctrl_flush_done),
        .I1(int_task_ap_done0),
        .I2(p_0_in_0[6]),
        .O(int_flush_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_flush_done_i_2
       (.I0(s_axi_s_axi_ctrl_ARADDR[4]),
        .I1(s_axi_s_axi_ctrl_ARADDR[5]),
        .I2(s_axi_s_axi_ctrl_ARADDR[6]),
        .I3(s_axi_s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_s_axi_ctrl_ARADDR[2]),
        .I5(int_flush_done_i_3_n_0),
        .O(int_task_ap_done0));
  LUT5 #(
    .INIT(32'h00000100)) 
    int_flush_done_i_3
       (.I0(s_axi_s_axi_ctrl_ARADDR[0]),
        .I1(s_axi_s_axi_ctrl_ARADDR[1]),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(int_flush_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_flush_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_flush_done_i_1_n_0),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    int_flush_i_1
       (.I0(p_0_in_0[8]),
        .I1(s_axi_s_axi_ctrl_WDATA[5]),
        .I2(int_ap_start1),
        .I3(flush),
        .O(int_flush_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_flush_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_flush_i_1_n_0),
        .Q(flush),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_s_axi_ctrl_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_s_axi_ctrl_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_sw_reset_i_2_n_0),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_s_axi_ctrl_WSTRB[0]),
        .I3(int_sw_reset_i_2_n_0),
        .O(int_ier13_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier13_out),
        .D(s_axi_s_axi_ctrl_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier13_out),
        .D(s_axi_s_axi_ctrl_WDATA[1]),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_s_axi_ctrl_WDATA[0]),
        .I1(int_isr10_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_s_axi_ctrl_WSTRB[0]),
        .I3(int_sw_reset_i_2_n_0),
        .O(int_isr10_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_s_axi_ctrl_WDATA[1]),
        .I1(int_isr10_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    int_sw_reset_i_1
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_sw_reset_i_2_n_0),
        .I3(s_axi_s_axi_ctrl_WDATA[8]),
        .I4(s_axi_s_axi_ctrl_WSTRB[1]),
        .I5(p_0_in_0[8]),
        .O(int_sw_reset_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_sw_reset_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(p_43_in),
        .O(int_sw_reset_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_sw_reset_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_sw_reset_i_1_n_0),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_0_in_0[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_mem_BREADY_INST_0
       (.I0(flush),
        .I1(BREADYFromWriteUnit),
        .O(m_axi_mem_BREADY));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \n_remaining_channels_fu_146[2]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rdata[0]_i_3 
       (.I0(ar_hs),
        .I1(s_axi_s_axi_ctrl_ARADDR[1]),
        .I2(s_axi_s_axi_ctrl_ARADDR[0]),
        .I3(s_axi_s_axi_ctrl_ARADDR[5]),
        .I4(s_axi_s_axi_ctrl_ARADDR[4]),
        .I5(s_axi_s_axi_ctrl_ARADDR[6]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_s_axi_ctrl_ARADDR[2]),
        .I3(s_axi_s_axi_ctrl_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h80AA800A80A08000)) 
    \rdata[1]_i_3 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(s_axi_s_axi_ctrl_ARADDR[3]),
        .I3(s_axi_s_axi_ctrl_ARADDR[2]),
        .I4(\int_ier_reg_n_0_[1] ),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(int_channel_descr_addr_read),
        .I2(int_channel_descr_len_read),
        .I3(int_channel_descr_enable_read),
        .I4(int_channel_descr_transfered_data_read),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_3 
       (.I0(int_channel_descr_done_read),
        .I1(int_channel_descr_error_read),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFE00FEFE)) 
    \rdata[9]_i_3 
       (.I0(int_channel_descr_enable_read),
        .I1(int_channel_descr_len_read),
        .I2(int_channel_descr_addr_read),
        .I3(rstate[0]),
        .I4(s_axi_s_axi_ctrl_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[9]_i_5 
       (.I0(\rdata[0]_i_3_n_0 ),
        .I1(s_axi_s_axi_ctrl_ARADDR[2]),
        .I2(s_axi_s_axi_ctrl_ARADDR[3]),
        .O(\rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FB)) 
    \rdata[9]_i_6 
       (.I0(rstate[1]),
        .I1(s_axi_s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(\rdata[9]_i_6_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_46),
        .Q(s_axi_s_axi_ctrl_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_39),
        .Q(s_axi_s_axi_ctrl_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_38),
        .Q(s_axi_s_axi_ctrl_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_37),
        .Q(s_axi_s_axi_ctrl_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_36),
        .Q(s_axi_s_axi_ctrl_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_35),
        .Q(s_axi_s_axi_ctrl_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_34),
        .Q(s_axi_s_axi_ctrl_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_33),
        .Q(s_axi_s_axi_ctrl_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_32),
        .Q(s_axi_s_axi_ctrl_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_31),
        .Q(s_axi_s_axi_ctrl_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_30),
        .Q(s_axi_s_axi_ctrl_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_45),
        .Q(s_axi_s_axi_ctrl_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_29),
        .Q(s_axi_s_axi_ctrl_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_28),
        .Q(s_axi_s_axi_ctrl_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_27),
        .Q(s_axi_s_axi_ctrl_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_26),
        .Q(s_axi_s_axi_ctrl_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_25),
        .Q(s_axi_s_axi_ctrl_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_24),
        .Q(s_axi_s_axi_ctrl_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_23),
        .Q(s_axi_s_axi_ctrl_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_22),
        .Q(s_axi_s_axi_ctrl_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_21),
        .Q(s_axi_s_axi_ctrl_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_20),
        .Q(s_axi_s_axi_ctrl_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_44),
        .Q(s_axi_s_axi_ctrl_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_19),
        .Q(s_axi_s_axi_ctrl_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_18),
        .Q(s_axi_s_axi_ctrl_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_43),
        .Q(s_axi_s_axi_ctrl_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_enable_n_40),
        .Q(s_axi_s_axi_ctrl_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_42),
        .Q(s_axi_s_axi_ctrl_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_41),
        .Q(s_axi_s_axi_ctrl_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_40),
        .Q(s_axi_s_axi_ctrl_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_39),
        .Q(s_axi_s_axi_ctrl_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_channel_descr_done_n_38),
        .Q(s_axi_s_axi_ctrl_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00007F2A)) 
    \rstate[0]_i_1 
       (.I0(rstate[0]),
        .I1(s_axi_s_axi_ctrl_RVALID),
        .I2(s_axi_s_axi_ctrl_RREADY),
        .I3(s_axi_s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_s_axi_ctrl_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_s_axi_ctrl_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_s_axi_ctrl_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_s_axi_ctrl_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_s_axi_ctrl_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_s_axi_ctrl_BVALID));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    s_axi_s_axi_ctrl_RVALID_INST_0
       (.I0(int_channel_descr_done_read),
        .I1(int_channel_descr_error_read),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(int_channel_descr_transfered_data_read),
        .I5(s_axi_s_axi_ctrl_RVALID_INST_0_i_1_n_0),
        .O(s_axi_s_axi_ctrl_RVALID));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_s_axi_ctrl_RVALID_INST_0_i_1
       (.I0(int_channel_descr_addr_read),
        .I1(int_channel_descr_len_read),
        .I2(int_channel_descr_enable_read),
        .O(s_axi_s_axi_ctrl_RVALID_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_s_axi_ctrl_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_s_axi_ctrl_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[6]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_s_axi_ctrl_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_s_axi_ctrl_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_s_axi_ctrl_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_s_axi_ctrl_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_s_axi_ctrl_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_s_axi_ctrl_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_s_axi_ctrl_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_s_axi_ctrl_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \wstate[0]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_s_axi_ctrl_WVALID),
        .I2(wstate[0]),
        .I3(s_axi_s_axi_ctrl_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h05300500)) 
    \wstate[1]_i_1 
       (.I0(s_axi_s_axi_ctrl_BREADY),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_s_axi_ctrl_WVALID),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_s_axi_ctrl_s_axi_ram" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram
   (DOUTADOUT,
    channel_descr_addr_q0,
    ap_clk,
    Q,
    address1,
    channel_descr_addr_address0,
    s_axi_s_axi_ctrl_WDATA,
    mem_reg_0,
    ar_hs,
    wstate,
    s_axi_s_axi_ctrl_WVALID,
    s_axi_s_axi_ctrl_WSTRB,
    p_43_in,
    rstate,
    s_axi_s_axi_ctrl_ARVALID);
  output [31:0]DOUTADOUT;
  output [31:0]channel_descr_addr_q0;
  input ap_clk;
  input [0:0]Q;
  input [1:0]address1;
  input [1:0]channel_descr_addr_address0;
  input [31:0]s_axi_s_axi_ctrl_WDATA;
  input mem_reg_0;
  input ar_hs;
  input [1:0]wstate;
  input s_axi_s_axi_ctrl_WVALID;
  input [3:0]s_axi_s_axi_ctrl_WSTRB;
  input p_43_in;
  input [1:0]rstate;
  input s_axi_s_axi_ctrl_ARVALID;

  wire [31:0]DOUTADOUT;
  wire [0:0]Q;
  wire [1:0]address1;
  wire ap_clk;
  wire ar_hs;
  wire [1:0]channel_descr_addr_address0;
  wire [31:0]channel_descr_addr_q0;
  wire [3:0]int_channel_descr_addr_be1;
  wire int_channel_descr_addr_ce1;
  wire mem_reg_0;
  wire [31:24]p_1_in;
  wire p_43_in;
  wire [1:0]rstate;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [31:0]s_axi_s_axi_ctrl_WDATA;
  wire [3:0]s_axi_s_axi_ctrl_WSTRB;
  wire s_axi_s_axi_ctrl_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,channel_descr_addr_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DINADIN({p_1_in,s_axi_s_axi_ctrl_WDATA[23:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(channel_descr_addr_q0),
        .DOUTPADOUTP(NLW_mem_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(int_channel_descr_addr_ce1),
        .ENBWREN(Q),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA(int_channel_descr_addr_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1
       (.I0(s_axi_s_axi_ctrl_WVALID),
        .I1(mem_reg_0),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(int_channel_descr_addr_ce1));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_11__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_12__1
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_s_axi_ctrl_WVALID),
        .I5(s_axi_s_axi_ctrl_WSTRB[3]),
        .O(int_channel_descr_addr_be1[3]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_13__1
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_s_axi_ctrl_WVALID),
        .I5(s_axi_s_axi_ctrl_WSTRB[2]),
        .O(int_channel_descr_addr_be1[2]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_14__1
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_s_axi_ctrl_WVALID),
        .I5(s_axi_s_axi_ctrl_WSTRB[1]),
        .O(int_channel_descr_addr_be1[1]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_15__0
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_s_axi_ctrl_WVALID),
        .I5(s_axi_s_axi_ctrl_WSTRB[0]),
        .O(int_channel_descr_addr_be1[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_4__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[31]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[30]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(p_43_in),
        .I2(mem_reg_0),
        .I3(s_axi_s_axi_ctrl_WDATA[26]),
        .O(p_1_in[26]));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_s_axi_ctrl_s_axi_ram" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram_0
   (DOUTADOUT,
    mem_reg_0,
    mem_reg_1,
    sub_ln186_fu_854_p2,
    ap_clk,
    channel_descr_len_ce0,
    address1,
    s_axi_s_axi_ctrl_WDATA,
    mem_reg_2,
    Q,
    mem_reg_3,
    mem_reg_4,
    grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out,
    ar_hs,
    wstate,
    s_axi_s_axi_ctrl_WVALID,
    mem_reg_5,
    s_axi_s_axi_ctrl_WSTRB,
    p_43_in,
    rstate,
    s_axi_s_axi_ctrl_ARVALID);
  output [31:0]DOUTADOUT;
  output [31:0]mem_reg_0;
  output [23:0]mem_reg_1;
  output [31:0]sub_ln186_fu_854_p2;
  input ap_clk;
  input channel_descr_len_ce0;
  input [1:0]address1;
  input [31:0]s_axi_s_axi_ctrl_WDATA;
  input [1:0]mem_reg_2;
  input [1:0]Q;
  input mem_reg_3;
  input mem_reg_4;
  input [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  input ar_hs;
  input [1:0]wstate;
  input s_axi_s_axi_ctrl_WVALID;
  input mem_reg_5;
  input [3:0]s_axi_s_axi_ctrl_WSTRB;
  input p_43_in;
  input [1:0]rstate;
  input s_axi_s_axi_ctrl_ARVALID;

  wire [31:0]DOUTADOUT;
  wire [1:0]Q;
  wire [1:0]address1;
  wire ap_clk;
  wire ar_hs;
  wire [1:0]channel_descr_len_address0;
  wire channel_descr_len_ce0;
  wire [31:0]grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out;
  wire [3:0]int_channel_descr_len_be1;
  wire int_channel_descr_len_ce1;
  wire [31:0]mem_reg_0;
  wire [23:0]mem_reg_1;
  wire [1:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_37_n_1;
  wire mem_reg_i_37_n_2;
  wire mem_reg_i_37_n_3;
  wire mem_reg_i_37_n_4;
  wire mem_reg_i_37_n_5;
  wire mem_reg_i_37_n_6;
  wire mem_reg_i_37_n_7;
  wire mem_reg_i_38__0_n_0;
  wire mem_reg_i_38__0_n_1;
  wire mem_reg_i_38__0_n_2;
  wire mem_reg_i_38__0_n_3;
  wire mem_reg_i_38__0_n_4;
  wire mem_reg_i_38__0_n_5;
  wire mem_reg_i_38__0_n_6;
  wire mem_reg_i_38__0_n_7;
  wire mem_reg_i_39__0_n_1;
  wire mem_reg_i_39__0_n_2;
  wire mem_reg_i_39__0_n_3;
  wire mem_reg_i_39__0_n_4;
  wire mem_reg_i_39__0_n_5;
  wire mem_reg_i_39__0_n_6;
  wire mem_reg_i_39__0_n_7;
  wire mem_reg_i_40__0_n_0;
  wire mem_reg_i_40__0_n_1;
  wire mem_reg_i_40__0_n_2;
  wire mem_reg_i_40__0_n_3;
  wire mem_reg_i_40__0_n_4;
  wire mem_reg_i_40__0_n_5;
  wire mem_reg_i_40__0_n_6;
  wire mem_reg_i_40__0_n_7;
  wire mem_reg_i_41__0_n_0;
  wire mem_reg_i_42__0_n_0;
  wire mem_reg_i_43__0_n_0;
  wire mem_reg_i_44__0_n_0;
  wire mem_reg_i_45__0_n_0;
  wire mem_reg_i_46__0_n_0;
  wire mem_reg_i_47__0_n_0;
  wire mem_reg_i_48__0_n_0;
  wire mem_reg_i_49__0_n_0;
  wire mem_reg_i_50__0_n_0;
  wire mem_reg_i_51__0_n_0;
  wire mem_reg_i_52__0_n_0;
  wire mem_reg_i_53__0_n_0;
  wire mem_reg_i_54__0_n_0;
  wire mem_reg_i_55__0_n_0;
  wire mem_reg_i_56__0_n_0;
  wire mem_reg_i_57__0_n_0;
  wire mem_reg_i_58__0_n_0;
  wire mem_reg_i_59__0_n_0;
  wire mem_reg_i_60__0_n_0;
  wire mem_reg_i_61__0_n_0;
  wire mem_reg_i_62__0_n_0;
  wire mem_reg_i_63__0_n_0;
  wire mem_reg_i_64__0_n_0;
  wire mem_reg_i_65__0_n_0;
  wire mem_reg_i_66__0_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_71_n_0;
  wire mem_reg_i_72_n_0;
  wire mem_reg_n_123;
  wire mem_reg_n_124;
  wire mem_reg_n_125;
  wire mem_reg_n_126;
  wire mem_reg_n_127;
  wire mem_reg_n_128;
  wire mem_reg_n_129;
  wire mem_reg_n_130;
  wire mem_reg_n_131;
  wire [31:24]p_1_in;
  wire p_43_in;
  wire [1:0]rstate;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [31:0]s_axi_s_axi_ctrl_WDATA;
  wire [3:0]s_axi_s_axi_ctrl_WSTRB;
  wire s_axi_s_axi_ctrl_WVALID;
  wire [31:0]sub_ln186_fu_854_p2;
  wire [1:0]wstate;
  wire [22:0]zext_ln1514_fu_700_p1;
  wire \zext_ln53_reg_1092[7]_i_2_n_0 ;
  wire \zext_ln53_reg_1092[7]_i_3_n_0 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_0 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_1 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_2 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_3 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_4 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_5 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_6 ;
  wire \zext_ln53_reg_1092_reg[15]_i_1_n_7 ;
  wire \zext_ln53_reg_1092_reg[23]_i_1_n_2 ;
  wire \zext_ln53_reg_1092_reg[23]_i_1_n_3 ;
  wire \zext_ln53_reg_1092_reg[23]_i_1_n_4 ;
  wire \zext_ln53_reg_1092_reg[23]_i_1_n_5 ;
  wire \zext_ln53_reg_1092_reg[23]_i_1_n_6 ;
  wire \zext_ln53_reg_1092_reg[23]_i_1_n_7 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_0 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_1 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_2 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_3 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_4 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_5 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_6 ;
  wire \zext_ln53_reg_1092_reg[7]_i_1_n_7 ;
  wire NLW_mem_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_mem_reg_i_39__0_CO_UNCONNECTED;
  wire [6:6]\NLW_zext_ln53_reg_1092_reg[23]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_zext_ln53_reg_1092_reg[23]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[0]_i_1 
       (.I0(mem_reg_n_131),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .O(mem_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[10]_i_1 
       (.I0(zext_ln1514_fu_700_p1[1]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[10]),
        .O(mem_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[11]_i_1 
       (.I0(zext_ln1514_fu_700_p1[2]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[11]),
        .O(mem_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[12]_i_1 
       (.I0(zext_ln1514_fu_700_p1[3]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[12]),
        .O(mem_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[13]_i_1 
       (.I0(zext_ln1514_fu_700_p1[4]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[13]),
        .O(mem_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[14]_i_1 
       (.I0(zext_ln1514_fu_700_p1[5]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[14]),
        .O(mem_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[15]_i_1 
       (.I0(zext_ln1514_fu_700_p1[6]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[15]),
        .O(mem_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[16]_i_1 
       (.I0(zext_ln1514_fu_700_p1[7]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[16]),
        .O(mem_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[17]_i_1 
       (.I0(zext_ln1514_fu_700_p1[8]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[17]),
        .O(mem_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[18]_i_1 
       (.I0(zext_ln1514_fu_700_p1[9]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[18]),
        .O(mem_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[19]_i_1 
       (.I0(zext_ln1514_fu_700_p1[10]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[19]),
        .O(mem_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[1]_i_1 
       (.I0(mem_reg_n_130),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .O(mem_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[20]_i_1 
       (.I0(zext_ln1514_fu_700_p1[11]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[20]),
        .O(mem_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[21]_i_1 
       (.I0(zext_ln1514_fu_700_p1[12]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[21]),
        .O(mem_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[22]_i_1 
       (.I0(zext_ln1514_fu_700_p1[13]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[22]),
        .O(mem_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[23]_i_1 
       (.I0(zext_ln1514_fu_700_p1[14]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[23]),
        .O(mem_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[24]_i_1 
       (.I0(zext_ln1514_fu_700_p1[15]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[24]),
        .O(mem_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[25]_i_1 
       (.I0(zext_ln1514_fu_700_p1[16]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[25]),
        .O(mem_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[26]_i_1 
       (.I0(zext_ln1514_fu_700_p1[17]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[26]),
        .O(mem_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[27]_i_1 
       (.I0(zext_ln1514_fu_700_p1[18]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[27]),
        .O(mem_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[28]_i_1 
       (.I0(zext_ln1514_fu_700_p1[19]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[28]),
        .O(mem_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[29]_i_1 
       (.I0(zext_ln1514_fu_700_p1[20]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[29]),
        .O(mem_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[2]_i_1 
       (.I0(mem_reg_n_129),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .O(mem_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[30]_i_1 
       (.I0(zext_ln1514_fu_700_p1[21]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[30]),
        .O(mem_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[31]_i_1 
       (.I0(zext_ln1514_fu_700_p1[22]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[31]),
        .O(mem_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[3]_i_1 
       (.I0(mem_reg_n_128),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[3]),
        .O(mem_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[4]_i_1 
       (.I0(mem_reg_n_127),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[4]),
        .O(mem_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[5]_i_1 
       (.I0(mem_reg_n_126),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[5]),
        .O(mem_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[6]_i_1 
       (.I0(mem_reg_n_125),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[6]),
        .O(mem_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[7]_i_1 
       (.I0(mem_reg_n_124),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[7]),
        .O(mem_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[8]_i_1 
       (.I0(mem_reg_n_123),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[8]),
        .O(mem_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \len_remaining_1_reg_510[9]_i_1 
       (.I0(zext_ln1514_fu_700_p1[0]),
        .I1(Q[0]),
        .I2(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[9]),
        .O(mem_reg_0[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,channel_descr_len_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DINADIN({p_1_in,s_axi_s_axi_ctrl_WDATA[23:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT({zext_ln1514_fu_700_p1,mem_reg_n_123,mem_reg_n_124,mem_reg_n_125,mem_reg_n_126,mem_reg_n_127,mem_reg_n_128,mem_reg_n_129,mem_reg_n_130,mem_reg_n_131}),
        .DOUTPADOUTP(NLW_mem_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(int_channel_descr_len_ce1),
        .ENBWREN(channel_descr_len_ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA(int_channel_descr_len_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[26]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_11__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_12__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_13__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_5),
        .I5(s_axi_s_axi_ctrl_WSTRB[3]),
        .O(int_channel_descr_len_be1[3]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_14__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_5),
        .I5(s_axi_s_axi_ctrl_WSTRB[2]),
        .O(int_channel_descr_len_be1[2]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_15
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_5),
        .I5(s_axi_s_axi_ctrl_WSTRB[1]),
        .O(int_channel_descr_len_be1[1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_16
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_5),
        .I5(s_axi_s_axi_ctrl_WSTRB[0]),
        .O(int_channel_descr_len_be1[0]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__0
       (.I0(s_axi_s_axi_ctrl_WVALID),
        .I1(mem_reg_5),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(int_channel_descr_len_ce1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_i_37
       (.CI(mem_reg_i_38__0_n_0),
        .CI_TOP(1'b0),
        .CO({mem_reg_i_37_n_0,mem_reg_i_37_n_1,mem_reg_i_37_n_2,mem_reg_i_37_n_3,mem_reg_i_37_n_4,mem_reg_i_37_n_5,mem_reg_i_37_n_6,mem_reg_i_37_n_7}),
        .DI({zext_ln1514_fu_700_p1[6:0],mem_reg_n_123}),
        .O(sub_ln186_fu_854_p2[15:8]),
        .S({mem_reg_i_41__0_n_0,mem_reg_i_42__0_n_0,mem_reg_i_43__0_n_0,mem_reg_i_44__0_n_0,mem_reg_i_45__0_n_0,mem_reg_i_46__0_n_0,mem_reg_i_47__0_n_0,mem_reg_i_48__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_i_38__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({mem_reg_i_38__0_n_0,mem_reg_i_38__0_n_1,mem_reg_i_38__0_n_2,mem_reg_i_38__0_n_3,mem_reg_i_38__0_n_4,mem_reg_i_38__0_n_5,mem_reg_i_38__0_n_6,mem_reg_i_38__0_n_7}),
        .DI({mem_reg_n_124,mem_reg_n_125,mem_reg_n_126,mem_reg_n_127,mem_reg_n_128,mem_reg_n_129,mem_reg_n_130,mem_reg_n_131}),
        .O(sub_ln186_fu_854_p2[7:0]),
        .S({mem_reg_i_49__0_n_0,mem_reg_i_50__0_n_0,mem_reg_i_51__0_n_0,mem_reg_i_52__0_n_0,mem_reg_i_53__0_n_0,mem_reg_i_54__0_n_0,mem_reg_i_55__0_n_0,mem_reg_i_56__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_i_39__0
       (.CI(mem_reg_i_40__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_mem_reg_i_39__0_CO_UNCONNECTED[7],mem_reg_i_39__0_n_1,mem_reg_i_39__0_n_2,mem_reg_i_39__0_n_3,mem_reg_i_39__0_n_4,mem_reg_i_39__0_n_5,mem_reg_i_39__0_n_6,mem_reg_i_39__0_n_7}),
        .DI({1'b0,zext_ln1514_fu_700_p1[21:15]}),
        .O(sub_ln186_fu_854_p2[31:24]),
        .S({mem_reg_i_57__0_n_0,mem_reg_i_58__0_n_0,mem_reg_i_59__0_n_0,mem_reg_i_60__0_n_0,mem_reg_i_61__0_n_0,mem_reg_i_62__0_n_0,mem_reg_i_63__0_n_0,mem_reg_i_64__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_3__3
       (.I0(mem_reg_2[1]),
        .I1(Q[1]),
        .I2(mem_reg_3),
        .O(channel_descr_len_address0[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 mem_reg_i_40__0
       (.CI(mem_reg_i_37_n_0),
        .CI_TOP(1'b0),
        .CO({mem_reg_i_40__0_n_0,mem_reg_i_40__0_n_1,mem_reg_i_40__0_n_2,mem_reg_i_40__0_n_3,mem_reg_i_40__0_n_4,mem_reg_i_40__0_n_5,mem_reg_i_40__0_n_6,mem_reg_i_40__0_n_7}),
        .DI(zext_ln1514_fu_700_p1[14:7]),
        .O(sub_ln186_fu_854_p2[23:16]),
        .S({mem_reg_i_65__0_n_0,mem_reg_i_66__0_n_0,mem_reg_i_67_n_0,mem_reg_i_68_n_0,mem_reg_i_69_n_0,mem_reg_i_70_n_0,mem_reg_i_71_n_0,mem_reg_i_72_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_41__0
       (.I0(zext_ln1514_fu_700_p1[6]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[15]),
        .O(mem_reg_i_41__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_42__0
       (.I0(zext_ln1514_fu_700_p1[5]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[14]),
        .O(mem_reg_i_42__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_43__0
       (.I0(zext_ln1514_fu_700_p1[4]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[13]),
        .O(mem_reg_i_43__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_44__0
       (.I0(zext_ln1514_fu_700_p1[3]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[12]),
        .O(mem_reg_i_44__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_45__0
       (.I0(zext_ln1514_fu_700_p1[2]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[11]),
        .O(mem_reg_i_45__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_46__0
       (.I0(zext_ln1514_fu_700_p1[1]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[10]),
        .O(mem_reg_i_46__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_47__0
       (.I0(zext_ln1514_fu_700_p1[0]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[9]),
        .O(mem_reg_i_47__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_48__0
       (.I0(mem_reg_n_123),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[8]),
        .O(mem_reg_i_48__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_49__0
       (.I0(mem_reg_n_124),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[7]),
        .O(mem_reg_i_49__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_4__4
       (.I0(mem_reg_2[0]),
        .I1(Q[1]),
        .I2(mem_reg_4),
        .O(channel_descr_len_address0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_50__0
       (.I0(mem_reg_n_125),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[6]),
        .O(mem_reg_i_50__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_51__0
       (.I0(mem_reg_n_126),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[5]),
        .O(mem_reg_i_51__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_52__0
       (.I0(mem_reg_n_127),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[4]),
        .O(mem_reg_i_52__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_53__0
       (.I0(mem_reg_n_128),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[3]),
        .O(mem_reg_i_53__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_54__0
       (.I0(mem_reg_n_129),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[2]),
        .O(mem_reg_i_54__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_55__0
       (.I0(mem_reg_n_130),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[1]),
        .O(mem_reg_i_55__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_56__0
       (.I0(mem_reg_n_131),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[0]),
        .O(mem_reg_i_56__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_57__0
       (.I0(zext_ln1514_fu_700_p1[22]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[31]),
        .O(mem_reg_i_57__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_58__0
       (.I0(zext_ln1514_fu_700_p1[21]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[30]),
        .O(mem_reg_i_58__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_59__0
       (.I0(zext_ln1514_fu_700_p1[20]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[29]),
        .O(mem_reg_i_59__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[31]),
        .O(p_1_in[31]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_60__0
       (.I0(zext_ln1514_fu_700_p1[19]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[28]),
        .O(mem_reg_i_60__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_61__0
       (.I0(zext_ln1514_fu_700_p1[18]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[27]),
        .O(mem_reg_i_61__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_62__0
       (.I0(zext_ln1514_fu_700_p1[17]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[26]),
        .O(mem_reg_i_62__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_63__0
       (.I0(zext_ln1514_fu_700_p1[16]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[25]),
        .O(mem_reg_i_63__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_64__0
       (.I0(zext_ln1514_fu_700_p1[15]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[24]),
        .O(mem_reg_i_64__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_65__0
       (.I0(zext_ln1514_fu_700_p1[14]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[23]),
        .O(mem_reg_i_65__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_66__0
       (.I0(zext_ln1514_fu_700_p1[13]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[22]),
        .O(mem_reg_i_66__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_67
       (.I0(zext_ln1514_fu_700_p1[12]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[21]),
        .O(mem_reg_i_67_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_68
       (.I0(zext_ln1514_fu_700_p1[11]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[20]),
        .O(mem_reg_i_68_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_69
       (.I0(zext_ln1514_fu_700_p1[10]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[19]),
        .O(mem_reg_i_69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[30]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_70
       (.I0(zext_ln1514_fu_700_p1[9]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[18]),
        .O(mem_reg_i_70_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_71
       (.I0(zext_ln1514_fu_700_p1[8]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[17]),
        .O(mem_reg_i_71_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_72
       (.I0(zext_ln1514_fu_700_p1[7]),
        .I1(grp_SimpleRxMCDMA_Pipeline_VITIS_LOOP_57_4_fu_532_len_remaining_2_out[16]),
        .O(mem_reg_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_5),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[27]),
        .O(p_1_in[27]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \zext_ln53_reg_1092[7]_i_2 
       (.I0(zext_ln1514_fu_700_p1[0]),
        .I1(\zext_ln53_reg_1092[7]_i_3_n_0 ),
        .I2(mem_reg_n_129),
        .I3(mem_reg_n_130),
        .I4(mem_reg_n_131),
        .O(\zext_ln53_reg_1092[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zext_ln53_reg_1092[7]_i_3 
       (.I0(mem_reg_n_124),
        .I1(mem_reg_n_123),
        .I2(mem_reg_n_126),
        .I3(mem_reg_n_125),
        .I4(mem_reg_n_127),
        .I5(mem_reg_n_128),
        .O(\zext_ln53_reg_1092[7]_i_3_n_0 ));
  CARRY8 \zext_ln53_reg_1092_reg[15]_i_1 
       (.CI(\zext_ln53_reg_1092_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\zext_ln53_reg_1092_reg[15]_i_1_n_0 ,\zext_ln53_reg_1092_reg[15]_i_1_n_1 ,\zext_ln53_reg_1092_reg[15]_i_1_n_2 ,\zext_ln53_reg_1092_reg[15]_i_1_n_3 ,\zext_ln53_reg_1092_reg[15]_i_1_n_4 ,\zext_ln53_reg_1092_reg[15]_i_1_n_5 ,\zext_ln53_reg_1092_reg[15]_i_1_n_6 ,\zext_ln53_reg_1092_reg[15]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(mem_reg_1[15:8]),
        .S(zext_ln1514_fu_700_p1[15:8]));
  CARRY8 \zext_ln53_reg_1092_reg[23]_i_1 
       (.CI(\zext_ln53_reg_1092_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({mem_reg_1[23],\NLW_zext_ln53_reg_1092_reg[23]_i_1_CO_UNCONNECTED [6],\zext_ln53_reg_1092_reg[23]_i_1_n_2 ,\zext_ln53_reg_1092_reg[23]_i_1_n_3 ,\zext_ln53_reg_1092_reg[23]_i_1_n_4 ,\zext_ln53_reg_1092_reg[23]_i_1_n_5 ,\zext_ln53_reg_1092_reg[23]_i_1_n_6 ,\zext_ln53_reg_1092_reg[23]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln53_reg_1092_reg[23]_i_1_O_UNCONNECTED [7],mem_reg_1[22:16]}),
        .S({1'b1,zext_ln1514_fu_700_p1[22:16]}));
  CARRY8 \zext_ln53_reg_1092_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zext_ln53_reg_1092_reg[7]_i_1_n_0 ,\zext_ln53_reg_1092_reg[7]_i_1_n_1 ,\zext_ln53_reg_1092_reg[7]_i_1_n_2 ,\zext_ln53_reg_1092_reg[7]_i_1_n_3 ,\zext_ln53_reg_1092_reg[7]_i_1_n_4 ,\zext_ln53_reg_1092_reg[7]_i_1_n_5 ,\zext_ln53_reg_1092_reg[7]_i_1_n_6 ,\zext_ln53_reg_1092_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln1514_fu_700_p1[0]}),
        .O(mem_reg_1[7:0]),
        .S({zext_ln1514_fu_700_p1[7:1],\zext_ln53_reg_1092[7]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_s_axi_ctrl_s_axi_ram" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized0
   (DOUTBDOUT,
    E,
    \ap_CS_fsm_reg[4] ,
    D,
    n_remaining_channels_tot_4_fu_643_p3,
    ap_done,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    int_channel_descr_len_read_reg,
    int_channel_descr_len_read_reg_0,
    int_channel_descr_len_read_reg_1,
    int_channel_descr_len_read_reg_2,
    int_channel_descr_addr_read_reg,
    int_channel_descr_len_read_reg_3,
    int_channel_descr_len_read_reg_4,
    int_channel_descr_len_read_reg_5,
    int_channel_descr_len_read_reg_6,
    int_channel_descr_len_read_reg_7,
    ap_clk,
    address1,
    s_axi_s_axi_ctrl_WDATA,
    Q,
    \n_remaining_channels_tot_4_reg_1023_reg[1] ,
    p_0_in,
    \n_remaining_channels_tot_4_reg_1023_reg[2] ,
    channel_descr_enable_load_reg_973,
    n_remaining_channels_tot_reg_947,
    mem_reg_0,
    RX_stream_TVALID_int_regslice,
    mem_reg_1,
    channel_descr_enable_load_3_reg_1069,
    int_channel_descr_len_read,
    int_channel_descr_enable_read,
    DOUTADOUT,
    int_channel_descr_addr_read,
    \rdata_reg[31] ,
    \rdata_reg[4] ,
    ar_hs,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31]_0 ,
    wstate,
    s_axi_s_axi_ctrl_WVALID,
    mem_reg_2,
    s_axi_s_axi_ctrl_WSTRB,
    p_43_in,
    rstate,
    s_axi_s_axi_ctrl_ARVALID);
  output [3:0]DOUTBDOUT;
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output [1:0]D;
  output [1:0]n_remaining_channels_tot_4_fu_643_p3;
  output ap_done;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output int_channel_descr_len_read_reg;
  output int_channel_descr_len_read_reg_0;
  output int_channel_descr_len_read_reg_1;
  output int_channel_descr_len_read_reg_2;
  output [22:0]int_channel_descr_addr_read_reg;
  output int_channel_descr_len_read_reg_3;
  output int_channel_descr_len_read_reg_4;
  output int_channel_descr_len_read_reg_5;
  output int_channel_descr_len_read_reg_6;
  output int_channel_descr_len_read_reg_7;
  input ap_clk;
  input [0:0]address1;
  input [31:0]s_axi_s_axi_ctrl_WDATA;
  input [4:0]Q;
  input [1:0]\n_remaining_channels_tot_4_reg_1023_reg[1] ;
  input p_0_in;
  input \n_remaining_channels_tot_4_reg_1023_reg[2] ;
  input channel_descr_enable_load_reg_973;
  input n_remaining_channels_tot_reg_947;
  input mem_reg_0;
  input RX_stream_TVALID_int_regslice;
  input mem_reg_1;
  input channel_descr_enable_load_3_reg_1069;
  input int_channel_descr_len_read;
  input int_channel_descr_enable_read;
  input [31:0]DOUTADOUT;
  input int_channel_descr_addr_read;
  input [31:0]\rdata_reg[31] ;
  input \rdata_reg[4] ;
  input ar_hs;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[31]_0 ;
  input [1:0]wstate;
  input s_axi_s_axi_ctrl_WVALID;
  input mem_reg_2;
  input [3:0]s_axi_s_axi_ctrl_WSTRB;
  input p_43_in;
  input [1:0]rstate;
  input s_axi_s_axi_ctrl_ARVALID;

  wire [1:0]D;
  wire [31:0]DOUTADOUT;
  wire [3:0]DOUTBDOUT;
  wire [0:0]E;
  wire [4:0]Q;
  wire RX_stream_TVALID_int_regslice;
  wire [0:0]address1;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_done;
  wire ar_hs;
  wire channel_descr_enable_load_3_reg_1069;
  wire channel_descr_enable_load_reg_973;
  wire int_channel_descr_addr_read;
  wire [22:0]int_channel_descr_addr_read_reg;
  wire [3:0]int_channel_descr_enable_be1;
  wire int_channel_descr_enable_ce1;
  wire [31:0]int_channel_descr_enable_q1;
  wire int_channel_descr_enable_read;
  wire int_channel_descr_len_read;
  wire int_channel_descr_len_read_reg;
  wire int_channel_descr_len_read_reg_0;
  wire int_channel_descr_len_read_reg_1;
  wire int_channel_descr_len_read_reg_2;
  wire int_channel_descr_len_read_reg_3;
  wire int_channel_descr_len_read_reg_4;
  wire int_channel_descr_len_read_reg_5;
  wire int_channel_descr_len_read_reg_6;
  wire int_channel_descr_len_read_reg_7;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_n_100;
  wire mem_reg_n_101;
  wire mem_reg_n_102;
  wire mem_reg_n_103;
  wire mem_reg_n_104;
  wire mem_reg_n_105;
  wire mem_reg_n_106;
  wire mem_reg_n_108;
  wire mem_reg_n_109;
  wire mem_reg_n_110;
  wire mem_reg_n_111;
  wire mem_reg_n_112;
  wire mem_reg_n_113;
  wire mem_reg_n_114;
  wire mem_reg_n_116;
  wire mem_reg_n_117;
  wire mem_reg_n_118;
  wire mem_reg_n_119;
  wire mem_reg_n_120;
  wire mem_reg_n_121;
  wire mem_reg_n_122;
  wire mem_reg_n_124;
  wire mem_reg_n_125;
  wire mem_reg_n_126;
  wire mem_reg_n_127;
  wire mem_reg_n_128;
  wire mem_reg_n_129;
  wire mem_reg_n_130;
  wire [1:0]n_remaining_channels_tot_4_fu_643_p3;
  wire [1:0]\n_remaining_channels_tot_4_reg_1023_reg[1] ;
  wire \n_remaining_channels_tot_4_reg_1023_reg[2] ;
  wire n_remaining_channels_tot_reg_947;
  wire p_0_in;
  wire [31:24]p_1_in;
  wire p_43_in;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[30] ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[4] ;
  wire [1:0]rstate;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [31:0]s_axi_s_axi_ctrl_WDATA;
  wire [3:0]s_axi_s_axi_ctrl_WSTRB;
  wire s_axi_s_axi_ctrl_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_descr_enable_load_3_reg_1069[0]_i_1 
       (.I0(p_0_in),
        .I1(Q[4]),
        .I2(channel_descr_enable_load_3_reg_1069),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_descr_enable_load_reg_973[0]_i_1 
       (.I0(p_0_in),
        .I1(Q[1]),
        .I2(channel_descr_enable_load_reg_973),
        .O(\ap_CS_fsm_reg[2] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst/s_axi_ctrl_s_axi_U/int_channel_descr_enable/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "1022" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DINADIN({p_1_in,s_axi_s_axi_ctrl_WDATA[23:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(int_channel_descr_enable_q1),
        .DOUTBDOUT({mem_reg_n_100,mem_reg_n_101,mem_reg_n_102,mem_reg_n_103,mem_reg_n_104,mem_reg_n_105,mem_reg_n_106,DOUTBDOUT[3],mem_reg_n_108,mem_reg_n_109,mem_reg_n_110,mem_reg_n_111,mem_reg_n_112,mem_reg_n_113,mem_reg_n_114,DOUTBDOUT[2],mem_reg_n_116,mem_reg_n_117,mem_reg_n_118,mem_reg_n_119,mem_reg_n_120,mem_reg_n_121,mem_reg_n_122,DOUTBDOUT[1],mem_reg_n_124,mem_reg_n_125,mem_reg_n_126,mem_reg_n_127,mem_reg_n_128,mem_reg_n_129,mem_reg_n_130,DOUTBDOUT[0]}),
        .DOUTPADOUTP(NLW_mem_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(int_channel_descr_enable_ce1),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA(int_channel_descr_enable_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_11
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_2),
        .I5(s_axi_s_axi_ctrl_WSTRB[3]),
        .O(int_channel_descr_enable_be1[3]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_12
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_2),
        .I5(s_axi_s_axi_ctrl_WSTRB[2]),
        .O(int_channel_descr_enable_be1[2]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_13
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_2),
        .I5(s_axi_s_axi_ctrl_WSTRB[1]),
        .O(int_channel_descr_enable_be1[1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_14
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_2),
        .I5(s_axi_s_axi_ctrl_WSTRB[0]),
        .O(int_channel_descr_enable_be1[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_16__2
       (.I0(Q[3]),
        .I1(mem_reg_1),
        .O(ap_done));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__1
       (.I0(s_axi_s_axi_ctrl_WVALID),
        .I1(mem_reg_2),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(int_channel_descr_enable_ce1));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    mem_reg_i_2__3
       (.I0(mem_reg_0),
        .I1(Q[3]),
        .I2(RX_stream_TVALID_int_regslice),
        .I3(ap_done),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_3
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[31]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_4
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[30]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[26]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_2),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \n_remaining_channels_tot_3_reg_998[0]_i_1 
       (.I0(p_0_in),
        .I1(channel_descr_enable_load_reg_973),
        .I2(n_remaining_channels_tot_reg_947),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \n_remaining_channels_tot_3_reg_998[1]_i_1 
       (.I0(p_0_in),
        .I1(channel_descr_enable_load_reg_973),
        .I2(n_remaining_channels_tot_reg_947),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \n_remaining_channels_tot_4_reg_1023[0]_i_1 
       (.I0(\n_remaining_channels_tot_4_reg_1023_reg[1] [0]),
        .I1(p_0_in),
        .O(n_remaining_channels_tot_4_fu_643_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \n_remaining_channels_tot_4_reg_1023[1]_i_1 
       (.I0(p_0_in),
        .I1(\n_remaining_channels_tot_4_reg_1023_reg[1] [0]),
        .I2(\n_remaining_channels_tot_4_reg_1023_reg[1] [1]),
        .O(n_remaining_channels_tot_4_fu_643_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hD5558000)) 
    \n_remaining_channels_tot_4_reg_1023[2]_i_1 
       (.I0(Q[2]),
        .I1(\n_remaining_channels_tot_4_reg_1023_reg[1] [1]),
        .I2(p_0_in),
        .I3(\n_remaining_channels_tot_4_reg_1023_reg[1] [0]),
        .I4(\n_remaining_channels_tot_4_reg_1023_reg[2] ),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \n_remaining_channels_tot_reg_947[0]_i_1 
       (.I0(p_0_in),
        .I1(Q[0]),
        .I2(n_remaining_channels_tot_reg_947),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[0]_i_5 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[0]),
        .I3(DOUTADOUT[0]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [0]),
        .O(int_channel_descr_len_read_reg));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata_reg[10] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[10]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[10]),
        .I3(DOUTADOUT[10]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [10]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata_reg[11] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[2]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[11]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[11]),
        .I3(DOUTADOUT[11]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [11]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata_reg[12] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[3]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[12]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[12]),
        .I3(DOUTADOUT[12]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [12]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata_reg[13] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[4]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[13]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[13]),
        .I3(DOUTADOUT[13]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [13]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata_reg[14] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[5]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[14]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[14]),
        .I3(DOUTADOUT[14]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [14]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata_reg[15] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[6]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[15]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[15]),
        .I3(DOUTADOUT[15]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [15]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata_reg[16] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[7]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[16]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[16]),
        .I3(DOUTADOUT[16]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [16]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata_reg[17] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[8]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[17]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[17]),
        .I3(DOUTADOUT[17]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [17]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata_reg[18] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[18]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[18]),
        .I3(DOUTADOUT[18]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [18]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata_reg[19] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[10]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[19]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[19]),
        .I3(DOUTADOUT[19]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [19]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[1]_i_4 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[1]),
        .I3(DOUTADOUT[1]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [1]),
        .O(int_channel_descr_len_read_reg_0));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata_reg[20] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[11]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[20]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[20]),
        .I3(DOUTADOUT[20]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [20]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata_reg[21] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[12]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[21]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[21]),
        .I3(DOUTADOUT[21]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [21]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata_reg[22] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[13]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[22]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[22]),
        .I3(DOUTADOUT[22]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [22]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata_reg[23] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[14]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[23]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[23]),
        .I3(DOUTADOUT[23]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [23]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata_reg[24] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[15]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[24]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[24]),
        .I3(DOUTADOUT[24]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [24]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata_reg[25] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[16]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[25]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[25]),
        .I3(DOUTADOUT[25]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [25]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata_reg[26] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[17]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[26]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[26]),
        .I3(DOUTADOUT[26]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [26]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata_reg[27] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[18]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[27]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[27]),
        .I3(DOUTADOUT[27]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [27]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata_reg[28] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[19]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[28]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[28]),
        .I3(DOUTADOUT[28]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [28]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata_reg[29] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[20]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[29]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[29]),
        .I3(DOUTADOUT[29]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [29]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[2]_i_3 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[2]),
        .I3(DOUTADOUT[2]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [2]),
        .O(int_channel_descr_len_read_reg_1));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata_reg[30] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[21]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[30]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[30]),
        .I3(DOUTADOUT[30]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [30]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata_reg[31]_0 ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[22]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[31]_i_4 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[31]),
        .I3(DOUTADOUT[31]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [31]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[3]_i_3 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[3]),
        .I3(DOUTADOUT[3]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [3]),
        .O(int_channel_descr_len_read_reg_2));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A0A03)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata_reg[4] ),
        .I2(ar_hs),
        .I3(int_channel_descr_addr_read),
        .I4(int_channel_descr_len_read),
        .I5(int_channel_descr_enable_read),
        .O(int_channel_descr_addr_read_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[4]_i_2 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[4]),
        .I3(DOUTADOUT[4]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[5]_i_3 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[5]),
        .I3(DOUTADOUT[5]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [5]),
        .O(int_channel_descr_len_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[6]_i_3 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[6]),
        .I3(DOUTADOUT[6]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [6]),
        .O(int_channel_descr_len_read_reg_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[7]_i_3 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[7]),
        .I3(DOUTADOUT[7]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [7]),
        .O(int_channel_descr_len_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[8]_i_3 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[8]),
        .I3(DOUTADOUT[8]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [8]),
        .O(int_channel_descr_len_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \rdata[9]_i_4 
       (.I0(int_channel_descr_len_read),
        .I1(int_channel_descr_enable_read),
        .I2(int_channel_descr_enable_q1[9]),
        .I3(DOUTADOUT[9]),
        .I4(int_channel_descr_addr_read),
        .I5(\rdata_reg[31] [9]),
        .O(int_channel_descr_len_read_reg_7));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_s_axi_ctrl_s_axi_ram" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized1
   (DOUTADOUT,
    DOUTBDOUT,
    E,
    \ap_CS_fsm_reg[18] ,
    \tmp_dest_V_2_loc_fu_150_reg[1] ,
    \channel_error_reg_486_reg[0] ,
    channel_descr_done_address0,
    \ap_CS_fsm_reg[1] ,
    CO,
    D,
    ar_hs,
    p_43_in,
    ap_clk,
    address1,
    Q,
    s_axi_s_axi_ctrl_WDATA,
    channel_descr_enable_load_3_reg_1069,
    channel_descr_done_q0__0,
    tmp_last_V_reg_1046,
    \dataPkt_dest_416_reg_520_reg[1] ,
    channel_error_reg_486,
    \int_channel_descr_done_shift0_reg[1] ,
    \int_channel_descr_done_shift0_reg[0] ,
    \int_channel_descr_done_shift0_reg[1]_0 ,
    ap_start,
    mem_reg_i_29_0,
    mem_reg_0,
    \int_channel_descr_done_shift0_reg[0]_0 ,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2] ,
    p_0_in_0,
    \rdata_reg[2]_0 ,
    \rdata_reg[3] ,
    int_ap_ready,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[7] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    interrupt,
    \rdata_reg[9]_0 ,
    int_channel_descr_done_read,
    \rdata_reg[9]_1 ,
    q1,
    int_channel_descr_error_read,
    wstate,
    s_axi_s_axi_ctrl_WVALID,
    mem_reg_1,
    s_axi_s_axi_ctrl_WSTRB,
    rstate,
    s_axi_s_axi_ctrl_ARVALID);
  output [3:0]DOUTADOUT;
  output [22:0]DOUTBDOUT;
  output [0:0]E;
  output [2:0]\ap_CS_fsm_reg[18] ;
  output [1:0]\tmp_dest_V_2_loc_fu_150_reg[1] ;
  output [0:0]\channel_error_reg_486_reg[0] ;
  output [1:0]channel_descr_done_address0;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]CO;
  output [8:0]D;
  output ar_hs;
  output p_43_in;
  input ap_clk;
  input [0:0]address1;
  input [9:0]Q;
  input [31:0]s_axi_s_axi_ctrl_WDATA;
  input channel_descr_enable_load_3_reg_1069;
  input channel_descr_done_q0__0;
  input tmp_last_V_reg_1046;
  input [1:0]\dataPkt_dest_416_reg_520_reg[1] ;
  input channel_error_reg_486;
  input [1:0]\int_channel_descr_done_shift0_reg[1] ;
  input \int_channel_descr_done_shift0_reg[0] ;
  input \int_channel_descr_done_shift0_reg[1]_0 ;
  input ap_start;
  input [23:0]mem_reg_i_29_0;
  input [63:0]mem_reg_0;
  input \int_channel_descr_done_shift0_reg[0]_0 ;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2] ;
  input [3:0]p_0_in_0;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3] ;
  input int_ap_ready;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[7] ;
  input \rdata_reg[8] ;
  input \rdata_reg[9] ;
  input interrupt;
  input \rdata_reg[9]_0 ;
  input int_channel_descr_done_read;
  input [8:0]\rdata_reg[9]_1 ;
  input [8:0]q1;
  input int_channel_descr_error_read;
  input [1:0]wstate;
  input s_axi_s_axi_ctrl_WVALID;
  input mem_reg_1;
  input [3:0]s_axi_s_axi_ctrl_WSTRB;
  input [1:0]rstate;
  input s_axi_s_axi_ctrl_ARVALID;

  wire [0:0]CO;
  wire [8:0]D;
  wire [3:0]DOUTADOUT;
  wire [22:0]DOUTBDOUT;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]address1;
  wire \ap_CS_fsm[19]_i_2_n_0 ;
  wire [2:0]\ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_start;
  wire ar_hs;
  wire [1:0]channel_descr_done_address0;
  wire channel_descr_done_q0__0;
  wire channel_descr_enable_load_3_reg_1069;
  wire channel_error_reg_486;
  wire [0:0]\channel_error_reg_486_reg[0] ;
  wire [1:0]\dataPkt_dest_416_reg_520_reg[1] ;
  wire int_ap_ready;
  wire [3:2]int_channel_descr_done_be0;
  wire [3:0]int_channel_descr_done_be1;
  wire int_channel_descr_done_ce1;
  wire [9:0]int_channel_descr_done_q1;
  wire int_channel_descr_done_read;
  wire \int_channel_descr_done_shift0_reg[0] ;
  wire \int_channel_descr_done_shift0_reg[0]_0 ;
  wire [1:0]\int_channel_descr_done_shift0_reg[1] ;
  wire \int_channel_descr_done_shift0_reg[1]_0 ;
  wire int_channel_descr_error_read;
  wire interrupt;
  wire [63:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_i_13__3_n_0;
  wire mem_reg_i_14__3_n_0;
  wire mem_reg_i_19_n_1;
  wire mem_reg_i_19_n_2;
  wire mem_reg_i_19_n_3;
  wire mem_reg_i_19_n_4;
  wire mem_reg_i_19_n_5;
  wire mem_reg_i_19_n_6;
  wire mem_reg_i_19_n_7;
  wire mem_reg_i_20_n_0;
  wire mem_reg_i_20_n_1;
  wire mem_reg_i_20_n_2;
  wire mem_reg_i_20_n_3;
  wire mem_reg_i_20_n_4;
  wire mem_reg_i_20_n_5;
  wire mem_reg_i_20_n_6;
  wire mem_reg_i_20_n_7;
  wire mem_reg_i_21_n_0;
  wire mem_reg_i_22_n_0;
  wire mem_reg_i_23_n_0;
  wire mem_reg_i_24_n_0;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_28_n_0;
  wire [23:0]mem_reg_i_29_0;
  wire mem_reg_i_29_n_0;
  wire mem_reg_i_29_n_1;
  wire mem_reg_i_29_n_2;
  wire mem_reg_i_29_n_3;
  wire mem_reg_i_29_n_4;
  wire mem_reg_i_29_n_5;
  wire mem_reg_i_29_n_6;
  wire mem_reg_i_29_n_7;
  wire mem_reg_i_30_n_0;
  wire mem_reg_i_31_n_0;
  wire mem_reg_i_32_n_0;
  wire mem_reg_i_33_n_0;
  wire mem_reg_i_34_n_0;
  wire mem_reg_i_35_n_0;
  wire mem_reg_i_36__0_n_0;
  wire mem_reg_i_37__0_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_38_n_1;
  wire mem_reg_i_38_n_2;
  wire mem_reg_i_38_n_3;
  wire mem_reg_i_38_n_4;
  wire mem_reg_i_38_n_5;
  wire mem_reg_i_38_n_6;
  wire mem_reg_i_38_n_7;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_n_68;
  wire mem_reg_n_69;
  wire mem_reg_n_70;
  wire mem_reg_n_71;
  wire mem_reg_n_72;
  wire mem_reg_n_73;
  wire mem_reg_n_74;
  wire mem_reg_n_76;
  wire mem_reg_n_77;
  wire mem_reg_n_78;
  wire mem_reg_n_79;
  wire mem_reg_n_80;
  wire mem_reg_n_81;
  wire mem_reg_n_82;
  wire mem_reg_n_84;
  wire mem_reg_n_85;
  wire mem_reg_n_86;
  wire mem_reg_n_87;
  wire mem_reg_n_88;
  wire mem_reg_n_89;
  wire mem_reg_n_90;
  wire mem_reg_n_92;
  wire mem_reg_n_93;
  wire mem_reg_n_94;
  wire mem_reg_n_95;
  wire mem_reg_n_96;
  wire mem_reg_n_97;
  wire mem_reg_n_98;
  wire [3:0]p_0_in_0;
  wire [31:24]p_2_in;
  wire p_43_in;
  wire [8:0]q1;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [8:0]\rdata_reg[9]_1 ;
  wire [1:0]rstate;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [31:0]s_axi_s_axi_ctrl_WDATA;
  wire [3:0]s_axi_s_axi_ctrl_WSTRB;
  wire s_axi_s_axi_ctrl_WVALID;
  wire [1:0]\tmp_dest_V_2_loc_fu_150_reg[1] ;
  wire tmp_last_V_reg_1046;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [7:0]NLW_mem_reg_i_19_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_i_20_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_i_29_O_UNCONNECTED;
  wire [7:0]NLW_mem_reg_i_38_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[6]),
        .I1(channel_descr_done_q0__0),
        .I2(channel_descr_enable_load_3_reg_1069),
        .I3(tmp_last_V_reg_1046),
        .O(\ap_CS_fsm_reg[18] [1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h5F555D5D)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\ap_CS_fsm[19]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(channel_error_reg_486),
        .I4(Q[8]),
        .O(\ap_CS_fsm_reg[18] [2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h75FF)) 
    \ap_CS_fsm[19]_i_2 
       (.I0(Q[6]),
        .I1(channel_descr_done_q0__0),
        .I2(channel_descr_enable_load_3_reg_1069),
        .I3(tmp_last_V_reg_1046),
        .O(\ap_CS_fsm[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[6]),
        .I1(channel_descr_enable_load_3_reg_1069),
        .I2(channel_descr_done_q0__0),
        .O(\ap_CS_fsm_reg[18] [0]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \dataPkt_dest_416_reg_520[0]_i_1 
       (.I0(\dataPkt_dest_416_reg_520_reg[1] [0]),
        .I1(channel_error_reg_486),
        .I2(Q[8]),
        .I3(\int_channel_descr_done_shift0_reg[1] [0]),
        .I4(\ap_CS_fsm[19]_i_2_n_0 ),
        .I5(\int_channel_descr_done_shift0_reg[0] ),
        .O(\tmp_dest_V_2_loc_fu_150_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    \dataPkt_dest_416_reg_520[1]_i_1 
       (.I0(channel_error_reg_486),
        .I1(Q[8]),
        .I2(\ap_CS_fsm[19]_i_2_n_0 ),
        .I3(Q[9]),
        .O(\channel_error_reg_486_reg[0] ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \dataPkt_dest_416_reg_520[1]_i_2 
       (.I0(\dataPkt_dest_416_reg_520_reg[1] [1]),
        .I1(channel_error_reg_486),
        .I2(Q[8]),
        .I3(\int_channel_descr_done_shift0_reg[1] [1]),
        .I4(\ap_CS_fsm[19]_i_2_n_0 ),
        .I5(\int_channel_descr_done_shift0_reg[1]_0 ),
        .O(\tmp_dest_V_2_loc_fu_150_reg[1] [1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \int_channel_descr_done_shift0[0]_i_1 
       (.I0(\int_channel_descr_done_shift0_reg[0]_0 ),
        .I1(Q[5]),
        .I2(\int_channel_descr_done_shift0_reg[0] ),
        .I3(Q[7]),
        .I4(\int_channel_descr_done_shift0_reg[1] [0]),
        .O(channel_descr_done_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFE0E0000FE0E)) 
    \int_channel_descr_done_shift0[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(\int_channel_descr_done_shift0_reg[1]_0 ),
        .I4(Q[7]),
        .I5(\int_channel_descr_done_shift0_reg[1] [1]),
        .O(channel_descr_done_address0[1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "1022" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7]}),
        .DINBDIN({p_2_in,s_axi_s_axi_ctrl_WDATA[23:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({mem_reg_n_68,mem_reg_n_69,mem_reg_n_70,mem_reg_n_71,mem_reg_n_72,mem_reg_n_73,mem_reg_n_74,DOUTADOUT[3],mem_reg_n_76,mem_reg_n_77,mem_reg_n_78,mem_reg_n_79,mem_reg_n_80,mem_reg_n_81,mem_reg_n_82,DOUTADOUT[2],mem_reg_n_84,mem_reg_n_85,mem_reg_n_86,mem_reg_n_87,mem_reg_n_88,mem_reg_n_89,mem_reg_n_90,DOUTADOUT[1],mem_reg_n_92,mem_reg_n_93,mem_reg_n_94,mem_reg_n_95,mem_reg_n_96,mem_reg_n_97,mem_reg_n_98,DOUTADOUT[0]}),
        .DOUTBDOUT({DOUTBDOUT[22:1],int_channel_descr_done_q1[9:5],DOUTBDOUT[0],int_channel_descr_done_q1[3:0]}),
        .DOUTPADOUTP(NLW_mem_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(E),
        .ENBWREN(int_channel_descr_done_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({int_channel_descr_done_be0,mem_reg_i_13__3_n_0,mem_reg_i_14__3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,int_channel_descr_done_be1}));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10__2
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[24]),
        .O(p_2_in[24]));
  LUT6 #(
    .INIT(64'hAAAA808800000000)) 
    mem_reg_i_11__2
       (.I0(channel_descr_done_address0[1]),
        .I1(Q[7]),
        .I2(channel_error_reg_486),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(channel_descr_done_address0[0]),
        .O(int_channel_descr_done_be0[3]));
  LUT6 #(
    .INIT(64'h2222222220002020)) 
    mem_reg_i_12__2
       (.I0(channel_descr_done_address0[1]),
        .I1(channel_descr_done_address0[0]),
        .I2(Q[7]),
        .I3(channel_error_reg_486),
        .I4(CO),
        .I5(\ap_CS_fsm_reg[1] ),
        .O(int_channel_descr_done_be0[2]));
  LUT6 #(
    .INIT(64'h00000000FF8A0000)) 
    mem_reg_i_13__3
       (.I0(Q[7]),
        .I1(channel_error_reg_486),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(channel_descr_done_address0[0]),
        .I5(channel_descr_done_address0[1]),
        .O(mem_reg_i_13__3_n_0));
  LUT6 #(
    .INIT(64'h0000000055554044)) 
    mem_reg_i_14__3
       (.I0(channel_descr_done_address0[0]),
        .I1(Q[7]),
        .I2(channel_error_reg_486),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(channel_descr_done_address0[1]),
        .O(mem_reg_i_14__3_n_0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_15__1
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_s_axi_ctrl_WSTRB[3]),
        .O(int_channel_descr_done_be1[3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    mem_reg_i_15__3
       (.I0(Q[1]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_16__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_s_axi_ctrl_WSTRB[2]),
        .O(int_channel_descr_done_be1[2]));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    mem_reg_i_16__1
       (.I0(rstate[1]),
        .I1(s_axi_s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_s_axi_ctrl_WVALID),
        .O(p_43_in));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_17
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_s_axi_ctrl_WSTRB[1]),
        .O(int_channel_descr_done_be1[1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_18
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_s_axi_ctrl_WVALID),
        .I4(mem_reg_1),
        .I5(s_axi_s_axi_ctrl_WSTRB[0]),
        .O(int_channel_descr_done_be1[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_i_19
       (.CI(mem_reg_i_20_n_0),
        .CI_TOP(1'b0),
        .CO({CO,mem_reg_i_19_n_1,mem_reg_i_19_n_2,mem_reg_i_19_n_3,mem_reg_i_19_n_4,mem_reg_i_19_n_5,mem_reg_i_19_n_6,mem_reg_i_19_n_7}),
        .DI({mem_reg_0[63],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_mem_reg_i_19_O_UNCONNECTED[7:0]),
        .S({mem_reg_i_21_n_0,mem_reg_i_22_n_0,mem_reg_i_23_n_0,mem_reg_i_24_n_0,mem_reg_i_25_n_0,mem_reg_i_26_n_0,mem_reg_i_27_n_0,mem_reg_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_1__2
       (.I0(rstate[1]),
        .I1(s_axi_s_axi_ctrl_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_1__5
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[8]),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(E));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_i_20
       (.CI(mem_reg_i_29_n_0),
        .CI_TOP(1'b0),
        .CO({mem_reg_i_20_n_0,mem_reg_i_20_n_1,mem_reg_i_20_n_2,mem_reg_i_20_n_3,mem_reg_i_20_n_4,mem_reg_i_20_n_5,mem_reg_i_20_n_6,mem_reg_i_20_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_mem_reg_i_20_O_UNCONNECTED[7:0]),
        .S({mem_reg_i_30_n_0,mem_reg_i_31_n_0,mem_reg_i_32_n_0,mem_reg_i_33_n_0,mem_reg_i_34_n_0,mem_reg_i_35_n_0,mem_reg_i_36__0_n_0,mem_reg_i_37__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_21
       (.I0(mem_reg_0[62]),
        .I1(mem_reg_0[63]),
        .O(mem_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_22
       (.I0(mem_reg_0[60]),
        .I1(mem_reg_0[61]),
        .O(mem_reg_i_22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_23
       (.I0(mem_reg_0[58]),
        .I1(mem_reg_0[59]),
        .O(mem_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_24
       (.I0(mem_reg_0[56]),
        .I1(mem_reg_0[57]),
        .O(mem_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_25
       (.I0(mem_reg_0[54]),
        .I1(mem_reg_0[55]),
        .O(mem_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_26
       (.I0(mem_reg_0[52]),
        .I1(mem_reg_0[53]),
        .O(mem_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_27
       (.I0(mem_reg_0[50]),
        .I1(mem_reg_0[51]),
        .O(mem_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_28
       (.I0(mem_reg_0[48]),
        .I1(mem_reg_0[49]),
        .O(mem_reg_i_28_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_i_29
       (.CI(mem_reg_i_38_n_0),
        .CI_TOP(1'b0),
        .CO({mem_reg_i_29_n_0,mem_reg_i_29_n_1,mem_reg_i_29_n_2,mem_reg_i_29_n_3,mem_reg_i_29_n_4,mem_reg_i_29_n_5,mem_reg_i_29_n_6,mem_reg_i_29_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,mem_reg_i_39_n_0,mem_reg_i_40_n_0,mem_reg_i_41_n_0,mem_reg_i_42_n_0}),
        .O(NLW_mem_reg_i_29_O_UNCONNECTED[7:0]),
        .S({mem_reg_i_43_n_0,mem_reg_i_44_n_0,mem_reg_i_45_n_0,mem_reg_i_46_n_0,mem_reg_i_47_n_0,mem_reg_i_48_n_0,mem_reg_i_49_n_0,mem_reg_i_50_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_2__0
       (.I0(s_axi_s_axi_ctrl_WVALID),
        .I1(mem_reg_1),
        .I2(rstate[0]),
        .I3(s_axi_s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(int_channel_descr_done_ce1));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_30
       (.I0(mem_reg_0[46]),
        .I1(mem_reg_0[47]),
        .O(mem_reg_i_30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_31
       (.I0(mem_reg_0[44]),
        .I1(mem_reg_0[45]),
        .O(mem_reg_i_31_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_32
       (.I0(mem_reg_0[42]),
        .I1(mem_reg_0[43]),
        .O(mem_reg_i_32_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_33
       (.I0(mem_reg_0[40]),
        .I1(mem_reg_0[41]),
        .O(mem_reg_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_34
       (.I0(mem_reg_0[38]),
        .I1(mem_reg_0[39]),
        .O(mem_reg_i_34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_35
       (.I0(mem_reg_0[36]),
        .I1(mem_reg_0[37]),
        .O(mem_reg_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_36__0
       (.I0(mem_reg_0[34]),
        .I1(mem_reg_0[35]),
        .O(mem_reg_i_36__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_37__0
       (.I0(mem_reg_0[32]),
        .I1(mem_reg_0[33]),
        .O(mem_reg_i_37__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 mem_reg_i_38
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({mem_reg_i_38_n_0,mem_reg_i_38_n_1,mem_reg_i_38_n_2,mem_reg_i_38_n_3,mem_reg_i_38_n_4,mem_reg_i_38_n_5,mem_reg_i_38_n_6,mem_reg_i_38_n_7}),
        .DI({mem_reg_i_51_n_0,mem_reg_i_52_n_0,mem_reg_i_53_n_0,mem_reg_i_54_n_0,mem_reg_i_55_n_0,mem_reg_i_56_n_0,mem_reg_i_57_n_0,mem_reg_i_58_n_0}),
        .O(NLW_mem_reg_i_38_O_UNCONNECTED[7:0]),
        .S({mem_reg_i_59_n_0,mem_reg_i_60_n_0,mem_reg_i_61_n_0,mem_reg_i_62_n_0,mem_reg_i_63_n_0,mem_reg_i_64_n_0,mem_reg_i_65_n_0,mem_reg_i_66_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_39
       (.I0(mem_reg_i_29_0[23]),
        .I1(mem_reg_0[23]),
        .I2(mem_reg_i_29_0[22]),
        .I3(mem_reg_0[22]),
        .O(mem_reg_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_3__0
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[31]),
        .O(p_2_in[31]));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_40
       (.I0(mem_reg_i_29_0[21]),
        .I1(mem_reg_0[21]),
        .I2(mem_reg_i_29_0[20]),
        .I3(mem_reg_0[20]),
        .O(mem_reg_i_40_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_41
       (.I0(mem_reg_i_29_0[19]),
        .I1(mem_reg_0[19]),
        .I2(mem_reg_i_29_0[18]),
        .I3(mem_reg_0[18]),
        .O(mem_reg_i_41_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_42
       (.I0(mem_reg_i_29_0[17]),
        .I1(mem_reg_0[17]),
        .I2(mem_reg_i_29_0[16]),
        .I3(mem_reg_0[16]),
        .O(mem_reg_i_42_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_43
       (.I0(mem_reg_0[30]),
        .I1(mem_reg_0[31]),
        .O(mem_reg_i_43_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_44
       (.I0(mem_reg_0[28]),
        .I1(mem_reg_0[29]),
        .O(mem_reg_i_44_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_45
       (.I0(mem_reg_0[26]),
        .I1(mem_reg_0[27]),
        .O(mem_reg_i_45_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_46
       (.I0(mem_reg_0[24]),
        .I1(mem_reg_0[25]),
        .O(mem_reg_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_47
       (.I0(mem_reg_0[23]),
        .I1(mem_reg_i_29_0[23]),
        .I2(mem_reg_0[22]),
        .I3(mem_reg_i_29_0[22]),
        .O(mem_reg_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_48
       (.I0(mem_reg_0[21]),
        .I1(mem_reg_i_29_0[21]),
        .I2(mem_reg_0[20]),
        .I3(mem_reg_i_29_0[20]),
        .O(mem_reg_i_48_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_49
       (.I0(mem_reg_0[19]),
        .I1(mem_reg_i_29_0[19]),
        .I2(mem_reg_0[18]),
        .I3(mem_reg_i_29_0[18]),
        .O(mem_reg_i_49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_4__1
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[30]),
        .O(p_2_in[30]));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_50
       (.I0(mem_reg_0[17]),
        .I1(mem_reg_i_29_0[17]),
        .I2(mem_reg_0[16]),
        .I3(mem_reg_i_29_0[16]),
        .O(mem_reg_i_50_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_51
       (.I0(mem_reg_i_29_0[15]),
        .I1(mem_reg_0[15]),
        .I2(mem_reg_i_29_0[14]),
        .I3(mem_reg_0[14]),
        .O(mem_reg_i_51_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_52
       (.I0(mem_reg_i_29_0[13]),
        .I1(mem_reg_0[13]),
        .I2(mem_reg_i_29_0[12]),
        .I3(mem_reg_0[12]),
        .O(mem_reg_i_52_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_53
       (.I0(mem_reg_i_29_0[11]),
        .I1(mem_reg_0[11]),
        .I2(mem_reg_i_29_0[10]),
        .I3(mem_reg_0[10]),
        .O(mem_reg_i_53_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_54
       (.I0(mem_reg_i_29_0[9]),
        .I1(mem_reg_0[9]),
        .I2(mem_reg_i_29_0[8]),
        .I3(mem_reg_0[8]),
        .O(mem_reg_i_54_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_55
       (.I0(mem_reg_i_29_0[7]),
        .I1(mem_reg_0[7]),
        .I2(mem_reg_i_29_0[6]),
        .I3(mem_reg_0[6]),
        .O(mem_reg_i_55_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_56
       (.I0(mem_reg_i_29_0[5]),
        .I1(mem_reg_0[5]),
        .I2(mem_reg_i_29_0[4]),
        .I3(mem_reg_0[4]),
        .O(mem_reg_i_56_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_57
       (.I0(mem_reg_i_29_0[3]),
        .I1(mem_reg_0[3]),
        .I2(mem_reg_i_29_0[2]),
        .I3(mem_reg_0[2]),
        .O(mem_reg_i_57_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    mem_reg_i_58
       (.I0(mem_reg_i_29_0[1]),
        .I1(mem_reg_0[1]),
        .I2(mem_reg_i_29_0[0]),
        .I3(mem_reg_0[0]),
        .O(mem_reg_i_58_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_59
       (.I0(mem_reg_0[15]),
        .I1(mem_reg_i_29_0[15]),
        .I2(mem_reg_0[14]),
        .I3(mem_reg_i_29_0[14]),
        .O(mem_reg_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5__2
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[29]),
        .O(p_2_in[29]));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_60
       (.I0(mem_reg_0[13]),
        .I1(mem_reg_i_29_0[13]),
        .I2(mem_reg_0[12]),
        .I3(mem_reg_i_29_0[12]),
        .O(mem_reg_i_60_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_61
       (.I0(mem_reg_0[11]),
        .I1(mem_reg_i_29_0[11]),
        .I2(mem_reg_0[10]),
        .I3(mem_reg_i_29_0[10]),
        .O(mem_reg_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_62
       (.I0(mem_reg_0[9]),
        .I1(mem_reg_i_29_0[9]),
        .I2(mem_reg_0[8]),
        .I3(mem_reg_i_29_0[8]),
        .O(mem_reg_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_63
       (.I0(mem_reg_0[7]),
        .I1(mem_reg_i_29_0[7]),
        .I2(mem_reg_0[6]),
        .I3(mem_reg_i_29_0[6]),
        .O(mem_reg_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_64
       (.I0(mem_reg_0[5]),
        .I1(mem_reg_i_29_0[5]),
        .I2(mem_reg_0[4]),
        .I3(mem_reg_i_29_0[4]),
        .O(mem_reg_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_65
       (.I0(mem_reg_0[3]),
        .I1(mem_reg_i_29_0[3]),
        .I2(mem_reg_0[2]),
        .I3(mem_reg_i_29_0[2]),
        .O(mem_reg_i_65_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_i_66
       (.I0(mem_reg_0[1]),
        .I1(mem_reg_i_29_0[1]),
        .I2(mem_reg_0[0]),
        .I3(mem_reg_i_29_0[0]),
        .O(mem_reg_i_66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6__2
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[28]),
        .O(p_2_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7__2
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[27]),
        .O(p_2_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8__2
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[26]),
        .O(p_2_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9__2
       (.I0(s_axi_s_axi_ctrl_WSTRB[3]),
        .I1(mem_reg_1),
        .I2(p_43_in),
        .I3(s_axi_s_axi_ctrl_WDATA[25]),
        .O(p_2_in[25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[0]),
        .I3(\rdata_reg[9]_1 [0]),
        .I4(q1[0]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata_reg[1] ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[0]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[1]),
        .I3(\rdata_reg[9]_1 [1]),
        .I4(q1[1]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata_reg[0]_2 ),
        .I2(\rdata_reg[2] ),
        .I3(p_0_in_0[0]),
        .I4(\rdata_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[2]),
        .I3(\rdata_reg[9]_1 [2]),
        .I4(q1[2]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata_reg[0]_2 ),
        .I2(\rdata_reg[3] ),
        .I3(int_ap_ready),
        .I4(\rdata_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[3]),
        .I3(\rdata_reg[9]_1 [3]),
        .I4(q1[3]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata_reg[0]_2 ),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[5]_0 ),
        .I4(\rdata_reg[2]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[5]),
        .I3(\rdata_reg[9]_1 [4]),
        .I4(q1[4]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata_reg[0]_2 ),
        .I2(\rdata_reg[6] ),
        .I3(p_0_in_0[1]),
        .I4(\rdata_reg[2]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[6]),
        .I3(\rdata_reg[9]_1 [5]),
        .I4(q1[5]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata_reg[0]_2 ),
        .I2(\rdata_reg[7] ),
        .I3(p_0_in_0[2]),
        .I4(\rdata_reg[2]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[7]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[7]),
        .I3(\rdata_reg[9]_1 [6]),
        .I4(q1[6]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata_reg[0]_2 ),
        .I2(\rdata_reg[8] ),
        .I3(p_0_in_0[3]),
        .I4(\rdata_reg[2]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[8]),
        .I3(\rdata_reg[9]_1 [7]),
        .I4(q1[7]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata_reg[0]_2 ),
        .I2(\rdata_reg[9] ),
        .I3(interrupt),
        .I4(\rdata_reg[2]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[9]_0 ),
        .I1(int_channel_descr_done_read),
        .I2(int_channel_descr_done_q1[9]),
        .I3(\rdata_reg[9]_1 [8]),
        .I4(q1[8]),
        .I5(int_channel_descr_error_read),
        .O(\rdata[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_s_axi_ctrl_s_axi_ram" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized2
   (int_channel_descr_error_q1,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_clk,
    ar_hs,
    address1,
    Q,
    mem_reg_0,
    mem_reg_1);
  output [31:0]int_channel_descr_error_q1;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  input ap_clk;
  input ar_hs;
  input [0:0]address1;
  input [5:0]Q;
  input mem_reg_0;
  input [1:0]mem_reg_1;

  wire [5:0]Q;
  wire [0:0]address1;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ar_hs;
  wire channel_descr_error_ce0;
  wire [3:2]int_channel_descr_error_be0;
  wire [31:0]int_channel_descr_error_q1;
  wire mem_reg_0;
  wire [1:0]mem_reg_1;
  wire mem_reg_i_6__4_n_0;
  wire mem_reg_i_7__4_n_0;
  wire [24:24]p_1_in;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "510" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4]}),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(int_channel_descr_error_q1[15:0]),
        .DOUTBDOUT(int_channel_descr_error_q1[31:16]),
        .DOUTPADOUTP(NLW_mem_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ar_hs),
        .ENBWREN(channel_descr_error_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({int_channel_descr_error_be0,mem_reg_i_6__4_n_0,mem_reg_i_7__4_n_0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_2__5
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(mem_reg_0),
        .O(channel_descr_error_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_3__2
       (.I0(mem_reg_1[0]),
        .I1(mem_reg_1[1]),
        .I2(Q[4]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hCCA000A0CC000000)) 
    mem_reg_i_4__2
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(mem_reg_1[1]),
        .I2(mem_reg_0),
        .I3(Q[4]),
        .I4(mem_reg_1[0]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(int_channel_descr_error_be0[3]));
  LUT6 #(
    .INIT(64'h0C000CAA0C000C00)) 
    mem_reg_i_5__3
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(mem_reg_1[1]),
        .I2(mem_reg_1[0]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(mem_reg_0),
        .O(int_channel_descr_error_be0[2]));
  LUT6 #(
    .INIT(64'h000000A0CCCC00A0)) 
    mem_reg_i_6__4
       (.I0(mem_reg_0),
        .I1(mem_reg_1[0]),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(Q[4]),
        .I5(mem_reg_1[1]),
        .O(mem_reg_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h0000003055550030)) 
    mem_reg_i_7__4
       (.I0(mem_reg_1[0]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(mem_reg_0),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(Q[4]),
        .I5(mem_reg_1[1]),
        .O(mem_reg_i_7__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_8__4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    mem_reg_i_9__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "SimpleRxMCDMA_s_axi_ctrl_s_axi_ram" *) 
module tb_SimpleRxMCDMA_0_0_SimpleRxMCDMA_s_axi_ctrl_s_axi_ram__parameterized3
   (int_channel_descr_error_read_reg,
    q1,
    int_channel_descr_error_read_reg_0,
    int_channel_descr_error_read_reg_1,
    int_channel_descr_error_read_reg_2,
    int_channel_descr_error_read_reg_3,
    int_channel_descr_error_read_reg_4,
    int_channel_descr_error_read_reg_5,
    int_channel_descr_error_read_reg_6,
    int_channel_descr_error_read_reg_7,
    int_channel_descr_error_read_reg_8,
    int_channel_descr_error_read_reg_9,
    int_channel_descr_error_read_reg_10,
    int_channel_descr_error_read_reg_11,
    int_channel_descr_error_read_reg_12,
    int_channel_descr_error_read_reg_13,
    int_channel_descr_error_read_reg_14,
    int_channel_descr_error_read_reg_15,
    int_channel_descr_error_read_reg_16,
    int_channel_descr_error_read_reg_17,
    int_channel_descr_error_read_reg_18,
    int_channel_descr_error_read_reg_19,
    int_channel_descr_error_read_reg_20,
    int_channel_descr_error_read_reg_21,
    address1,
    mem_reg_0,
    Q,
    mem_reg_1,
    ap_start,
    sub_ln186_fu_854_p2,
    int_channel_descr_error_read,
    int_channel_descr_error_q1,
    DOUTBDOUT,
    int_channel_descr_done_read,
    s_axi_s_axi_ctrl_ARADDR,
    rstate,
    s_axi_s_axi_ctrl_ARVALID,
    mem_reg_2,
    ap_clk,
    ar_hs);
  output int_channel_descr_error_read_reg;
  output [8:0]q1;
  output int_channel_descr_error_read_reg_0;
  output int_channel_descr_error_read_reg_1;
  output int_channel_descr_error_read_reg_2;
  output int_channel_descr_error_read_reg_3;
  output int_channel_descr_error_read_reg_4;
  output int_channel_descr_error_read_reg_5;
  output int_channel_descr_error_read_reg_6;
  output int_channel_descr_error_read_reg_7;
  output int_channel_descr_error_read_reg_8;
  output int_channel_descr_error_read_reg_9;
  output int_channel_descr_error_read_reg_10;
  output int_channel_descr_error_read_reg_11;
  output int_channel_descr_error_read_reg_12;
  output int_channel_descr_error_read_reg_13;
  output int_channel_descr_error_read_reg_14;
  output int_channel_descr_error_read_reg_15;
  output int_channel_descr_error_read_reg_16;
  output int_channel_descr_error_read_reg_17;
  output int_channel_descr_error_read_reg_18;
  output int_channel_descr_error_read_reg_19;
  output int_channel_descr_error_read_reg_20;
  output int_channel_descr_error_read_reg_21;
  output [1:0]address1;
  input [1:0]mem_reg_0;
  input [5:0]Q;
  input mem_reg_1;
  input ap_start;
  input [31:0]sub_ln186_fu_854_p2;
  input int_channel_descr_error_read;
  input [22:0]int_channel_descr_error_q1;
  input [22:0]DOUTBDOUT;
  input int_channel_descr_done_read;
  input [1:0]s_axi_s_axi_ctrl_ARADDR;
  input [1:0]rstate;
  input s_axi_s_axi_ctrl_ARVALID;
  input [1:0]mem_reg_2;
  input ap_clk;
  input ar_hs;

  wire [22:0]DOUTBDOUT;
  wire [5:0]Q;
  wire [1:0]address1;
  wire ap_clk;
  wire ap_start;
  wire ar_hs;
  wire channel_descr_transfered_data_ce0;
  wire channel_descr_transfered_data_we0;
  wire int_channel_descr_done_read;
  wire [22:0]int_channel_descr_error_q1;
  wire int_channel_descr_error_read;
  wire int_channel_descr_error_read_reg;
  wire int_channel_descr_error_read_reg_0;
  wire int_channel_descr_error_read_reg_1;
  wire int_channel_descr_error_read_reg_10;
  wire int_channel_descr_error_read_reg_11;
  wire int_channel_descr_error_read_reg_12;
  wire int_channel_descr_error_read_reg_13;
  wire int_channel_descr_error_read_reg_14;
  wire int_channel_descr_error_read_reg_15;
  wire int_channel_descr_error_read_reg_16;
  wire int_channel_descr_error_read_reg_17;
  wire int_channel_descr_error_read_reg_18;
  wire int_channel_descr_error_read_reg_19;
  wire int_channel_descr_error_read_reg_2;
  wire int_channel_descr_error_read_reg_20;
  wire int_channel_descr_error_read_reg_21;
  wire int_channel_descr_error_read_reg_3;
  wire int_channel_descr_error_read_reg_4;
  wire int_channel_descr_error_read_reg_5;
  wire int_channel_descr_error_read_reg_6;
  wire int_channel_descr_error_read_reg_7;
  wire int_channel_descr_error_read_reg_8;
  wire int_channel_descr_error_read_reg_9;
  wire [31:4]int_channel_descr_transfered_data_q1;
  wire [1:0]mem_reg_0;
  wire mem_reg_1;
  wire [1:0]mem_reg_2;
  wire mem_reg_i_10__4_n_0;
  wire mem_reg_i_11__4_n_0;
  wire mem_reg_i_12__4_n_0;
  wire mem_reg_i_13__4_n_0;
  wire mem_reg_i_14__4_n_0;
  wire mem_reg_i_15__4_n_0;
  wire mem_reg_i_16__3_n_0;
  wire mem_reg_i_17__1_n_0;
  wire mem_reg_i_18__0_n_0;
  wire mem_reg_i_19__0_n_0;
  wire mem_reg_i_28__0_n_0;
  wire mem_reg_i_29__0_n_0;
  wire mem_reg_i_2__4_n_0;
  wire mem_reg_i_30__0_n_0;
  wire mem_reg_i_31__0_n_0;
  wire mem_reg_i_32__0_n_0;
  wire mem_reg_i_33__0_n_0;
  wire mem_reg_i_34__0_n_0;
  wire mem_reg_i_35__0_n_0;
  wire mem_reg_i_3__4_n_0;
  wire mem_reg_i_4__5_n_0;
  wire mem_reg_i_5__5_n_0;
  wire mem_reg_i_6__5_n_0;
  wire mem_reg_i_7__5_n_0;
  wire mem_reg_i_8__5_n_0;
  wire mem_reg_i_9__5_n_0;
  wire [31:24]p_1_in;
  wire [8:0]q1;
  wire [1:0]rstate;
  wire [1:0]s_axi_s_axi_ctrl_ARADDR;
  wire s_axi_s_axi_ctrl_ARVALID;
  wire [31:0]sub_ln186_fu_854_p2;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/s_axi_ctrl_s_axi_U/int_channel_descr_transfered_data/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "508" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_i_2__4_n_0,mem_reg_i_3__4_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({mem_reg_i_4__5_n_0,mem_reg_i_5__5_n_0,mem_reg_i_6__5_n_0,mem_reg_i_7__5_n_0,mem_reg_i_8__5_n_0,mem_reg_i_9__5_n_0,mem_reg_i_10__4_n_0,mem_reg_i_11__4_n_0,mem_reg_i_12__4_n_0,mem_reg_i_13__4_n_0,mem_reg_i_14__4_n_0,mem_reg_i_15__4_n_0,mem_reg_i_16__3_n_0,mem_reg_i_17__1_n_0,mem_reg_i_18__0_n_0,mem_reg_i_19__0_n_0}),
        .DINBDIN({p_1_in,mem_reg_i_28__0_n_0,mem_reg_i_29__0_n_0,mem_reg_i_30__0_n_0,mem_reg_i_31__0_n_0,mem_reg_i_32__0_n_0,mem_reg_i_33__0_n_0,mem_reg_i_34__0_n_0,mem_reg_i_35__0_n_0}),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({int_channel_descr_transfered_data_q1[15:10],q1[8:4],int_channel_descr_transfered_data_q1[4],q1[3:0]}),
        .DOUTBDOUT(int_channel_descr_transfered_data_q1[31:16]),
        .DOUTPADOUTP(NLW_mem_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ar_hs),
        .ENBWREN(channel_descr_transfered_data_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({channel_descr_transfered_data_we0,channel_descr_transfered_data_we0,channel_descr_transfered_data_we0,channel_descr_transfered_data_we0}));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_10__4
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[9]),
        .O(mem_reg_i_10__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_11__4
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[8]),
        .O(mem_reg_i_11__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_12__4
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[7]),
        .O(mem_reg_i_12__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_13__4
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[6]),
        .O(mem_reg_i_13__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_14__4
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[5]),
        .O(mem_reg_i_14__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_15__4
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[4]),
        .O(mem_reg_i_15__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_16__3
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[3]),
        .O(mem_reg_i_16__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_17__1
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[2]),
        .O(mem_reg_i_17__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_18__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[1]),
        .O(mem_reg_i_18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_19__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[0]),
        .O(mem_reg_i_19__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_1__4
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(mem_reg_1),
        .O(channel_descr_transfered_data_ce0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_2
       (.I0(s_axi_s_axi_ctrl_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_s_axi_ctrl_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg_2[1]),
        .O(address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_20
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[31]),
        .I2(Q[5]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_21
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[30]),
        .I2(Q[5]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_22
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[29]),
        .I2(Q[5]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_23
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[28]),
        .I2(Q[5]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_24
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[27]),
        .I2(Q[5]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_25
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[26]),
        .I2(Q[5]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_26
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[25]),
        .I2(Q[5]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_27
       (.I0(channel_descr_transfered_data_we0),
        .I1(sub_ln186_fu_854_p2[24]),
        .I2(Q[5]),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_28__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[23]),
        .O(mem_reg_i_28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_29__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[22]),
        .O(mem_reg_i_29__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    mem_reg_i_2__4
       (.I0(mem_reg_0[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(mem_reg_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_30__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[21]),
        .O(mem_reg_i_30__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_31__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[20]),
        .O(mem_reg_i_31__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_32__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[19]),
        .O(mem_reg_i_32__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_33__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[18]),
        .O(mem_reg_i_33__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_34__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[17]),
        .O(mem_reg_i_34__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_35__0
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[16]),
        .O(mem_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    mem_reg_i_36
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(channel_descr_transfered_data_we0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3__1
       (.I0(s_axi_s_axi_ctrl_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_s_axi_ctrl_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg_2[0]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    mem_reg_i_3__4
       (.I0(mem_reg_0[0]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(mem_reg_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_4__5
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[15]),
        .O(mem_reg_i_4__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_5__5
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[14]),
        .O(mem_reg_i_5__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_6__5
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[13]),
        .O(mem_reg_i_6__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_7__5
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[12]),
        .O(mem_reg_i_7__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_8__5
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[11]),
        .O(mem_reg_i_8__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_9__5
       (.I0(Q[5]),
        .I1(sub_ln186_fu_854_p2[10]),
        .O(mem_reg_i_9__5_n_0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[10]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[10]),
        .I2(int_channel_descr_error_q1[1]),
        .I3(DOUTBDOUT[1]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[11]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[11]),
        .I2(int_channel_descr_error_q1[2]),
        .I3(DOUTBDOUT[2]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_1));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[12]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[12]),
        .I2(int_channel_descr_error_q1[3]),
        .I3(DOUTBDOUT[3]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_2));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[13]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[13]),
        .I2(int_channel_descr_error_q1[4]),
        .I3(DOUTBDOUT[4]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_3));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[14]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[14]),
        .I2(int_channel_descr_error_q1[5]),
        .I3(DOUTBDOUT[5]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_4));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[15]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[15]),
        .I2(int_channel_descr_error_q1[6]),
        .I3(DOUTBDOUT[6]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[16]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[16]),
        .I2(int_channel_descr_error_q1[7]),
        .I3(DOUTBDOUT[7]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_6));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[17]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[17]),
        .I2(int_channel_descr_error_q1[8]),
        .I3(DOUTBDOUT[8]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_7));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[18]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[18]),
        .I2(int_channel_descr_error_q1[9]),
        .I3(DOUTBDOUT[9]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_8));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[19]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[19]),
        .I2(int_channel_descr_error_q1[10]),
        .I3(DOUTBDOUT[10]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_9));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[20]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[20]),
        .I2(int_channel_descr_error_q1[11]),
        .I3(DOUTBDOUT[11]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_10));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[21]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[21]),
        .I2(int_channel_descr_error_q1[12]),
        .I3(DOUTBDOUT[12]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_11));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[22]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[22]),
        .I2(int_channel_descr_error_q1[13]),
        .I3(DOUTBDOUT[13]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_12));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[23]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[23]),
        .I2(int_channel_descr_error_q1[14]),
        .I3(DOUTBDOUT[14]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_13));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[24]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[24]),
        .I2(int_channel_descr_error_q1[15]),
        .I3(DOUTBDOUT[15]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_14));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[25]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[25]),
        .I2(int_channel_descr_error_q1[16]),
        .I3(DOUTBDOUT[16]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_15));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[26]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[26]),
        .I2(int_channel_descr_error_q1[17]),
        .I3(DOUTBDOUT[17]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_16));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[27]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[27]),
        .I2(int_channel_descr_error_q1[18]),
        .I3(DOUTBDOUT[18]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_17));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[28]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[28]),
        .I2(int_channel_descr_error_q1[19]),
        .I3(DOUTBDOUT[19]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_18));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[29]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[29]),
        .I2(int_channel_descr_error_q1[20]),
        .I3(DOUTBDOUT[20]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_19));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[30]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[30]),
        .I2(int_channel_descr_error_q1[21]),
        .I3(DOUTBDOUT[21]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_20));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[31]_i_5 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[31]),
        .I2(int_channel_descr_error_q1[22]),
        .I3(DOUTBDOUT[22]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg_21));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \rdata[4]_i_3 
       (.I0(int_channel_descr_error_read),
        .I1(int_channel_descr_transfered_data_q1[4]),
        .I2(int_channel_descr_error_q1[0]),
        .I3(DOUTBDOUT[0]),
        .I4(int_channel_descr_done_read),
        .O(int_channel_descr_error_read_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
