
adxl2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000940c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  080095a0  080095a0  0000a5a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a38  08009a38  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009a38  08009a38  0000aa38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a40  08009a40  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a40  08009a40  0000aa40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a44  08009a44  0000aa44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009a48  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  200001d4  08009c1c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08009c1c  0000b430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6ae  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c68  00000000  00000000  000178b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  00019520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008cb  00000000  00000000  0001a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026c56  00000000  00000000  0001a963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da1e  00000000  00000000  000415b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb749  00000000  00000000  0004efd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a720  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043d0  00000000  00000000  0013a764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0013eb34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009584 	.word	0x08009584

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009584 	.word	0x08009584

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <adxl_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void adxl_write (uint8_t Reg, uint8_t data)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	460a      	mov	r2, r1
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
	uint8_t writeBuf[2];
	writeBuf[0] = Reg|0x40;  // multibyte write enabled
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	733b      	strb	r3, [r7, #12]
	writeBuf[1] = data;
 8000ffe:	79bb      	ldrb	r3, [r7, #6]
 8001000:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // pull the cs pin low to enable the slave
 8001002:	2200      	movs	r2, #0
 8001004:	2140      	movs	r1, #64	@ 0x40
 8001006:	4809      	ldr	r0, [pc, #36]	@ (800102c <adxl_write+0x48>)
 8001008:	f000 ff48 	bl	8001e9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi1, writeBuf, 2, 100);  // transmit the address and data
 800100c:	f107 010c 	add.w	r1, r7, #12
 8001010:	2364      	movs	r3, #100	@ 0x64
 8001012:	2202      	movs	r2, #2
 8001014:	4806      	ldr	r0, [pc, #24]	@ (8001030 <adxl_write+0x4c>)
 8001016:	f002 fb1c 	bl	8003652 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // pull the cs pin high to disable the slave
 800101a:	2201      	movs	r2, #1
 800101c:	2140      	movs	r1, #64	@ 0x40
 800101e:	4803      	ldr	r0, [pc, #12]	@ (800102c <adxl_write+0x48>)
 8001020:	f000 ff3c 	bl	8001e9c <HAL_GPIO_WritePin>
}
 8001024:	bf00      	nop
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	48000400 	.word	0x48000400
 8001030:	200001f0 	.word	0x200001f0

08001034 <adxl_read>:
void adxl_read (uint8_t Reg, uint8_t *Buffer, size_t len)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	73fb      	strb	r3, [r7, #15]
	Reg |= 0x80;  // read operation
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001048:	b2db      	uxtb	r3, r3
 800104a:	73fb      	strb	r3, [r7, #15]
	Reg |= 0x40;  // multibyte read
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001052:	b2db      	uxtb	r3, r3
 8001054:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // pull the cs pin low to enable the slave
 8001056:	2200      	movs	r2, #0
 8001058:	2140      	movs	r1, #64	@ 0x40
 800105a:	480d      	ldr	r0, [pc, #52]	@ (8001090 <adxl_read+0x5c>)
 800105c:	f000 ff1e 	bl	8001e9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi1, &Reg, 1, 100);  // send the address from where you want to read data
 8001060:	f107 010f 	add.w	r1, r7, #15
 8001064:	2364      	movs	r3, #100	@ 0x64
 8001066:	2201      	movs	r2, #1
 8001068:	480a      	ldr	r0, [pc, #40]	@ (8001094 <adxl_read+0x60>)
 800106a:	f002 faf2 	bl	8003652 <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi1, Buffer, len, 100);  // read 6 BYTES of data
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	b29a      	uxth	r2, r3
 8001072:	2364      	movs	r3, #100	@ 0x64
 8001074:	68b9      	ldr	r1, [r7, #8]
 8001076:	4807      	ldr	r0, [pc, #28]	@ (8001094 <adxl_read+0x60>)
 8001078:	f002 fc61 	bl	800393e <HAL_SPI_Receive>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // pull the cs pin high to disable the slave
 800107c:	2201      	movs	r2, #1
 800107e:	2140      	movs	r1, #64	@ 0x40
 8001080:	4803      	ldr	r0, [pc, #12]	@ (8001090 <adxl_read+0x5c>)
 8001082:	f000 ff0b 	bl	8001e9c <HAL_GPIO_WritePin>
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	48000400 	.word	0x48000400
 8001094:	200001f0 	.word	0x200001f0

08001098 <adxl_init>:

void adxl_init (void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
	uint8_t chipID=0;
 800109e:	2300      	movs	r3, #0
 80010a0:	71fb      	strb	r3, [r7, #7]
	adxl_read(0x00, &chipID, 1);
 80010a2:	1dfb      	adds	r3, r7, #7
 80010a4:	2201      	movs	r2, #1
 80010a6:	4619      	mov	r1, r3
 80010a8:	2000      	movs	r0, #0
 80010aa:	f7ff ffc3 	bl	8001034 <adxl_read>
	if (chipID == 0xE5)
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	2be5      	cmp	r3, #229	@ 0xe5
 80010b2:	d10b      	bne.n	80010cc <adxl_init+0x34>
		{
			adxl_write (0x2d, 0x00);  // reset all bits; standby
 80010b4:	2100      	movs	r1, #0
 80010b6:	202d      	movs	r0, #45	@ 0x2d
 80010b8:	f7ff ff94 	bl	8000fe4 <adxl_write>
			adxl_write (0x2d, 0x08);  // measure=1 and wake up 8hz
 80010bc:	2108      	movs	r1, #8
 80010be:	202d      	movs	r0, #45	@ 0x2d
 80010c0:	f7ff ff90 	bl	8000fe4 <adxl_write>
			adxl_write (0x31, 0x01);  // 10bit data, range= +- 4g
 80010c4:	2101      	movs	r1, #1
 80010c6:	2031      	movs	r0, #49	@ 0x31
 80010c8:	f7ff ff8c 	bl	8000fe4 <adxl_write>
		}
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010d8:	b098      	sub	sp, #96	@ 0x60
 80010da:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010dc:	f000 fbae 	bl	800183c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e0:	f000 f88c 	bl	80011fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e4:	f000 f94a 	bl	800137c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010e8:	f000 f918 	bl	800131c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80010ec:	f000 f8d8 	bl	80012a0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  adxl_init();
 80010f0:	f7ff ffd2 	bl	8001098 <adxl_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  uint8_t RxData[6];
	  adxl_read (0x32, RxData, 6);
 80010f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010f8:	2206      	movs	r2, #6
 80010fa:	4619      	mov	r1, r3
 80010fc:	2032      	movs	r0, #50	@ 0x32
 80010fe:	f7ff ff99 	bl	8001034 <adxl_read>
	  int16_t x = ((RxData[1]<<8)|RxData[0]);
 8001102:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	b21a      	sxth	r2, r3
 800110a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	  int16_t y = ((RxData[3]<<8)|RxData[2]);
 8001116:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800111a:	021b      	lsls	r3, r3, #8
 800111c:	b21a      	sxth	r2, r3
 800111e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001122:	b21b      	sxth	r3, r3
 8001124:	4313      	orrs	r3, r2
 8001126:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	  int16_t z = ((RxData[5]<<8)|RxData[4]);
 800112a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800112e:	021b      	lsls	r3, r3, #8
 8001130:	b21a      	sxth	r2, r3
 8001132:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	  float xg = (float)x/128;
 800113e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800114a:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80011ec <main+0x118>
 800114e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001152:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	  float yg = (float)y/128;
 8001156:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001162:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80011ec <main+0x118>
 8001166:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	  float zg = (float)z/128;
 800116e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8001172:	ee07 3a90 	vmov	s15, r3
 8001176:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800117a:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80011ec <main+0x118>
 800117e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001182:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	  char buf[50];

	  sprintf(buf, "X: %+5.2f  Y: %+5.2f  Z: %+5.2f", xg, yg, zg);
 8001186:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001188:	f7ff f9de 	bl	8000548 <__aeabi_f2d>
 800118c:	4680      	mov	r8, r0
 800118e:	4689      	mov	r9, r1
 8001190:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001192:	f7ff f9d9 	bl	8000548 <__aeabi_f2d>
 8001196:	4604      	mov	r4, r0
 8001198:	460d      	mov	r5, r1
 800119a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800119c:	f7ff f9d4 	bl	8000548 <__aeabi_f2d>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4638      	mov	r0, r7
 80011a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011aa:	e9cd 4500 	strd	r4, r5, [sp]
 80011ae:	4642      	mov	r2, r8
 80011b0:	464b      	mov	r3, r9
 80011b2:	490f      	ldr	r1, [pc, #60]	@ (80011f0 <main+0x11c>)
 80011b4:	f004 fdae 	bl	8005d14 <siprintf>
	          HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 80011b8:	463b      	mov	r3, r7
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff f858 	bl	8000270 <strlen>
 80011c0:	4603      	mov	r3, r0
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	4639      	mov	r1, r7
 80011c6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ca:	480a      	ldr	r0, [pc, #40]	@ (80011f4 <main+0x120>)
 80011cc:	f003 f918 	bl	8004400 <HAL_UART_Transmit>
	          HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 80011d0:	f04f 33ff 	mov.w	r3, #4294967295
 80011d4:	2202      	movs	r2, #2
 80011d6:	4908      	ldr	r1, [pc, #32]	@ (80011f8 <main+0x124>)
 80011d8:	4806      	ldr	r0, [pc, #24]	@ (80011f4 <main+0x120>)
 80011da:	f003 f911 	bl	8004400 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 80011de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011e2:	f000 fba7 	bl	8001934 <HAL_Delay>
  {
 80011e6:	bf00      	nop
 80011e8:	e784      	b.n	80010f4 <main+0x20>
 80011ea:	bf00      	nop
 80011ec:	43000000 	.word	0x43000000
 80011f0:	080095a0 	.word	0x080095a0
 80011f4:	20000254 	.word	0x20000254
 80011f8:	080095c0 	.word	0x080095c0

080011fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b096      	sub	sp, #88	@ 0x58
 8001200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	2244      	movs	r2, #68	@ 0x44
 8001208:	2100      	movs	r1, #0
 800120a:	4618      	mov	r0, r3
 800120c:	f004 fde5 	bl	8005dda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001210:	463b      	mov	r3, r7
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
 800121c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800121e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001222:	f000 fe61 	bl	8001ee8 <HAL_PWREx_ControlVoltageScaling>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800122c:	f000 f90c 	bl	8001448 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001230:	2302      	movs	r3, #2
 8001232:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001234:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001238:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800123a:	2310      	movs	r3, #16
 800123c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800123e:	2302      	movs	r3, #2
 8001240:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001242:	2302      	movs	r3, #2
 8001244:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001246:	2301      	movs	r3, #1
 8001248:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800124a:	230a      	movs	r3, #10
 800124c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800124e:	2307      	movs	r3, #7
 8001250:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001252:	2302      	movs	r3, #2
 8001254:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001256:	2302      	movs	r3, #2
 8001258:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fe98 	bl	8001f94 <HAL_RCC_OscConfig>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800126a:	f000 f8ed 	bl	8001448 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126e:	230f      	movs	r3, #15
 8001270:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001272:	2303      	movs	r3, #3
 8001274:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001276:	2300      	movs	r3, #0
 8001278:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800127e:	2300      	movs	r3, #0
 8001280:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001282:	463b      	mov	r3, r7
 8001284:	2104      	movs	r1, #4
 8001286:	4618      	mov	r0, r3
 8001288:	f001 fa60 	bl	800274c <HAL_RCC_ClockConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001292:	f000 f8d9 	bl	8001448 <Error_Handler>
  }
}
 8001296:	bf00      	nop
 8001298:	3758      	adds	r7, #88	@ 0x58
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
	...

080012a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001318 <MX_SPI1_Init+0x78>)
 80012a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012b2:	4b18      	ldr	r3, [pc, #96]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012b8:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80012be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80012c0:	4b14      	ldr	r3, [pc, #80]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012c2:	2202      	movs	r2, #2
 80012c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80012c6:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012cc:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012d6:	2218      	movs	r2, #24
 80012d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012da:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012dc:	2200      	movs	r2, #0
 80012de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80012ec:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012ee:	2207      	movs	r2, #7
 80012f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012f2:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <MX_SPI1_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012fe:	4805      	ldr	r0, [pc, #20]	@ (8001314 <MX_SPI1_Init+0x74>)
 8001300:	f002 f904 	bl	800350c <HAL_SPI_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800130a:	f000 f89d 	bl	8001448 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200001f0 	.word	0x200001f0
 8001318:	40013000 	.word	0x40013000

0800131c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001320:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001322:	4a15      	ldr	r2, [pc, #84]	@ (8001378 <MX_USART2_UART_Init+0x5c>)
 8001324:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001328:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800132c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800133a:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001340:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001342:	220c      	movs	r2, #12
 8001344:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001346:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800134c:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001352:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001354:	2200      	movs	r2, #0
 8001356:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 800135a:	2200      	movs	r2, #0
 800135c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800135e:	4805      	ldr	r0, [pc, #20]	@ (8001374 <MX_USART2_UART_Init+0x58>)
 8001360:	f003 f800 	bl	8004364 <HAL_UART_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800136a:	f000 f86d 	bl	8001448 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000254 	.word	0x20000254
 8001378:	40004400 	.word	0x40004400

0800137c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	@ 0x28
 8001380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001392:	4b2a      	ldr	r3, [pc, #168]	@ (800143c <MX_GPIO_Init+0xc0>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001396:	4a29      	ldr	r2, [pc, #164]	@ (800143c <MX_GPIO_Init+0xc0>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139e:	4b27      	ldr	r3, [pc, #156]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a2:	f003 0304 	and.w	r3, r3, #4
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013aa:	4b24      	ldr	r3, [pc, #144]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ae:	4a23      	ldr	r2, [pc, #140]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013b6:	4b21      	ldr	r3, [pc, #132]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c2:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c6:	4a1d      	ldr	r2, [pc, #116]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	4b18      	ldr	r3, [pc, #96]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	4a17      	ldr	r2, [pc, #92]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <MX_GPIO_Init+0xc0>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	2140      	movs	r1, #64	@ 0x40
 80013f6:	4812      	ldr	r0, [pc, #72]	@ (8001440 <MX_GPIO_Init+0xc4>)
 80013f8:	f000 fd50 	bl	8001e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001402:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001406:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	4619      	mov	r1, r3
 8001412:	480c      	ldr	r0, [pc, #48]	@ (8001444 <MX_GPIO_Init+0xc8>)
 8001414:	f000 fb98 	bl	8001b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001418:	2340      	movs	r3, #64	@ 0x40
 800141a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	4619      	mov	r1, r3
 800142e:	4804      	ldr	r0, [pc, #16]	@ (8001440 <MX_GPIO_Init+0xc4>)
 8001430:	f000 fb8a 	bl	8001b48 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001434:	bf00      	nop
 8001436:	3728      	adds	r7, #40	@ 0x28
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40021000 	.word	0x40021000
 8001440:	48000400 	.word	0x48000400
 8001444:	48000800 	.word	0x48000800

08001448 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800144c:	b672      	cpsid	i
}
 800144e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <Error_Handler+0x8>

08001454 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145a:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <HAL_MspInit+0x44>)
 800145c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800145e:	4a0e      	ldr	r2, [pc, #56]	@ (8001498 <HAL_MspInit+0x44>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6613      	str	r3, [r2, #96]	@ 0x60
 8001466:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <HAL_MspInit+0x44>)
 8001468:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <HAL_MspInit+0x44>)
 8001474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001476:	4a08      	ldr	r2, [pc, #32]	@ (8001498 <HAL_MspInit+0x44>)
 8001478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147c:	6593      	str	r3, [r2, #88]	@ 0x58
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_MspInit+0x44>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	40021000 	.word	0x40021000

0800149c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	@ 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a17      	ldr	r2, [pc, #92]	@ (8001518 <HAL_SPI_MspInit+0x7c>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d128      	bne.n	8001510 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014be:	4b17      	ldr	r3, [pc, #92]	@ (800151c <HAL_SPI_MspInit+0x80>)
 80014c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c2:	4a16      	ldr	r2, [pc, #88]	@ (800151c <HAL_SPI_MspInit+0x80>)
 80014c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014ca:	4b14      	ldr	r3, [pc, #80]	@ (800151c <HAL_SPI_MspInit+0x80>)
 80014cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <HAL_SPI_MspInit+0x80>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	4a10      	ldr	r2, [pc, #64]	@ (800151c <HAL_SPI_MspInit+0x80>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e2:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <HAL_SPI_MspInit+0x80>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80014ee:	23e0      	movs	r3, #224	@ 0xe0
 80014f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fa:	2303      	movs	r3, #3
 80014fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014fe:	2305      	movs	r3, #5
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	4619      	mov	r1, r3
 8001508:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800150c:	f000 fb1c 	bl	8001b48 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	@ 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40013000 	.word	0x40013000
 800151c:	40021000 	.word	0x40021000

08001520 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b0ac      	sub	sp, #176	@ 0xb0
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001528:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	2288      	movs	r2, #136	@ 0x88
 800153e:	2100      	movs	r1, #0
 8001540:	4618      	mov	r0, r3
 8001542:	f004 fc4a 	bl	8005dda <memset>
  if(huart->Instance==USART2)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a21      	ldr	r2, [pc, #132]	@ (80015d0 <HAL_UART_MspInit+0xb0>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d13b      	bne.n	80015c8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001550:	2302      	movs	r3, #2
 8001552:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001554:	2300      	movs	r3, #0
 8001556:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	4618      	mov	r0, r3
 800155e:	f001 fb19 	bl	8002b94 <HAL_RCCEx_PeriphCLKConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001568:	f7ff ff6e 	bl	8001448 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800156c:	4b19      	ldr	r3, [pc, #100]	@ (80015d4 <HAL_UART_MspInit+0xb4>)
 800156e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001570:	4a18      	ldr	r2, [pc, #96]	@ (80015d4 <HAL_UART_MspInit+0xb4>)
 8001572:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001576:	6593      	str	r3, [r2, #88]	@ 0x58
 8001578:	4b16      	ldr	r3, [pc, #88]	@ (80015d4 <HAL_UART_MspInit+0xb4>)
 800157a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001584:	4b13      	ldr	r3, [pc, #76]	@ (80015d4 <HAL_UART_MspInit+0xb4>)
 8001586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001588:	4a12      	ldr	r2, [pc, #72]	@ (80015d4 <HAL_UART_MspInit+0xb4>)
 800158a:	f043 0301 	orr.w	r3, r3, #1
 800158e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001590:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <HAL_UART_MspInit+0xb4>)
 8001592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800159c:	230c      	movs	r3, #12
 800159e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	2302      	movs	r3, #2
 80015a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ae:	2303      	movs	r3, #3
 80015b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015b4:	2307      	movs	r3, #7
 80015b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ba:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015be:	4619      	mov	r1, r3
 80015c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c4:	f000 fac0 	bl	8001b48 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80015c8:	bf00      	nop
 80015ca:	37b0      	adds	r7, #176	@ 0xb0
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40004400 	.word	0x40004400
 80015d4:	40021000 	.word	0x40021000

080015d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <NMI_Handler+0x4>

080015e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <HardFault_Handler+0x4>

080015e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <MemManage_Handler+0x4>

080015f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <UsageFault_Handler+0x4>

08001600 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800162e:	f000 f961 	bl	80018f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}

08001636 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0
  return 1;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <_kill>:

int _kill(int pid, int sig)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001650:	f004 fc16 	bl	8005e80 <__errno>
 8001654:	4603      	mov	r3, r0
 8001656:	2216      	movs	r2, #22
 8001658:	601a      	str	r2, [r3, #0]
  return -1;
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <_exit>:

void _exit (int status)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800166e:	f04f 31ff 	mov.w	r1, #4294967295
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ffe7 	bl	8001646 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <_exit+0x12>

0800167c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001688:	2300      	movs	r3, #0
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	e00a      	b.n	80016a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800168e:	f3af 8000 	nop.w
 8001692:	4601      	mov	r1, r0
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	60ba      	str	r2, [r7, #8]
 800169a:	b2ca      	uxtb	r2, r1
 800169c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	3301      	adds	r3, #1
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	697a      	ldr	r2, [r7, #20]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	dbf0      	blt.n	800168e <_read+0x12>
  }

  return len;
 80016ac:	687b      	ldr	r3, [r7, #4]
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3718      	adds	r7, #24
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b086      	sub	sp, #24
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	60f8      	str	r0, [r7, #12]
 80016be:	60b9      	str	r1, [r7, #8]
 80016c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
 80016c6:	e009      	b.n	80016dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	1c5a      	adds	r2, r3, #1
 80016cc:	60ba      	str	r2, [r7, #8]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	3301      	adds	r3, #1
 80016da:	617b      	str	r3, [r7, #20]
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	dbf1      	blt.n	80016c8 <_write+0x12>
  }
  return len;
 80016e4:	687b      	ldr	r3, [r7, #4]
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3718      	adds	r7, #24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <_close>:

int _close(int file)
{
 80016ee:	b480      	push	{r7}
 80016f0:	b083      	sub	sp, #12
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr

08001706 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
 800170e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001716:	605a      	str	r2, [r3, #4]
  return 0;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <_isatty>:

int _isatty(int file)
{
 8001726:	b480      	push	{r7}
 8001728:	b083      	sub	sp, #12
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800172e:	2301      	movs	r3, #1
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001760:	4a14      	ldr	r2, [pc, #80]	@ (80017b4 <_sbrk+0x5c>)
 8001762:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <_sbrk+0x60>)
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800176c:	4b13      	ldr	r3, [pc, #76]	@ (80017bc <_sbrk+0x64>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d102      	bne.n	800177a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001774:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <_sbrk+0x64>)
 8001776:	4a12      	ldr	r2, [pc, #72]	@ (80017c0 <_sbrk+0x68>)
 8001778:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800177a:	4b10      	ldr	r3, [pc, #64]	@ (80017bc <_sbrk+0x64>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4413      	add	r3, r2
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	429a      	cmp	r2, r3
 8001786:	d207      	bcs.n	8001798 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001788:	f004 fb7a 	bl	8005e80 <__errno>
 800178c:	4603      	mov	r3, r0
 800178e:	220c      	movs	r2, #12
 8001790:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001792:	f04f 33ff 	mov.w	r3, #4294967295
 8001796:	e009      	b.n	80017ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001798:	4b08      	ldr	r3, [pc, #32]	@ (80017bc <_sbrk+0x64>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800179e:	4b07      	ldr	r3, [pc, #28]	@ (80017bc <_sbrk+0x64>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	4a05      	ldr	r2, [pc, #20]	@ (80017bc <_sbrk+0x64>)
 80017a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017aa:	68fb      	ldr	r3, [r7, #12]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3718      	adds	r7, #24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20018000 	.word	0x20018000
 80017b8:	00000400 	.word	0x00000400
 80017bc:	200002dc 	.word	0x200002dc
 80017c0:	20000430 	.word	0x20000430

080017c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <SystemInit+0x20>)
 80017ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017ce:	4a05      	ldr	r2, [pc, #20]	@ (80017e4 <SystemInit+0x20>)
 80017d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001820 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017ec:	f7ff ffea 	bl	80017c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017f0:	480c      	ldr	r0, [pc, #48]	@ (8001824 <LoopForever+0x6>)
  ldr r1, =_edata
 80017f2:	490d      	ldr	r1, [pc, #52]	@ (8001828 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017f4:	4a0d      	ldr	r2, [pc, #52]	@ (800182c <LoopForever+0xe>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017f8:	e002      	b.n	8001800 <LoopCopyDataInit>

080017fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017fe:	3304      	adds	r3, #4

08001800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001804:	d3f9      	bcc.n	80017fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001806:	4a0a      	ldr	r2, [pc, #40]	@ (8001830 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001808:	4c0a      	ldr	r4, [pc, #40]	@ (8001834 <LoopForever+0x16>)
  movs r3, #0
 800180a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800180c:	e001      	b.n	8001812 <LoopFillZerobss>

0800180e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800180e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001810:	3204      	adds	r2, #4

08001812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001814:	d3fb      	bcc.n	800180e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001816:	f004 fb39 	bl	8005e8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800181a:	f7ff fc5b 	bl	80010d4 <main>

0800181e <LoopForever>:

LoopForever:
    b LoopForever
 800181e:	e7fe      	b.n	800181e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001820:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001824:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001828:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800182c:	08009a48 	.word	0x08009a48
  ldr r2, =_sbss
 8001830:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001834:	20000430 	.word	0x20000430

08001838 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001838:	e7fe      	b.n	8001838 <ADC1_2_IRQHandler>
	...

0800183c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001842:	2300      	movs	r3, #0
 8001844:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001846:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <HAL_Init+0x3c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a0b      	ldr	r2, [pc, #44]	@ (8001878 <HAL_Init+0x3c>)
 800184c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001850:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001852:	2003      	movs	r0, #3
 8001854:	f000 f944 	bl	8001ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001858:	2000      	movs	r0, #0
 800185a:	f000 f80f 	bl	800187c <HAL_InitTick>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	71fb      	strb	r3, [r7, #7]
 8001868:	e001      	b.n	800186e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800186a:	f7ff fdf3 	bl	8001454 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800186e:	79fb      	ldrb	r3, [r7, #7]
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40022000 	.word	0x40022000

0800187c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <HAL_InitTick+0x6c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d023      	beq.n	80018d8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001890:	4b16      	ldr	r3, [pc, #88]	@ (80018ec <HAL_InitTick+0x70>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4b14      	ldr	r3, [pc, #80]	@ (80018e8 <HAL_InitTick+0x6c>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	4619      	mov	r1, r3
 800189a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800189e:	fbb3 f3f1 	udiv	r3, r3, r1
 80018a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a6:	4618      	mov	r0, r3
 80018a8:	f000 f941 	bl	8001b2e <HAL_SYSTICK_Config>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d10f      	bne.n	80018d2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b0f      	cmp	r3, #15
 80018b6:	d809      	bhi.n	80018cc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018b8:	2200      	movs	r2, #0
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	f04f 30ff 	mov.w	r0, #4294967295
 80018c0:	f000 f919 	bl	8001af6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018c4:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <HAL_InitTick+0x74>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	e007      	b.n	80018dc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	73fb      	strb	r3, [r7, #15]
 80018d0:	e004      	b.n	80018dc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	73fb      	strb	r3, [r7, #15]
 80018d6:	e001      	b.n	80018dc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000008 	.word	0x20000008
 80018ec:	20000000 	.word	0x20000000
 80018f0:	20000004 	.word	0x20000004

080018f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_IncTick+0x20>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	461a      	mov	r2, r3
 80018fe:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <HAL_IncTick+0x24>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4413      	add	r3, r2
 8001904:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <HAL_IncTick+0x24>)
 8001906:	6013      	str	r3, [r2, #0]
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	20000008 	.word	0x20000008
 8001918:	200002e0 	.word	0x200002e0

0800191c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return uwTick;
 8001920:	4b03      	ldr	r3, [pc, #12]	@ (8001930 <HAL_GetTick+0x14>)
 8001922:	681b      	ldr	r3, [r3, #0]
}
 8001924:	4618      	mov	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	200002e0 	.word	0x200002e0

08001934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800193c:	f7ff ffee 	bl	800191c <HAL_GetTick>
 8001940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800194c:	d005      	beq.n	800195a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_Delay+0x44>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800195a:	bf00      	nop
 800195c:	f7ff ffde 	bl	800191c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	429a      	cmp	r2, r3
 800196a:	d8f7      	bhi.n	800195c <HAL_Delay+0x28>
  {
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000008 	.word	0x20000008

0800197c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800198c:	4b0c      	ldr	r3, [pc, #48]	@ (80019c0 <__NVIC_SetPriorityGrouping+0x44>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001998:	4013      	ands	r3, r2
 800199a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ae:	4a04      	ldr	r2, [pc, #16]	@ (80019c0 <__NVIC_SetPriorityGrouping+0x44>)
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	60d3      	str	r3, [r2, #12]
}
 80019b4:	bf00      	nop
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c8:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <__NVIC_GetPriorityGrouping+0x18>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	0a1b      	lsrs	r3, r3, #8
 80019ce:	f003 0307 	and.w	r3, r3, #7
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	6039      	str	r1, [r7, #0]
 80019ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	db0a      	blt.n	8001a0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	b2da      	uxtb	r2, r3
 80019f8:	490c      	ldr	r1, [pc, #48]	@ (8001a2c <__NVIC_SetPriority+0x4c>)
 80019fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fe:	0112      	lsls	r2, r2, #4
 8001a00:	b2d2      	uxtb	r2, r2
 8001a02:	440b      	add	r3, r1
 8001a04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a08:	e00a      	b.n	8001a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	4908      	ldr	r1, [pc, #32]	@ (8001a30 <__NVIC_SetPriority+0x50>)
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	f003 030f 	and.w	r3, r3, #15
 8001a16:	3b04      	subs	r3, #4
 8001a18:	0112      	lsls	r2, r2, #4
 8001a1a:	b2d2      	uxtb	r2, r2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	761a      	strb	r2, [r3, #24]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	e000e100 	.word	0xe000e100
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b089      	sub	sp, #36	@ 0x24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f003 0307 	and.w	r3, r3, #7
 8001a46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	f1c3 0307 	rsb	r3, r3, #7
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	bf28      	it	cs
 8001a52:	2304      	movcs	r3, #4
 8001a54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	3304      	adds	r3, #4
 8001a5a:	2b06      	cmp	r3, #6
 8001a5c:	d902      	bls.n	8001a64 <NVIC_EncodePriority+0x30>
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	3b03      	subs	r3, #3
 8001a62:	e000      	b.n	8001a66 <NVIC_EncodePriority+0x32>
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a68:	f04f 32ff 	mov.w	r2, #4294967295
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43da      	mvns	r2, r3
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	401a      	ands	r2, r3
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	fa01 f303 	lsl.w	r3, r1, r3
 8001a86:	43d9      	mvns	r1, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a8c:	4313      	orrs	r3, r2
         );
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3724      	adds	r7, #36	@ 0x24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
	...

08001a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001aac:	d301      	bcc.n	8001ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e00f      	b.n	8001ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8001adc <SysTick_Config+0x40>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aba:	210f      	movs	r1, #15
 8001abc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac0:	f7ff ff8e 	bl	80019e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac4:	4b05      	ldr	r3, [pc, #20]	@ (8001adc <SysTick_Config+0x40>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aca:	4b04      	ldr	r3, [pc, #16]	@ (8001adc <SysTick_Config+0x40>)
 8001acc:	2207      	movs	r2, #7
 8001ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	e000e010 	.word	0xe000e010

08001ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f7ff ff47 	bl	800197c <__NVIC_SetPriorityGrouping>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b086      	sub	sp, #24
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	4603      	mov	r3, r0
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	607a      	str	r2, [r7, #4]
 8001b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b08:	f7ff ff5c 	bl	80019c4 <__NVIC_GetPriorityGrouping>
 8001b0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	68b9      	ldr	r1, [r7, #8]
 8001b12:	6978      	ldr	r0, [r7, #20]
 8001b14:	f7ff ff8e 	bl	8001a34 <NVIC_EncodePriority>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b1e:	4611      	mov	r1, r2
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff ff5d 	bl	80019e0 <__NVIC_SetPriority>
}
 8001b26:	bf00      	nop
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f7ff ffb0 	bl	8001a9c <SysTick_Config>
 8001b3c:	4603      	mov	r3, r0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b56:	e17f      	b.n	8001e58 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	fa01 f303 	lsl.w	r3, r1, r3
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 8171 	beq.w	8001e52 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d005      	beq.n	8001b88 <HAL_GPIO_Init+0x40>
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 0303 	and.w	r3, r3, #3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d130      	bne.n	8001bea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	2203      	movs	r2, #3
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	68da      	ldr	r2, [r3, #12]
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	091b      	lsrs	r3, r3, #4
 8001bd4:	f003 0201 	and.w	r2, r3, #1
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b03      	cmp	r3, #3
 8001bf4:	d118      	bne.n	8001c28 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	43db      	mvns	r3, r3
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	08db      	lsrs	r3, r3, #3
 8001c12:	f003 0201 	and.w	r2, r3, #1
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 0303 	and.w	r3, r3, #3
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	d017      	beq.n	8001c64 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	2203      	movs	r2, #3
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d123      	bne.n	8001cb8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	08da      	lsrs	r2, r3, #3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3208      	adds	r2, #8
 8001c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	220f      	movs	r2, #15
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	4013      	ands	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	691a      	ldr	r2, [r3, #16]
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	08da      	lsrs	r2, r3, #3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3208      	adds	r2, #8
 8001cb2:	6939      	ldr	r1, [r7, #16]
 8001cb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	2203      	movs	r2, #3
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f003 0203 	and.w	r2, r3, #3
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 80ac 	beq.w	8001e52 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8001e78 <HAL_GPIO_Init+0x330>)
 8001cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cfe:	4a5e      	ldr	r2, [pc, #376]	@ (8001e78 <HAL_GPIO_Init+0x330>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d06:	4b5c      	ldr	r3, [pc, #368]	@ (8001e78 <HAL_GPIO_Init+0x330>)
 8001d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d12:	4a5a      	ldr	r2, [pc, #360]	@ (8001e7c <HAL_GPIO_Init+0x334>)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	089b      	lsrs	r3, r3, #2
 8001d18:	3302      	adds	r3, #2
 8001d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	220f      	movs	r2, #15
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	4013      	ands	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d3c:	d025      	beq.n	8001d8a <HAL_GPIO_Init+0x242>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a4f      	ldr	r2, [pc, #316]	@ (8001e80 <HAL_GPIO_Init+0x338>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d01f      	beq.n	8001d86 <HAL_GPIO_Init+0x23e>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a4e      	ldr	r2, [pc, #312]	@ (8001e84 <HAL_GPIO_Init+0x33c>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d019      	beq.n	8001d82 <HAL_GPIO_Init+0x23a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a4d      	ldr	r2, [pc, #308]	@ (8001e88 <HAL_GPIO_Init+0x340>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d013      	beq.n	8001d7e <HAL_GPIO_Init+0x236>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a4c      	ldr	r2, [pc, #304]	@ (8001e8c <HAL_GPIO_Init+0x344>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d00d      	beq.n	8001d7a <HAL_GPIO_Init+0x232>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a4b      	ldr	r2, [pc, #300]	@ (8001e90 <HAL_GPIO_Init+0x348>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d007      	beq.n	8001d76 <HAL_GPIO_Init+0x22e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a4a      	ldr	r2, [pc, #296]	@ (8001e94 <HAL_GPIO_Init+0x34c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d101      	bne.n	8001d72 <HAL_GPIO_Init+0x22a>
 8001d6e:	2306      	movs	r3, #6
 8001d70:	e00c      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d72:	2307      	movs	r3, #7
 8001d74:	e00a      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d76:	2305      	movs	r3, #5
 8001d78:	e008      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	e006      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e004      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d82:	2302      	movs	r3, #2
 8001d84:	e002      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <HAL_GPIO_Init+0x244>
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	f002 0203 	and.w	r2, r2, #3
 8001d92:	0092      	lsls	r2, r2, #2
 8001d94:	4093      	lsls	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d9c:	4937      	ldr	r1, [pc, #220]	@ (8001e7c <HAL_GPIO_Init+0x334>)
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	089b      	lsrs	r3, r3, #2
 8001da2:	3302      	adds	r3, #2
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001daa:	4b3b      	ldr	r3, [pc, #236]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	43db      	mvns	r3, r3
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	4013      	ands	r3, r2
 8001db8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dce:	4a32      	ldr	r2, [pc, #200]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dd4:	4b30      	ldr	r3, [pc, #192]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4013      	ands	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d003      	beq.n	8001df8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001df8:	4a27      	ldr	r2, [pc, #156]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dfe:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	43db      	mvns	r3, r3
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e22:	4a1d      	ldr	r2, [pc, #116]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e28:	4b1b      	ldr	r3, [pc, #108]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	43db      	mvns	r3, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d003      	beq.n	8001e4c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e4c:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <HAL_GPIO_Init+0x350>)
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	3301      	adds	r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f47f ae78 	bne.w	8001b58 <HAL_GPIO_Init+0x10>
  }
}
 8001e68:	bf00      	nop
 8001e6a:	bf00      	nop
 8001e6c:	371c      	adds	r7, #28
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	40010000 	.word	0x40010000
 8001e80:	48000400 	.word	0x48000400
 8001e84:	48000800 	.word	0x48000800
 8001e88:	48000c00 	.word	0x48000c00
 8001e8c:	48001000 	.word	0x48001000
 8001e90:	48001400 	.word	0x48001400
 8001e94:	48001800 	.word	0x48001800
 8001e98:	40010400 	.word	0x40010400

08001e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eac:	787b      	ldrb	r3, [r7, #1]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eb2:	887a      	ldrh	r2, [r7, #2]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001eb8:	e002      	b.n	8001ec0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eba:	887a      	ldrh	r2, [r7, #2]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ed0:	4b04      	ldr	r3, [pc, #16]	@ (8001ee4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40007000 	.word	0x40007000

08001ee8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ef6:	d130      	bne.n	8001f5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ef8:	4b23      	ldr	r3, [pc, #140]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f04:	d038      	beq.n	8001f78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f06:	4b20      	ldr	r3, [pc, #128]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f16:	4b1d      	ldr	r3, [pc, #116]	@ (8001f8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2232      	movs	r2, #50	@ 0x32
 8001f1c:	fb02 f303 	mul.w	r3, r2, r3
 8001f20:	4a1b      	ldr	r2, [pc, #108]	@ (8001f90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f22:	fba2 2303 	umull	r2, r3, r2, r3
 8001f26:	0c9b      	lsrs	r3, r3, #18
 8001f28:	3301      	adds	r3, #1
 8001f2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f2c:	e002      	b.n	8001f34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3b01      	subs	r3, #1
 8001f32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f34:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f36:	695b      	ldr	r3, [r3, #20]
 8001f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f40:	d102      	bne.n	8001f48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d1f2      	bne.n	8001f2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f48:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f54:	d110      	bne.n	8001f78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e00f      	b.n	8001f7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f66:	d007      	beq.n	8001f78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f68:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f70:	4a05      	ldr	r2, [pc, #20]	@ (8001f88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40007000 	.word	0x40007000
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	431bde83 	.word	0x431bde83

08001f94 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b088      	sub	sp, #32
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e3ca      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fa6:	4b97      	ldr	r3, [pc, #604]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 030c 	and.w	r3, r3, #12
 8001fae:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fb0:	4b94      	ldr	r3, [pc, #592]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	f003 0303 	and.w	r3, r3, #3
 8001fb8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0310 	and.w	r3, r3, #16
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f000 80e4 	beq.w	8002190 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d007      	beq.n	8001fde <HAL_RCC_OscConfig+0x4a>
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	2b0c      	cmp	r3, #12
 8001fd2:	f040 808b 	bne.w	80020ec <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	f040 8087 	bne.w	80020ec <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fde:	4b89      	ldr	r3, [pc, #548]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d005      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x62>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e3a2      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a1a      	ldr	r2, [r3, #32]
 8001ffa:	4b82      	ldr	r3, [pc, #520]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0308 	and.w	r3, r3, #8
 8002002:	2b00      	cmp	r3, #0
 8002004:	d004      	beq.n	8002010 <HAL_RCC_OscConfig+0x7c>
 8002006:	4b7f      	ldr	r3, [pc, #508]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800200e:	e005      	b.n	800201c <HAL_RCC_OscConfig+0x88>
 8002010:	4b7c      	ldr	r3, [pc, #496]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002012:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002016:	091b      	lsrs	r3, r3, #4
 8002018:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800201c:	4293      	cmp	r3, r2
 800201e:	d223      	bcs.n	8002068 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	4618      	mov	r0, r3
 8002026:	f000 fd55 	bl	8002ad4 <RCC_SetFlashLatencyFromMSIRange>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e383      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002034:	4b73      	ldr	r3, [pc, #460]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a72      	ldr	r2, [pc, #456]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 800203a:	f043 0308 	orr.w	r3, r3, #8
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4b70      	ldr	r3, [pc, #448]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	496d      	ldr	r1, [pc, #436]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 800204e:	4313      	orrs	r3, r2
 8002050:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002052:	4b6c      	ldr	r3, [pc, #432]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	021b      	lsls	r3, r3, #8
 8002060:	4968      	ldr	r1, [pc, #416]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002062:	4313      	orrs	r3, r2
 8002064:	604b      	str	r3, [r1, #4]
 8002066:	e025      	b.n	80020b4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002068:	4b66      	ldr	r3, [pc, #408]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a65      	ldr	r2, [pc, #404]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 800206e:	f043 0308 	orr.w	r3, r3, #8
 8002072:	6013      	str	r3, [r2, #0]
 8002074:	4b63      	ldr	r3, [pc, #396]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	4960      	ldr	r1, [pc, #384]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002082:	4313      	orrs	r3, r2
 8002084:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002086:	4b5f      	ldr	r3, [pc, #380]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	021b      	lsls	r3, r3, #8
 8002094:	495b      	ldr	r1, [pc, #364]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002096:	4313      	orrs	r3, r2
 8002098:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d109      	bne.n	80020b4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 fd15 	bl	8002ad4 <RCC_SetFlashLatencyFromMSIRange>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e343      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020b4:	f000 fc4a 	bl	800294c <HAL_RCC_GetSysClockFreq>
 80020b8:	4602      	mov	r2, r0
 80020ba:	4b52      	ldr	r3, [pc, #328]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	091b      	lsrs	r3, r3, #4
 80020c0:	f003 030f 	and.w	r3, r3, #15
 80020c4:	4950      	ldr	r1, [pc, #320]	@ (8002208 <HAL_RCC_OscConfig+0x274>)
 80020c6:	5ccb      	ldrb	r3, [r1, r3]
 80020c8:	f003 031f 	and.w	r3, r3, #31
 80020cc:	fa22 f303 	lsr.w	r3, r2, r3
 80020d0:	4a4e      	ldr	r2, [pc, #312]	@ (800220c <HAL_RCC_OscConfig+0x278>)
 80020d2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020d4:	4b4e      	ldr	r3, [pc, #312]	@ (8002210 <HAL_RCC_OscConfig+0x27c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff fbcf 	bl	800187c <HAL_InitTick>
 80020de:	4603      	mov	r3, r0
 80020e0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d052      	beq.n	800218e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80020e8:	7bfb      	ldrb	r3, [r7, #15]
 80020ea:	e327      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d032      	beq.n	800215a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020f4:	4b43      	ldr	r3, [pc, #268]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a42      	ldr	r2, [pc, #264]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002100:	f7ff fc0c 	bl	800191c <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002108:	f7ff fc08 	bl	800191c <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e310      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800211a:	4b3a      	ldr	r3, [pc, #232]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0f0      	beq.n	8002108 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002126:	4b37      	ldr	r3, [pc, #220]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a36      	ldr	r2, [pc, #216]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 800212c:	f043 0308 	orr.w	r3, r3, #8
 8002130:	6013      	str	r3, [r2, #0]
 8002132:	4b34      	ldr	r3, [pc, #208]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4931      	ldr	r1, [pc, #196]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002140:	4313      	orrs	r3, r2
 8002142:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002144:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	492c      	ldr	r1, [pc, #176]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]
 8002158:	e01a      	b.n	8002190 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800215a:	4b2a      	ldr	r3, [pc, #168]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a29      	ldr	r2, [pc, #164]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002160:	f023 0301 	bic.w	r3, r3, #1
 8002164:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002166:	f7ff fbd9 	bl	800191c <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800216c:	e008      	b.n	8002180 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800216e:	f7ff fbd5 	bl	800191c <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d901      	bls.n	8002180 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e2dd      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002180:	4b20      	ldr	r3, [pc, #128]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1f0      	bne.n	800216e <HAL_RCC_OscConfig+0x1da>
 800218c:	e000      	b.n	8002190 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800218e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0301 	and.w	r3, r3, #1
 8002198:	2b00      	cmp	r3, #0
 800219a:	d074      	beq.n	8002286 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	2b08      	cmp	r3, #8
 80021a0:	d005      	beq.n	80021ae <HAL_RCC_OscConfig+0x21a>
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	2b0c      	cmp	r3, #12
 80021a6:	d10e      	bne.n	80021c6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	2b03      	cmp	r3, #3
 80021ac:	d10b      	bne.n	80021c6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ae:	4b15      	ldr	r3, [pc, #84]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d064      	beq.n	8002284 <HAL_RCC_OscConfig+0x2f0>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d160      	bne.n	8002284 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e2ba      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021ce:	d106      	bne.n	80021de <HAL_RCC_OscConfig+0x24a>
 80021d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021da:	6013      	str	r3, [r2, #0]
 80021dc:	e026      	b.n	800222c <HAL_RCC_OscConfig+0x298>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021e6:	d115      	bne.n	8002214 <HAL_RCC_OscConfig+0x280>
 80021e8:	4b06      	ldr	r3, [pc, #24]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a05      	ldr	r2, [pc, #20]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80021ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021f2:	6013      	str	r3, [r2, #0]
 80021f4:	4b03      	ldr	r3, [pc, #12]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a02      	ldr	r2, [pc, #8]	@ (8002204 <HAL_RCC_OscConfig+0x270>)
 80021fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	e014      	b.n	800222c <HAL_RCC_OscConfig+0x298>
 8002202:	bf00      	nop
 8002204:	40021000 	.word	0x40021000
 8002208:	080095c4 	.word	0x080095c4
 800220c:	20000000 	.word	0x20000000
 8002210:	20000004 	.word	0x20000004
 8002214:	4ba0      	ldr	r3, [pc, #640]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a9f      	ldr	r2, [pc, #636]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800221a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	4b9d      	ldr	r3, [pc, #628]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a9c      	ldr	r2, [pc, #624]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002226:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800222a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d013      	beq.n	800225c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002234:	f7ff fb72 	bl	800191c <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800223c:	f7ff fb6e 	bl	800191c <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b64      	cmp	r3, #100	@ 0x64
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e276      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800224e:	4b92      	ldr	r3, [pc, #584]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0x2a8>
 800225a:	e014      	b.n	8002286 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7ff fb5e 	bl	800191c <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002264:	f7ff fb5a 	bl	800191c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b64      	cmp	r3, #100	@ 0x64
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e262      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002276:	4b88      	ldr	r3, [pc, #544]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f0      	bne.n	8002264 <HAL_RCC_OscConfig+0x2d0>
 8002282:	e000      	b.n	8002286 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002284:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d060      	beq.n	8002354 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	2b04      	cmp	r3, #4
 8002296:	d005      	beq.n	80022a4 <HAL_RCC_OscConfig+0x310>
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	2b0c      	cmp	r3, #12
 800229c:	d119      	bne.n	80022d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d116      	bne.n	80022d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022a4:	4b7c      	ldr	r3, [pc, #496]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <HAL_RCC_OscConfig+0x328>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e23f      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022bc:	4b76      	ldr	r3, [pc, #472]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	061b      	lsls	r3, r3, #24
 80022ca:	4973      	ldr	r1, [pc, #460]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022d0:	e040      	b.n	8002354 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d023      	beq.n	8002322 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022da:	4b6f      	ldr	r3, [pc, #444]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a6e      	ldr	r2, [pc, #440]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80022e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e6:	f7ff fb19 	bl	800191c <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ee:	f7ff fb15 	bl	800191c <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e21d      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002300:	4b65      	ldr	r3, [pc, #404]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f0      	beq.n	80022ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800230c:	4b62      	ldr	r3, [pc, #392]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	061b      	lsls	r3, r3, #24
 800231a:	495f      	ldr	r1, [pc, #380]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800231c:	4313      	orrs	r3, r2
 800231e:	604b      	str	r3, [r1, #4]
 8002320:	e018      	b.n	8002354 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002322:	4b5d      	ldr	r3, [pc, #372]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a5c      	ldr	r2, [pc, #368]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002328:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800232c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800232e:	f7ff faf5 	bl	800191c <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002336:	f7ff faf1 	bl	800191c <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e1f9      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002348:	4b53      	ldr	r3, [pc, #332]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1f0      	bne.n	8002336 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0308 	and.w	r3, r3, #8
 800235c:	2b00      	cmp	r3, #0
 800235e:	d03c      	beq.n	80023da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	695b      	ldr	r3, [r3, #20]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d01c      	beq.n	80023a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002368:	4b4b      	ldr	r3, [pc, #300]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800236a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800236e:	4a4a      	ldr	r2, [pc, #296]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002378:	f7ff fad0 	bl	800191c <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002380:	f7ff facc 	bl	800191c <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e1d4      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002392:	4b41      	ldr	r3, [pc, #260]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002394:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0ef      	beq.n	8002380 <HAL_RCC_OscConfig+0x3ec>
 80023a0:	e01b      	b.n	80023da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80023a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80023aa:	f023 0301 	bic.w	r3, r3, #1
 80023ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b2:	f7ff fab3 	bl	800191c <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ba:	f7ff faaf 	bl	800191c <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e1b7      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023cc:	4b32      	ldr	r3, [pc, #200]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80023ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1ef      	bne.n	80023ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0304 	and.w	r3, r3, #4
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 80a6 	beq.w	8002534 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e8:	2300      	movs	r3, #0
 80023ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80023ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80023ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d10d      	bne.n	8002414 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f8:	4b27      	ldr	r3, [pc, #156]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80023fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fc:	4a26      	ldr	r2, [pc, #152]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 80023fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002402:	6593      	str	r3, [r2, #88]	@ 0x58
 8002404:	4b24      	ldr	r3, [pc, #144]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240c:	60bb      	str	r3, [r7, #8]
 800240e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002410:	2301      	movs	r3, #1
 8002412:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002414:	4b21      	ldr	r3, [pc, #132]	@ (800249c <HAL_RCC_OscConfig+0x508>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241c:	2b00      	cmp	r3, #0
 800241e:	d118      	bne.n	8002452 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002420:	4b1e      	ldr	r3, [pc, #120]	@ (800249c <HAL_RCC_OscConfig+0x508>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a1d      	ldr	r2, [pc, #116]	@ (800249c <HAL_RCC_OscConfig+0x508>)
 8002426:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800242a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800242c:	f7ff fa76 	bl	800191c <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002434:	f7ff fa72 	bl	800191c <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e17a      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002446:	4b15      	ldr	r3, [pc, #84]	@ (800249c <HAL_RCC_OscConfig+0x508>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d108      	bne.n	800246c <HAL_RCC_OscConfig+0x4d8>
 800245a:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800245c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002460:	4a0d      	ldr	r2, [pc, #52]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800246a:	e029      	b.n	80024c0 <HAL_RCC_OscConfig+0x52c>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b05      	cmp	r3, #5
 8002472:	d115      	bne.n	80024a0 <HAL_RCC_OscConfig+0x50c>
 8002474:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800247a:	4a07      	ldr	r2, [pc, #28]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800247c:	f043 0304 	orr.w	r3, r3, #4
 8002480:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002484:	4b04      	ldr	r3, [pc, #16]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 8002486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800248a:	4a03      	ldr	r2, [pc, #12]	@ (8002498 <HAL_RCC_OscConfig+0x504>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002494:	e014      	b.n	80024c0 <HAL_RCC_OscConfig+0x52c>
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	40007000 	.word	0x40007000
 80024a0:	4b9c      	ldr	r3, [pc, #624]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80024a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024a6:	4a9b      	ldr	r2, [pc, #620]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80024a8:	f023 0301 	bic.w	r3, r3, #1
 80024ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024b0:	4b98      	ldr	r3, [pc, #608]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80024b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b6:	4a97      	ldr	r2, [pc, #604]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80024b8:	f023 0304 	bic.w	r3, r3, #4
 80024bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d016      	beq.n	80024f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c8:	f7ff fa28 	bl	800191c <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ce:	e00a      	b.n	80024e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d0:	f7ff fa24 	bl	800191c <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024de:	4293      	cmp	r3, r2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e12a      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80024e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0ed      	beq.n	80024d0 <HAL_RCC_OscConfig+0x53c>
 80024f4:	e015      	b.n	8002522 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f6:	f7ff fa11 	bl	800191c <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024fc:	e00a      	b.n	8002514 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fe:	f7ff fa0d 	bl	800191c <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	f241 3288 	movw	r2, #5000	@ 0x1388
 800250c:	4293      	cmp	r3, r2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e113      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002514:	4b7f      	ldr	r3, [pc, #508]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 8002516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1ed      	bne.n	80024fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002522:	7ffb      	ldrb	r3, [r7, #31]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d105      	bne.n	8002534 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002528:	4b7a      	ldr	r3, [pc, #488]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800252a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252c:	4a79      	ldr	r2, [pc, #484]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800252e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002532:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 80fe 	beq.w	800273a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002542:	2b02      	cmp	r3, #2
 8002544:	f040 80d0 	bne.w	80026e8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002548:	4b72      	ldr	r3, [pc, #456]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f003 0203 	and.w	r2, r3, #3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002558:	429a      	cmp	r2, r3
 800255a:	d130      	bne.n	80025be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	3b01      	subs	r3, #1
 8002568:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800256a:	429a      	cmp	r2, r3
 800256c:	d127      	bne.n	80025be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002578:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800257a:	429a      	cmp	r2, r3
 800257c:	d11f      	bne.n	80025be <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002588:	2a07      	cmp	r2, #7
 800258a:	bf14      	ite	ne
 800258c:	2201      	movne	r2, #1
 800258e:	2200      	moveq	r2, #0
 8002590:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002592:	4293      	cmp	r3, r2
 8002594:	d113      	bne.n	80025be <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025a0:	085b      	lsrs	r3, r3, #1
 80025a2:	3b01      	subs	r3, #1
 80025a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d109      	bne.n	80025be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b4:	085b      	lsrs	r3, r3, #1
 80025b6:	3b01      	subs	r3, #1
 80025b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d06e      	beq.n	800269c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	2b0c      	cmp	r3, #12
 80025c2:	d069      	beq.n	8002698 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025c4:	4b53      	ldr	r3, [pc, #332]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d105      	bne.n	80025dc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80025d0:	4b50      	ldr	r3, [pc, #320]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e0ad      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025e0:	4b4c      	ldr	r3, [pc, #304]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80025e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025ea:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025ec:	f7ff f996 	bl	800191c <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f4:	f7ff f992 	bl	800191c <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e09a      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002606:	4b43      	ldr	r3, [pc, #268]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f0      	bne.n	80025f4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002612:	4b40      	ldr	r3, [pc, #256]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 8002614:	68da      	ldr	r2, [r3, #12]
 8002616:	4b40      	ldr	r3, [pc, #256]	@ (8002718 <HAL_RCC_OscConfig+0x784>)
 8002618:	4013      	ands	r3, r2
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002622:	3a01      	subs	r2, #1
 8002624:	0112      	lsls	r2, r2, #4
 8002626:	4311      	orrs	r1, r2
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800262c:	0212      	lsls	r2, r2, #8
 800262e:	4311      	orrs	r1, r2
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002634:	0852      	lsrs	r2, r2, #1
 8002636:	3a01      	subs	r2, #1
 8002638:	0552      	lsls	r2, r2, #21
 800263a:	4311      	orrs	r1, r2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002640:	0852      	lsrs	r2, r2, #1
 8002642:	3a01      	subs	r2, #1
 8002644:	0652      	lsls	r2, r2, #25
 8002646:	4311      	orrs	r1, r2
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800264c:	0912      	lsrs	r2, r2, #4
 800264e:	0452      	lsls	r2, r2, #17
 8002650:	430a      	orrs	r2, r1
 8002652:	4930      	ldr	r1, [pc, #192]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 8002654:	4313      	orrs	r3, r2
 8002656:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002658:	4b2e      	ldr	r3, [pc, #184]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a2d      	ldr	r2, [pc, #180]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800265e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002662:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002664:	4b2b      	ldr	r3, [pc, #172]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	4a2a      	ldr	r2, [pc, #168]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800266a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800266e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002670:	f7ff f954 	bl	800191c <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002678:	f7ff f950 	bl	800191c <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e058      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800268a:	4b22      	ldr	r3, [pc, #136]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002696:	e050      	b.n	800273a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e04f      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800269c:	4b1d      	ldr	r3, [pc, #116]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d148      	bne.n	800273a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a19      	ldr	r2, [pc, #100]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80026ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026b4:	4b17      	ldr	r3, [pc, #92]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	4a16      	ldr	r2, [pc, #88]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80026ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026c0:	f7ff f92c 	bl	800191c <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c8:	f7ff f928 	bl	800191c <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e030      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026da:	4b0e      	ldr	r3, [pc, #56]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f0      	beq.n	80026c8 <HAL_RCC_OscConfig+0x734>
 80026e6:	e028      	b.n	800273a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	2b0c      	cmp	r3, #12
 80026ec:	d023      	beq.n	8002736 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ee:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a08      	ldr	r2, [pc, #32]	@ (8002714 <HAL_RCC_OscConfig+0x780>)
 80026f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fa:	f7ff f90f 	bl	800191c <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002700:	e00c      	b.n	800271c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002702:	f7ff f90b 	bl	800191c <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d905      	bls.n	800271c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e013      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
 8002714:	40021000 	.word	0x40021000
 8002718:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800271c:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <HAL_RCC_OscConfig+0x7b0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1ec      	bne.n	8002702 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002728:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_RCC_OscConfig+0x7b0>)
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	4905      	ldr	r1, [pc, #20]	@ (8002744 <HAL_RCC_OscConfig+0x7b0>)
 800272e:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_RCC_OscConfig+0x7b4>)
 8002730:	4013      	ands	r3, r2
 8002732:	60cb      	str	r3, [r1, #12]
 8002734:	e001      	b.n	800273a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e000      	b.n	800273c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3720      	adds	r7, #32
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40021000 	.word	0x40021000
 8002748:	feeefffc 	.word	0xfeeefffc

0800274c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0e7      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002760:	4b75      	ldr	r3, [pc, #468]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	429a      	cmp	r2, r3
 800276c:	d910      	bls.n	8002790 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276e:	4b72      	ldr	r3, [pc, #456]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f023 0207 	bic.w	r2, r3, #7
 8002776:	4970      	ldr	r1, [pc, #448]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	4313      	orrs	r3, r2
 800277c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800277e:	4b6e      	ldr	r3, [pc, #440]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d001      	beq.n	8002790 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e0cf      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d010      	beq.n	80027be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	4b66      	ldr	r3, [pc, #408]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d908      	bls.n	80027be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027ac:	4b63      	ldr	r3, [pc, #396]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	4960      	ldr	r1, [pc, #384]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d04c      	beq.n	8002864 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d107      	bne.n	80027e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027d2:	4b5a      	ldr	r3, [pc, #360]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d121      	bne.n	8002822 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e0a6      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d107      	bne.n	80027fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ea:	4b54      	ldr	r3, [pc, #336]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d115      	bne.n	8002822 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e09a      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d107      	bne.n	8002812 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002802:	4b4e      	ldr	r3, [pc, #312]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d109      	bne.n	8002822 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e08e      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002812:	4b4a      	ldr	r3, [pc, #296]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e086      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002822:	4b46      	ldr	r3, [pc, #280]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f023 0203 	bic.w	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4943      	ldr	r1, [pc, #268]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002830:	4313      	orrs	r3, r2
 8002832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002834:	f7ff f872 	bl	800191c <HAL_GetTick>
 8002838:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283a:	e00a      	b.n	8002852 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800283c:	f7ff f86e 	bl	800191c <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284a:	4293      	cmp	r3, r2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e06e      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002852:	4b3a      	ldr	r3, [pc, #232]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 020c 	and.w	r2, r3, #12
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	429a      	cmp	r2, r3
 8002862:	d1eb      	bne.n	800283c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d010      	beq.n	8002892 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	4b31      	ldr	r3, [pc, #196]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800287c:	429a      	cmp	r2, r3
 800287e:	d208      	bcs.n	8002892 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002880:	4b2e      	ldr	r3, [pc, #184]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	492b      	ldr	r1, [pc, #172]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 800288e:	4313      	orrs	r3, r2
 8002890:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002892:	4b29      	ldr	r3, [pc, #164]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	d210      	bcs.n	80028c2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a0:	4b25      	ldr	r3, [pc, #148]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f023 0207 	bic.w	r2, r3, #7
 80028a8:	4923      	ldr	r1, [pc, #140]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b0:	4b21      	ldr	r3, [pc, #132]	@ (8002938 <HAL_RCC_ClockConfig+0x1ec>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d001      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e036      	b.n	8002930 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d008      	beq.n	80028e0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028ce:	4b1b      	ldr	r3, [pc, #108]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	4918      	ldr	r1, [pc, #96]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0308 	and.w	r3, r3, #8
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d009      	beq.n	8002900 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028ec:	4b13      	ldr	r3, [pc, #76]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	00db      	lsls	r3, r3, #3
 80028fa:	4910      	ldr	r1, [pc, #64]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002900:	f000 f824 	bl	800294c <HAL_RCC_GetSysClockFreq>
 8002904:	4602      	mov	r2, r0
 8002906:	4b0d      	ldr	r3, [pc, #52]	@ (800293c <HAL_RCC_ClockConfig+0x1f0>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	091b      	lsrs	r3, r3, #4
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	490b      	ldr	r1, [pc, #44]	@ (8002940 <HAL_RCC_ClockConfig+0x1f4>)
 8002912:	5ccb      	ldrb	r3, [r1, r3]
 8002914:	f003 031f 	and.w	r3, r3, #31
 8002918:	fa22 f303 	lsr.w	r3, r2, r3
 800291c:	4a09      	ldr	r2, [pc, #36]	@ (8002944 <HAL_RCC_ClockConfig+0x1f8>)
 800291e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002920:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <HAL_RCC_ClockConfig+0x1fc>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f7fe ffa9 	bl	800187c <HAL_InitTick>
 800292a:	4603      	mov	r3, r0
 800292c:	72fb      	strb	r3, [r7, #11]

  return status;
 800292e:	7afb      	ldrb	r3, [r7, #11]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40022000 	.word	0x40022000
 800293c:	40021000 	.word	0x40021000
 8002940:	080095c4 	.word	0x080095c4
 8002944:	20000000 	.word	0x20000000
 8002948:	20000004 	.word	0x20000004

0800294c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800294c:	b480      	push	{r7}
 800294e:	b089      	sub	sp, #36	@ 0x24
 8002950:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
 8002956:	2300      	movs	r3, #0
 8002958:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800295a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 030c 	and.w	r3, r3, #12
 8002962:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002964:	4b3b      	ldr	r3, [pc, #236]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_RCC_GetSysClockFreq+0x34>
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	2b0c      	cmp	r3, #12
 8002978:	d121      	bne.n	80029be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d11e      	bne.n	80029be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002980:	4b34      	ldr	r3, [pc, #208]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d107      	bne.n	800299c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800298c:	4b31      	ldr	r3, [pc, #196]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 800298e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002992:	0a1b      	lsrs	r3, r3, #8
 8002994:	f003 030f 	and.w	r3, r3, #15
 8002998:	61fb      	str	r3, [r7, #28]
 800299a:	e005      	b.n	80029a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800299c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80029a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002a58 <HAL_RCC_GetSysClockFreq+0x10c>)
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10d      	bne.n	80029d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029bc:	e00a      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d102      	bne.n	80029ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029c4:	4b25      	ldr	r3, [pc, #148]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x110>)
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	e004      	b.n	80029d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d101      	bne.n	80029d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029d0:	4b23      	ldr	r3, [pc, #140]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x114>)
 80029d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	2b0c      	cmp	r3, #12
 80029d8:	d134      	bne.n	8002a44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029da:	4b1e      	ldr	r3, [pc, #120]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	f003 0303 	and.w	r3, r3, #3
 80029e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d003      	beq.n	80029f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d003      	beq.n	80029f8 <HAL_RCC_GetSysClockFreq+0xac>
 80029f0:	e005      	b.n	80029fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029f2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a5c <HAL_RCC_GetSysClockFreq+0x110>)
 80029f4:	617b      	str	r3, [r7, #20]
      break;
 80029f6:	e005      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029f8:	4b19      	ldr	r3, [pc, #100]	@ (8002a60 <HAL_RCC_GetSysClockFreq+0x114>)
 80029fa:	617b      	str	r3, [r7, #20]
      break;
 80029fc:	e002      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	617b      	str	r3, [r7, #20]
      break;
 8002a02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a04:	4b13      	ldr	r3, [pc, #76]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	091b      	lsrs	r3, r3, #4
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	3301      	adds	r3, #1
 8002a10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a12:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	0a1b      	lsrs	r3, r3, #8
 8002a18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	fb03 f202 	mul.w	r2, r3, r2
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a54 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	0e5b      	lsrs	r3, r3, #25
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	3301      	adds	r3, #1
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a44:	69bb      	ldr	r3, [r7, #24]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3724      	adds	r7, #36	@ 0x24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40021000 	.word	0x40021000
 8002a58:	080095dc 	.word	0x080095dc
 8002a5c:	00f42400 	.word	0x00f42400
 8002a60:	007a1200 	.word	0x007a1200

08002a64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a68:	4b03      	ldr	r3, [pc, #12]	@ (8002a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	20000000 	.word	0x20000000

08002a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a80:	f7ff fff0 	bl	8002a64 <HAL_RCC_GetHCLKFreq>
 8002a84:	4602      	mov	r2, r0
 8002a86:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	0a1b      	lsrs	r3, r3, #8
 8002a8c:	f003 0307 	and.w	r3, r3, #7
 8002a90:	4904      	ldr	r1, [pc, #16]	@ (8002aa4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a92:	5ccb      	ldrb	r3, [r1, r3]
 8002a94:	f003 031f 	and.w	r3, r3, #31
 8002a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	080095d4 	.word	0x080095d4

08002aa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002aac:	f7ff ffda 	bl	8002a64 <HAL_RCC_GetHCLKFreq>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	0adb      	lsrs	r3, r3, #11
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	4904      	ldr	r1, [pc, #16]	@ (8002ad0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002abe:	5ccb      	ldrb	r3, [r1, r3]
 8002ac0:	f003 031f 	and.w	r3, r3, #31
 8002ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	080095d4 	.word	0x080095d4

08002ad4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002adc:	2300      	movs	r3, #0
 8002ade:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d003      	beq.n	8002af4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002aec:	f7ff f9ee 	bl	8001ecc <HAL_PWREx_GetVoltageRange>
 8002af0:	6178      	str	r0, [r7, #20]
 8002af2:	e014      	b.n	8002b1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002af4:	4b25      	ldr	r3, [pc, #148]	@ (8002b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af8:	4a24      	ldr	r2, [pc, #144]	@ (8002b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002afa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002afe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b00:	4b22      	ldr	r3, [pc, #136]	@ (8002b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b0c:	f7ff f9de 	bl	8001ecc <HAL_PWREx_GetVoltageRange>
 8002b10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b12:	4b1e      	ldr	r3, [pc, #120]	@ (8002b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b16:	4a1d      	ldr	r2, [pc, #116]	@ (8002b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b24:	d10b      	bne.n	8002b3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b80      	cmp	r3, #128	@ 0x80
 8002b2a:	d919      	bls.n	8002b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002b30:	d902      	bls.n	8002b38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b32:	2302      	movs	r3, #2
 8002b34:	613b      	str	r3, [r7, #16]
 8002b36:	e013      	b.n	8002b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b38:	2301      	movs	r3, #1
 8002b3a:	613b      	str	r3, [r7, #16]
 8002b3c:	e010      	b.n	8002b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2b80      	cmp	r3, #128	@ 0x80
 8002b42:	d902      	bls.n	8002b4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b44:	2303      	movs	r3, #3
 8002b46:	613b      	str	r3, [r7, #16]
 8002b48:	e00a      	b.n	8002b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b80      	cmp	r3, #128	@ 0x80
 8002b4e:	d102      	bne.n	8002b56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b50:	2302      	movs	r3, #2
 8002b52:	613b      	str	r3, [r7, #16]
 8002b54:	e004      	b.n	8002b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b70      	cmp	r3, #112	@ 0x70
 8002b5a:	d101      	bne.n	8002b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b60:	4b0b      	ldr	r3, [pc, #44]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f023 0207 	bic.w	r2, r3, #7
 8002b68:	4909      	ldr	r1, [pc, #36]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b70:	4b07      	ldr	r3, [pc, #28]	@ (8002b90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0307 	and.w	r3, r3, #7
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d001      	beq.n	8002b82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e000      	b.n	8002b84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	40022000 	.word	0x40022000

08002b94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d041      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bb4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002bb8:	d02a      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002bba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002bbe:	d824      	bhi.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002bc0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bc4:	d008      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002bc6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002bca:	d81e      	bhi.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00a      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002bd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bd4:	d010      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002bd6:	e018      	b.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002bd8:	4b86      	ldr	r3, [pc, #536]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	4a85      	ldr	r2, [pc, #532]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002be4:	e015      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	3304      	adds	r3, #4
 8002bea:	2100      	movs	r1, #0
 8002bec:	4618      	mov	r0, r3
 8002bee:	f000 fabb 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bf6:	e00c      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3320      	adds	r3, #32
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 fba6 	bl	8003350 <RCCEx_PLLSAI2_Config>
 8002c04:	4603      	mov	r3, r0
 8002c06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c08:	e003      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	74fb      	strb	r3, [r7, #19]
      break;
 8002c0e:	e000      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002c10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c12:	7cfb      	ldrb	r3, [r7, #19]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10b      	bne.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c18:	4b76      	ldr	r3, [pc, #472]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c1e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c26:	4973      	ldr	r1, [pc, #460]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c2e:	e001      	b.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c30:	7cfb      	ldrb	r3, [r7, #19]
 8002c32:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d041      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c48:	d02a      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002c4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002c4e:	d824      	bhi.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c54:	d008      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c5a:	d81e      	bhi.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00a      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002c60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c64:	d010      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c66:	e018      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c68:	4b62      	ldr	r3, [pc, #392]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4a61      	ldr	r2, [pc, #388]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c72:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c74:	e015      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 fa73 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8002c82:	4603      	mov	r3, r0
 8002c84:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c86:	e00c      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3320      	adds	r3, #32
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f000 fb5e 	bl	8003350 <RCCEx_PLLSAI2_Config>
 8002c94:	4603      	mov	r3, r0
 8002c96:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c98:	e003      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	74fb      	strb	r3, [r7, #19]
      break;
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002ca0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ca2:	7cfb      	ldrb	r3, [r7, #19]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10b      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ca8:	4b52      	ldr	r3, [pc, #328]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cb6:	494f      	ldr	r1, [pc, #316]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002cbe:	e001      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cc0:	7cfb      	ldrb	r3, [r7, #19]
 8002cc2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 80a0 	beq.w	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cd6:	4b47      	ldr	r3, [pc, #284]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00d      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cec:	4b41      	ldr	r3, [pc, #260]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf0:	4a40      	ldr	r2, [pc, #256]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d04:	2301      	movs	r3, #1
 8002d06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d08:	4b3b      	ldr	r3, [pc, #236]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a3a      	ldr	r2, [pc, #232]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d14:	f7fe fe02 	bl	800191c <HAL_GetTick>
 8002d18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d1a:	e009      	b.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d1c:	f7fe fdfe 	bl	800191c <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d902      	bls.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	74fb      	strb	r3, [r7, #19]
        break;
 8002d2e:	e005      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d30:	4b31      	ldr	r3, [pc, #196]	@ (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0ef      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002d3c:	7cfb      	ldrb	r3, [r7, #19]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d15c      	bne.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d42:	4b2c      	ldr	r3, [pc, #176]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d01f      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d019      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d60:	4b24      	ldr	r3, [pc, #144]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d6c:	4b21      	ldr	r3, [pc, #132]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d72:	4a20      	ldr	r2, [pc, #128]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d82:	4a1c      	ldr	r2, [pc, #112]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d8c:	4a19      	ldr	r2, [pc, #100]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d016      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9e:	f7fe fdbd 	bl	800191c <HAL_GetTick>
 8002da2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002da4:	e00b      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fe fdb9 	bl	800191c <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d902      	bls.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	74fb      	strb	r3, [r7, #19]
            break;
 8002dbc:	e006      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0ec      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002dcc:	7cfb      	ldrb	r3, [r7, #19]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d10c      	bne.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dd2:	4b08      	ldr	r3, [pc, #32]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002de2:	4904      	ldr	r1, [pc, #16]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002dea:	e009      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002dec:	7cfb      	ldrb	r3, [r7, #19]
 8002dee:	74bb      	strb	r3, [r7, #18]
 8002df0:	e006      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002df2:	bf00      	nop
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dfc:	7cfb      	ldrb	r3, [r7, #19]
 8002dfe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e00:	7c7b      	ldrb	r3, [r7, #17]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d105      	bne.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e06:	4b9e      	ldr	r3, [pc, #632]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0a:	4a9d      	ldr	r2, [pc, #628]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e10:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00a      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e1e:	4b98      	ldr	r3, [pc, #608]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e24:	f023 0203 	bic.w	r2, r3, #3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e2c:	4994      	ldr	r1, [pc, #592]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00a      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e40:	4b8f      	ldr	r3, [pc, #572]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e46:	f023 020c 	bic.w	r2, r3, #12
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e4e:	498c      	ldr	r1, [pc, #560]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00a      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e62:	4b87      	ldr	r3, [pc, #540]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e68:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e70:	4983      	ldr	r1, [pc, #524]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0308 	and.w	r3, r3, #8
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00a      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e84:	4b7e      	ldr	r3, [pc, #504]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e8a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e92:	497b      	ldr	r1, [pc, #492]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0310 	and.w	r3, r3, #16
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ea6:	4b76      	ldr	r3, [pc, #472]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb4:	4972      	ldr	r1, [pc, #456]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0320 	and.w	r3, r3, #32
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00a      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ec8:	4b6d      	ldr	r3, [pc, #436]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ece:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ed6:	496a      	ldr	r1, [pc, #424]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00a      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eea:	4b65      	ldr	r3, [pc, #404]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef8:	4961      	ldr	r1, [pc, #388]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00a      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f0c:	4b5c      	ldr	r3, [pc, #368]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1a:	4959      	ldr	r1, [pc, #356]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00a      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f2e:	4b54      	ldr	r3, [pc, #336]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f34:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f3c:	4950      	ldr	r1, [pc, #320]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00a      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f50:	4b4b      	ldr	r3, [pc, #300]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f56:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5e:	4948      	ldr	r1, [pc, #288]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00a      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f72:	4b43      	ldr	r3, [pc, #268]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f78:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f80:	493f      	ldr	r1, [pc, #252]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d028      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f94:	4b3a      	ldr	r3, [pc, #232]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fa2:	4937      	ldr	r1, [pc, #220]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fb2:	d106      	bne.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fb4:	4b32      	ldr	r3, [pc, #200]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	4a31      	ldr	r2, [pc, #196]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fbe:	60d3      	str	r3, [r2, #12]
 8002fc0:	e011      	b.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fca:	d10c      	bne.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3304      	adds	r3, #4
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f000 f8c8 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fdc:	7cfb      	ldrb	r3, [r7, #19]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002fe2:	7cfb      	ldrb	r3, [r7, #19]
 8002fe4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d028      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ff2:	4b23      	ldr	r3, [pc, #140]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003000:	491f      	ldr	r1, [pc, #124]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003002:	4313      	orrs	r3, r2
 8003004:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003010:	d106      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003012:	4b1b      	ldr	r3, [pc, #108]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	4a1a      	ldr	r2, [pc, #104]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003018:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800301c:	60d3      	str	r3, [r2, #12]
 800301e:	e011      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003024:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003028:	d10c      	bne.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3304      	adds	r3, #4
 800302e:	2101      	movs	r1, #1
 8003030:	4618      	mov	r0, r3
 8003032:	f000 f899 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8003036:	4603      	mov	r3, r0
 8003038:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800303a:	7cfb      	ldrb	r3, [r7, #19]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003040:	7cfb      	ldrb	r3, [r7, #19]
 8003042:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d02b      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003050:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003056:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800305e:	4908      	ldr	r1, [pc, #32]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003060:	4313      	orrs	r3, r2
 8003062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800306a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800306e:	d109      	bne.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003070:	4b03      	ldr	r3, [pc, #12]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	4a02      	ldr	r2, [pc, #8]	@ (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003076:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800307a:	60d3      	str	r3, [r2, #12]
 800307c:	e014      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003088:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800308c:	d10c      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3304      	adds	r3, #4
 8003092:	2101      	movs	r1, #1
 8003094:	4618      	mov	r0, r3
 8003096:	f000 f867 	bl	8003168 <RCCEx_PLLSAI1_Config>
 800309a:	4603      	mov	r3, r0
 800309c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800309e:	7cfb      	ldrb	r3, [r7, #19]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80030a4:	7cfb      	ldrb	r3, [r7, #19]
 80030a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d02f      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030c2:	4928      	ldr	r1, [pc, #160]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030d2:	d10d      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3304      	adds	r3, #4
 80030d8:	2102      	movs	r1, #2
 80030da:	4618      	mov	r0, r3
 80030dc:	f000 f844 	bl	8003168 <RCCEx_PLLSAI1_Config>
 80030e0:	4603      	mov	r3, r0
 80030e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030e4:	7cfb      	ldrb	r3, [r7, #19]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d014      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80030ea:	7cfb      	ldrb	r3, [r7, #19]
 80030ec:	74bb      	strb	r3, [r7, #18]
 80030ee:	e011      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030f8:	d10c      	bne.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	3320      	adds	r3, #32
 80030fe:	2102      	movs	r1, #2
 8003100:	4618      	mov	r0, r3
 8003102:	f000 f925 	bl	8003350 <RCCEx_PLLSAI2_Config>
 8003106:	4603      	mov	r3, r0
 8003108:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800310a:	7cfb      	ldrb	r3, [r7, #19]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003110:	7cfb      	ldrb	r3, [r7, #19]
 8003112:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00a      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003120:	4b10      	ldr	r3, [pc, #64]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003126:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800312e:	490d      	ldr	r1, [pc, #52]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003130:	4313      	orrs	r3, r2
 8003132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00b      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003142:	4b08      	ldr	r3, [pc, #32]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003148:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003152:	4904      	ldr	r1, [pc, #16]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800315a:	7cbb      	ldrb	r3, [r7, #18]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40021000 	.word	0x40021000

08003168 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003176:	4b75      	ldr	r3, [pc, #468]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d018      	beq.n	80031b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003182:	4b72      	ldr	r3, [pc, #456]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	f003 0203 	and.w	r2, r3, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	429a      	cmp	r2, r3
 8003190:	d10d      	bne.n	80031ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
       ||
 8003196:	2b00      	cmp	r3, #0
 8003198:	d009      	beq.n	80031ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800319a:	4b6c      	ldr	r3, [pc, #432]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	091b      	lsrs	r3, r3, #4
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
       ||
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d047      	beq.n	800323e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	73fb      	strb	r3, [r7, #15]
 80031b2:	e044      	b.n	800323e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b03      	cmp	r3, #3
 80031ba:	d018      	beq.n	80031ee <RCCEx_PLLSAI1_Config+0x86>
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d825      	bhi.n	800320c <RCCEx_PLLSAI1_Config+0xa4>
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d002      	beq.n	80031ca <RCCEx_PLLSAI1_Config+0x62>
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d009      	beq.n	80031dc <RCCEx_PLLSAI1_Config+0x74>
 80031c8:	e020      	b.n	800320c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031ca:	4b60      	ldr	r3, [pc, #384]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d11d      	bne.n	8003212 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031da:	e01a      	b.n	8003212 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031dc:	4b5b      	ldr	r3, [pc, #364]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d116      	bne.n	8003216 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ec:	e013      	b.n	8003216 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031ee:	4b57      	ldr	r3, [pc, #348]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10f      	bne.n	800321a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031fa:	4b54      	ldr	r3, [pc, #336]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d109      	bne.n	800321a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800320a:	e006      	b.n	800321a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
      break;
 8003210:	e004      	b.n	800321c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003212:	bf00      	nop
 8003214:	e002      	b.n	800321c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003216:	bf00      	nop
 8003218:	e000      	b.n	800321c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800321a:	bf00      	nop
    }

    if(status == HAL_OK)
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10d      	bne.n	800323e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003222:	4b4a      	ldr	r3, [pc, #296]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6819      	ldr	r1, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	3b01      	subs	r3, #1
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	430b      	orrs	r3, r1
 8003238:	4944      	ldr	r1, [pc, #272]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 800323a:	4313      	orrs	r3, r2
 800323c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800323e:	7bfb      	ldrb	r3, [r7, #15]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d17d      	bne.n	8003340 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003244:	4b41      	ldr	r3, [pc, #260]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a40      	ldr	r2, [pc, #256]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 800324a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800324e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003250:	f7fe fb64 	bl	800191c <HAL_GetTick>
 8003254:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003256:	e009      	b.n	800326c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003258:	f7fe fb60 	bl	800191c <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d902      	bls.n	800326c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	73fb      	strb	r3, [r7, #15]
        break;
 800326a:	e005      	b.n	8003278 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800326c:	4b37      	ldr	r3, [pc, #220]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ef      	bne.n	8003258 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003278:	7bfb      	ldrb	r3, [r7, #15]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d160      	bne.n	8003340 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d111      	bne.n	80032a8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003284:	4b31      	ldr	r3, [pc, #196]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800328c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	6892      	ldr	r2, [r2, #8]
 8003294:	0211      	lsls	r1, r2, #8
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	68d2      	ldr	r2, [r2, #12]
 800329a:	0912      	lsrs	r2, r2, #4
 800329c:	0452      	lsls	r2, r2, #17
 800329e:	430a      	orrs	r2, r1
 80032a0:	492a      	ldr	r1, [pc, #168]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	610b      	str	r3, [r1, #16]
 80032a6:	e027      	b.n	80032f8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d112      	bne.n	80032d4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032ae:	4b27      	ldr	r3, [pc, #156]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80032b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6892      	ldr	r2, [r2, #8]
 80032be:	0211      	lsls	r1, r2, #8
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	6912      	ldr	r2, [r2, #16]
 80032c4:	0852      	lsrs	r2, r2, #1
 80032c6:	3a01      	subs	r2, #1
 80032c8:	0552      	lsls	r2, r2, #21
 80032ca:	430a      	orrs	r2, r1
 80032cc:	491f      	ldr	r1, [pc, #124]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	610b      	str	r3, [r1, #16]
 80032d2:	e011      	b.n	80032f8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032d4:	4b1d      	ldr	r3, [pc, #116]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80032dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6892      	ldr	r2, [r2, #8]
 80032e4:	0211      	lsls	r1, r2, #8
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	6952      	ldr	r2, [r2, #20]
 80032ea:	0852      	lsrs	r2, r2, #1
 80032ec:	3a01      	subs	r2, #1
 80032ee:	0652      	lsls	r2, r2, #25
 80032f0:	430a      	orrs	r2, r1
 80032f2:	4916      	ldr	r1, [pc, #88]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032f4:	4313      	orrs	r3, r2
 80032f6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032f8:	4b14      	ldr	r3, [pc, #80]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a13      	ldr	r2, [pc, #76]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003302:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003304:	f7fe fb0a 	bl	800191c <HAL_GetTick>
 8003308:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800330a:	e009      	b.n	8003320 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800330c:	f7fe fb06 	bl	800191c <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	2b02      	cmp	r3, #2
 8003318:	d902      	bls.n	8003320 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	73fb      	strb	r3, [r7, #15]
          break;
 800331e:	e005      	b.n	800332c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003320:	4b0a      	ldr	r3, [pc, #40]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0ef      	beq.n	800330c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800332c:	7bfb      	ldrb	r3, [r7, #15]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d106      	bne.n	8003340 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003332:	4b06      	ldr	r3, [pc, #24]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003334:	691a      	ldr	r2, [r3, #16]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	4904      	ldr	r1, [pc, #16]	@ (800334c <RCCEx_PLLSAI1_Config+0x1e4>)
 800333c:	4313      	orrs	r3, r2
 800333e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003340:	7bfb      	ldrb	r3, [r7, #15]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40021000 	.word	0x40021000

08003350 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800335a:	2300      	movs	r3, #0
 800335c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800335e:	4b6a      	ldr	r3, [pc, #424]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003360:	68db      	ldr	r3, [r3, #12]
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d018      	beq.n	800339c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800336a:	4b67      	ldr	r3, [pc, #412]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	f003 0203 	and.w	r2, r3, #3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	429a      	cmp	r2, r3
 8003378:	d10d      	bne.n	8003396 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
       ||
 800337e:	2b00      	cmp	r3, #0
 8003380:	d009      	beq.n	8003396 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003382:	4b61      	ldr	r3, [pc, #388]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	091b      	lsrs	r3, r3, #4
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	1c5a      	adds	r2, r3, #1
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
       ||
 8003392:	429a      	cmp	r2, r3
 8003394:	d047      	beq.n	8003426 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	73fb      	strb	r3, [r7, #15]
 800339a:	e044      	b.n	8003426 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b03      	cmp	r3, #3
 80033a2:	d018      	beq.n	80033d6 <RCCEx_PLLSAI2_Config+0x86>
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d825      	bhi.n	80033f4 <RCCEx_PLLSAI2_Config+0xa4>
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d002      	beq.n	80033b2 <RCCEx_PLLSAI2_Config+0x62>
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d009      	beq.n	80033c4 <RCCEx_PLLSAI2_Config+0x74>
 80033b0:	e020      	b.n	80033f4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033b2:	4b55      	ldr	r3, [pc, #340]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d11d      	bne.n	80033fa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033c2:	e01a      	b.n	80033fa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033c4:	4b50      	ldr	r3, [pc, #320]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d116      	bne.n	80033fe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d4:	e013      	b.n	80033fe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033d6:	4b4c      	ldr	r3, [pc, #304]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10f      	bne.n	8003402 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033e2:	4b49      	ldr	r3, [pc, #292]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d109      	bne.n	8003402 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033f2:	e006      	b.n	8003402 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	73fb      	strb	r3, [r7, #15]
      break;
 80033f8:	e004      	b.n	8003404 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033fa:	bf00      	nop
 80033fc:	e002      	b.n	8003404 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033fe:	bf00      	nop
 8003400:	e000      	b.n	8003404 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003402:	bf00      	nop
    }

    if(status == HAL_OK)
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10d      	bne.n	8003426 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800340a:	4b3f      	ldr	r3, [pc, #252]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6819      	ldr	r1, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	3b01      	subs	r3, #1
 800341c:	011b      	lsls	r3, r3, #4
 800341e:	430b      	orrs	r3, r1
 8003420:	4939      	ldr	r1, [pc, #228]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003422:	4313      	orrs	r3, r2
 8003424:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003426:	7bfb      	ldrb	r3, [r7, #15]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d167      	bne.n	80034fc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800342c:	4b36      	ldr	r3, [pc, #216]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a35      	ldr	r2, [pc, #212]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003432:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003436:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003438:	f7fe fa70 	bl	800191c <HAL_GetTick>
 800343c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800343e:	e009      	b.n	8003454 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003440:	f7fe fa6c 	bl	800191c <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d902      	bls.n	8003454 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	73fb      	strb	r3, [r7, #15]
        break;
 8003452:	e005      	b.n	8003460 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003454:	4b2c      	ldr	r3, [pc, #176]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1ef      	bne.n	8003440 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003460:	7bfb      	ldrb	r3, [r7, #15]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d14a      	bne.n	80034fc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d111      	bne.n	8003490 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800346c:	4b26      	ldr	r3, [pc, #152]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6892      	ldr	r2, [r2, #8]
 800347c:	0211      	lsls	r1, r2, #8
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	68d2      	ldr	r2, [r2, #12]
 8003482:	0912      	lsrs	r2, r2, #4
 8003484:	0452      	lsls	r2, r2, #17
 8003486:	430a      	orrs	r2, r1
 8003488:	491f      	ldr	r1, [pc, #124]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 800348a:	4313      	orrs	r3, r2
 800348c:	614b      	str	r3, [r1, #20]
 800348e:	e011      	b.n	80034b4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003490:	4b1d      	ldr	r3, [pc, #116]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003492:	695b      	ldr	r3, [r3, #20]
 8003494:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003498:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6892      	ldr	r2, [r2, #8]
 80034a0:	0211      	lsls	r1, r2, #8
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6912      	ldr	r2, [r2, #16]
 80034a6:	0852      	lsrs	r2, r2, #1
 80034a8:	3a01      	subs	r2, #1
 80034aa:	0652      	lsls	r2, r2, #25
 80034ac:	430a      	orrs	r2, r1
 80034ae:	4916      	ldr	r1, [pc, #88]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80034b4:	4b14      	ldr	r3, [pc, #80]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a13      	ldr	r2, [pc, #76]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c0:	f7fe fa2c 	bl	800191c <HAL_GetTick>
 80034c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034c6:	e009      	b.n	80034dc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80034c8:	f7fe fa28 	bl	800191c <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d902      	bls.n	80034dc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	73fb      	strb	r3, [r7, #15]
          break;
 80034da:	e005      	b.n	80034e8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d0ef      	beq.n	80034c8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80034e8:	7bfb      	ldrb	r3, [r7, #15]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d106      	bne.n	80034fc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80034ee:	4b06      	ldr	r3, [pc, #24]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f0:	695a      	ldr	r2, [r3, #20]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	4904      	ldr	r1, [pc, #16]	@ (8003508 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000

0800350c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e095      	b.n	800364a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003522:	2b00      	cmp	r3, #0
 8003524:	d108      	bne.n	8003538 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800352e:	d009      	beq.n	8003544 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	61da      	str	r2, [r3, #28]
 8003536:	e005      	b.n	8003544 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d106      	bne.n	8003564 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7fd ff9c 	bl	800149c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800357a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003584:	d902      	bls.n	800358c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	e002      	b.n	8003592 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800358c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003590:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800359a:	d007      	beq.n	80035ac <HAL_SPI_Init+0xa0>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80035a4:	d002      	beq.n	80035ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80035bc:	431a      	orrs	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	431a      	orrs	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035e4:	431a      	orrs	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ee:	ea42 0103 	orr.w	r1, r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	0c1b      	lsrs	r3, r3, #16
 8003608:	f003 0204 	and.w	r2, r3, #4
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	f003 0310 	and.w	r3, r3, #16
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003628:	ea42 0103 	orr.w	r1, r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b088      	sub	sp, #32
 8003656:	af00      	add	r7, sp, #0
 8003658:	60f8      	str	r0, [r7, #12]
 800365a:	60b9      	str	r1, [r7, #8]
 800365c:	603b      	str	r3, [r7, #0]
 800365e:	4613      	mov	r3, r2
 8003660:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003662:	f7fe f95b 	bl	800191c <HAL_GetTick>
 8003666:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003668:	88fb      	ldrh	r3, [r7, #6]
 800366a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b01      	cmp	r3, #1
 8003676:	d001      	beq.n	800367c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003678:	2302      	movs	r3, #2
 800367a:	e15c      	b.n	8003936 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <HAL_SPI_Transmit+0x36>
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e154      	b.n	8003936 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_SPI_Transmit+0x48>
 8003696:	2302      	movs	r3, #2
 8003698:	e14d      	b.n	8003936 <HAL_SPI_Transmit+0x2e4>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2203      	movs	r2, #3
 80036a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	88fa      	ldrh	r2, [r7, #6]
 80036ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	88fa      	ldrh	r2, [r7, #6]
 80036c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036ec:	d10f      	bne.n	800370e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800370c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003718:	2b40      	cmp	r3, #64	@ 0x40
 800371a:	d007      	beq.n	800372c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800372a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003734:	d952      	bls.n	80037dc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d002      	beq.n	8003744 <HAL_SPI_Transmit+0xf2>
 800373e:	8b7b      	ldrh	r3, [r7, #26]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d145      	bne.n	80037d0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003748:	881a      	ldrh	r2, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003754:	1c9a      	adds	r2, r3, #2
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003768:	e032      	b.n	80037d0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b02      	cmp	r3, #2
 8003776:	d112      	bne.n	800379e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377c:	881a      	ldrh	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003788:	1c9a      	adds	r2, r3, #2
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800379c:	e018      	b.n	80037d0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800379e:	f7fe f8bd 	bl	800191c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d803      	bhi.n	80037b6 <HAL_SPI_Transmit+0x164>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b4:	d102      	bne.n	80037bc <HAL_SPI_Transmit+0x16a>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d109      	bne.n	80037d0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e0b2      	b.n	8003936 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1c7      	bne.n	800376a <HAL_SPI_Transmit+0x118>
 80037da:	e083      	b.n	80038e4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <HAL_SPI_Transmit+0x198>
 80037e4:	8b7b      	ldrh	r3, [r7, #26]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d177      	bne.n	80038da <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d912      	bls.n	800381a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f8:	881a      	ldrh	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003804:	1c9a      	adds	r2, r3, #2
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800380e:	b29b      	uxth	r3, r3
 8003810:	3b02      	subs	r3, #2
 8003812:	b29a      	uxth	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003818:	e05f      	b.n	80038da <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	330c      	adds	r3, #12
 8003824:	7812      	ldrb	r2, [r2, #0]
 8003826:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003836:	b29b      	uxth	r3, r3
 8003838:	3b01      	subs	r3, #1
 800383a:	b29a      	uxth	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003840:	e04b      	b.n	80038da <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b02      	cmp	r3, #2
 800384e:	d12b      	bne.n	80038a8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b01      	cmp	r3, #1
 8003858:	d912      	bls.n	8003880 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385e:	881a      	ldrh	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386a:	1c9a      	adds	r2, r3, #2
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b02      	subs	r3, #2
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800387e:	e02c      	b.n	80038da <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	330c      	adds	r3, #12
 800388a:	7812      	ldrb	r2, [r2, #0]
 800388c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800389c:	b29b      	uxth	r3, r3
 800389e:	3b01      	subs	r3, #1
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038a6:	e018      	b.n	80038da <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038a8:	f7fe f838 	bl	800191c <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d803      	bhi.n	80038c0 <HAL_SPI_Transmit+0x26e>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038be:	d102      	bne.n	80038c6 <HAL_SPI_Transmit+0x274>
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e02d      	b.n	8003936 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038de:	b29b      	uxth	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1ae      	bne.n	8003842 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038e4:	69fa      	ldr	r2, [r7, #28]
 80038e6:	6839      	ldr	r1, [r7, #0]
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 fcf5 	bl	80042d8 <SPI_EndRxTxTransaction>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d002      	beq.n	80038fa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2220      	movs	r2, #32
 80038f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10a      	bne.n	8003918 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003902:	2300      	movs	r3, #0
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	617b      	str	r3, [r7, #20]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	617b      	str	r3, [r7, #20]
 8003916:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e000      	b.n	8003936 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003934:	2300      	movs	r3, #0
  }
}
 8003936:	4618      	mov	r0, r3
 8003938:	3720      	adds	r7, #32
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b088      	sub	sp, #32
 8003942:	af02      	add	r7, sp, #8
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	603b      	str	r3, [r7, #0]
 800394a:	4613      	mov	r3, r2
 800394c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b01      	cmp	r3, #1
 8003958:	d001      	beq.n	800395e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800395a:	2302      	movs	r3, #2
 800395c:	e123      	b.n	8003ba6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003966:	d112      	bne.n	800398e <HAL_SPI_Receive+0x50>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10e      	bne.n	800398e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2204      	movs	r2, #4
 8003974:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003978:	88fa      	ldrh	r2, [r7, #6]
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	9300      	str	r3, [sp, #0]
 800397e:	4613      	mov	r3, r2
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	68b9      	ldr	r1, [r7, #8]
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 f912 	bl	8003bae <HAL_SPI_TransmitReceive>
 800398a:	4603      	mov	r3, r0
 800398c:	e10b      	b.n	8003ba6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800398e:	f7fd ffc5 	bl	800191c <HAL_GetTick>
 8003992:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d002      	beq.n	80039a0 <HAL_SPI_Receive+0x62>
 800399a:	88fb      	ldrh	r3, [r7, #6]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d101      	bne.n	80039a4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e100      	b.n	8003ba6 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d101      	bne.n	80039b2 <HAL_SPI_Receive+0x74>
 80039ae:	2302      	movs	r3, #2
 80039b0:	e0f9      	b.n	8003ba6 <HAL_SPI_Receive+0x268>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2204      	movs	r2, #4
 80039be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	88fa      	ldrh	r2, [r7, #6]
 80039d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	88fa      	ldrh	r2, [r7, #6]
 80039da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a04:	d908      	bls.n	8003a18 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a14:	605a      	str	r2, [r3, #4]
 8003a16:	e007      	b.n	8003a28 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a26:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a30:	d10f      	bne.n	8003a52 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a50:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5c:	2b40      	cmp	r3, #64	@ 0x40
 8003a5e:	d007      	beq.n	8003a70 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a6e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a78:	d875      	bhi.n	8003b66 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003a7a:	e037      	b.n	8003aec <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d117      	bne.n	8003aba <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f103 020c 	add.w	r2, r3, #12
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	7812      	ldrb	r2, [r2, #0]
 8003a98:	b2d2      	uxtb	r2, r2
 8003a9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa0:	1c5a      	adds	r2, r3, #1
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003ab8:	e018      	b.n	8003aec <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003aba:	f7fd ff2f 	bl	800191c <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d803      	bhi.n	8003ad2 <HAL_SPI_Receive+0x194>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad0:	d102      	bne.n	8003ad8 <HAL_SPI_Receive+0x19a>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d109      	bne.n	8003aec <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e05c      	b.n	8003ba6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1c1      	bne.n	8003a7c <HAL_SPI_Receive+0x13e>
 8003af8:	e03b      	b.n	8003b72 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d115      	bne.n	8003b34 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68da      	ldr	r2, [r3, #12]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b12:	b292      	uxth	r2, r2
 8003b14:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	1c9a      	adds	r2, r3, #2
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003b32:	e018      	b.n	8003b66 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b34:	f7fd fef2 	bl	800191c <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d803      	bhi.n	8003b4c <HAL_SPI_Receive+0x20e>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b4a:	d102      	bne.n	8003b52 <HAL_SPI_Receive+0x214>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d109      	bne.n	8003b66 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e01f      	b.n	8003ba6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d1c3      	bne.n	8003afa <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	6839      	ldr	r1, [r7, #0]
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 fb56 	bl	8004228 <SPI_EndRxTransaction>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d002      	beq.n	8003b88 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2220      	movs	r2, #32
 8003b86:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e000      	b.n	8003ba6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
  }
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3718      	adds	r7, #24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b08a      	sub	sp, #40	@ 0x28
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	60f8      	str	r0, [r7, #12]
 8003bb6:	60b9      	str	r1, [r7, #8]
 8003bb8:	607a      	str	r2, [r7, #4]
 8003bba:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bc0:	f7fd feac 	bl	800191c <HAL_GetTick>
 8003bc4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bcc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003bd4:	887b      	ldrh	r3, [r7, #2]
 8003bd6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003bd8:	887b      	ldrh	r3, [r7, #2]
 8003bda:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003bdc:	7ffb      	ldrb	r3, [r7, #31]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d00c      	beq.n	8003bfc <HAL_SPI_TransmitReceive+0x4e>
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003be8:	d106      	bne.n	8003bf8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d102      	bne.n	8003bf8 <HAL_SPI_TransmitReceive+0x4a>
 8003bf2:	7ffb      	ldrb	r3, [r7, #31]
 8003bf4:	2b04      	cmp	r3, #4
 8003bf6:	d001      	beq.n	8003bfc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	e1f3      	b.n	8003fe4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d005      	beq.n	8003c0e <HAL_SPI_TransmitReceive+0x60>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <HAL_SPI_TransmitReceive+0x60>
 8003c08:	887b      	ldrh	r3, [r7, #2]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e1e8      	b.n	8003fe4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_SPI_TransmitReceive+0x72>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e1e1      	b.n	8003fe4 <HAL_SPI_TransmitReceive+0x436>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b04      	cmp	r3, #4
 8003c32:	d003      	beq.n	8003c3c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2205      	movs	r2, #5
 8003c38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	887a      	ldrh	r2, [r7, #2]
 8003c4c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	887a      	ldrh	r2, [r7, #2]
 8003c54:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	887a      	ldrh	r2, [r7, #2]
 8003c62:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	887a      	ldrh	r2, [r7, #2]
 8003c68:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c7e:	d802      	bhi.n	8003c86 <HAL_SPI_TransmitReceive+0xd8>
 8003c80:	8abb      	ldrh	r3, [r7, #20]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d908      	bls.n	8003c98 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c94:	605a      	str	r2, [r3, #4]
 8003c96:	e007      	b.n	8003ca8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ca6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb2:	2b40      	cmp	r3, #64	@ 0x40
 8003cb4:	d007      	beq.n	8003cc6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003cce:	f240 8083 	bls.w	8003dd8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d002      	beq.n	8003ce0 <HAL_SPI_TransmitReceive+0x132>
 8003cda:	8afb      	ldrh	r3, [r7, #22]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d16f      	bne.n	8003dc0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce4:	881a      	ldrh	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf0:	1c9a      	adds	r2, r3, #2
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d04:	e05c      	b.n	8003dc0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d11b      	bne.n	8003d4c <HAL_SPI_TransmitReceive+0x19e>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d016      	beq.n	8003d4c <HAL_SPI_TransmitReceive+0x19e>
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d113      	bne.n	8003d4c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d28:	881a      	ldrh	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d34:	1c9a      	adds	r2, r3, #2
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	3b01      	subs	r3, #1
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d11c      	bne.n	8003d94 <HAL_SPI_TransmitReceive+0x1e6>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d016      	beq.n	8003d94 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68da      	ldr	r2, [r3, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d70:	b292      	uxth	r2, r2
 8003d72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	1c9a      	adds	r2, r3, #2
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d90:	2301      	movs	r3, #1
 8003d92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d94:	f7fd fdc2 	bl	800191c <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d80d      	bhi.n	8003dc0 <HAL_SPI_TransmitReceive+0x212>
 8003da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003daa:	d009      	beq.n	8003dc0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e111      	b.n	8003fe4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d19d      	bne.n	8003d06 <HAL_SPI_TransmitReceive+0x158>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d197      	bne.n	8003d06 <HAL_SPI_TransmitReceive+0x158>
 8003dd6:	e0e5      	b.n	8003fa4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d003      	beq.n	8003de8 <HAL_SPI_TransmitReceive+0x23a>
 8003de0:	8afb      	ldrh	r3, [r7, #22]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	f040 80d1 	bne.w	8003f8a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d912      	bls.n	8003e18 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df6:	881a      	ldrh	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e02:	1c9a      	adds	r2, r3, #2
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	3b02      	subs	r3, #2
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e16:	e0b8      	b.n	8003f8a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	330c      	adds	r3, #12
 8003e22:	7812      	ldrb	r2, [r2, #0]
 8003e24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e3e:	e0a4      	b.n	8003f8a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d134      	bne.n	8003eb8 <HAL_SPI_TransmitReceive+0x30a>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d02f      	beq.n	8003eb8 <HAL_SPI_TransmitReceive+0x30a>
 8003e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d12c      	bne.n	8003eb8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d912      	bls.n	8003e8e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6c:	881a      	ldrh	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e78:	1c9a      	adds	r2, r3, #2
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	3b02      	subs	r3, #2
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e8c:	e012      	b.n	8003eb4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	330c      	adds	r3, #12
 8003e98:	7812      	ldrb	r2, [r2, #0]
 8003e9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	3b01      	subs	r3, #1
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d148      	bne.n	8003f58 <HAL_SPI_TransmitReceive+0x3aa>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d042      	beq.n	8003f58 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d923      	bls.n	8003f26 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68da      	ldr	r2, [r3, #12]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee8:	b292      	uxth	r2, r2
 8003eea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef0:	1c9a      	adds	r2, r3, #2
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b02      	subs	r3, #2
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d81f      	bhi.n	8003f54 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003f22:	605a      	str	r2, [r3, #4]
 8003f24:	e016      	b.n	8003f54 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f103 020c 	add.w	r2, r3, #12
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	7812      	ldrb	r2, [r2, #0]
 8003f34:	b2d2      	uxtb	r2, r2
 8003f36:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f54:	2301      	movs	r3, #1
 8003f56:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f58:	f7fd fce0 	bl	800191c <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	6a3b      	ldr	r3, [r7, #32]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d803      	bhi.n	8003f70 <HAL_SPI_TransmitReceive+0x3c2>
 8003f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6e:	d102      	bne.n	8003f76 <HAL_SPI_TransmitReceive+0x3c8>
 8003f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d109      	bne.n	8003f8a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e02c      	b.n	8003fe4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f47f af55 	bne.w	8003e40 <HAL_SPI_TransmitReceive+0x292>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f47f af4e 	bne.w	8003e40 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fa4:	6a3a      	ldr	r2, [r7, #32]
 8003fa6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 f995 	bl	80042d8 <SPI_EndRxTxTransaction>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d008      	beq.n	8003fc6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e00e      	b.n	8003fe4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
  }
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3728      	adds	r7, #40	@ 0x28
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b088      	sub	sp, #32
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	603b      	str	r3, [r7, #0]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ffc:	f7fd fc8e 	bl	800191c <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	4413      	add	r3, r2
 800400a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800400c:	f7fd fc86 	bl	800191c <HAL_GetTick>
 8004010:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004012:	4b39      	ldr	r3, [pc, #228]	@ (80040f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	015b      	lsls	r3, r3, #5
 8004018:	0d1b      	lsrs	r3, r3, #20
 800401a:	69fa      	ldr	r2, [r7, #28]
 800401c:	fb02 f303 	mul.w	r3, r2, r3
 8004020:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004022:	e054      	b.n	80040ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800402a:	d050      	beq.n	80040ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800402c:	f7fd fc76 	bl	800191c <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	69fa      	ldr	r2, [r7, #28]
 8004038:	429a      	cmp	r2, r3
 800403a:	d902      	bls.n	8004042 <SPI_WaitFlagStateUntilTimeout+0x56>
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d13d      	bne.n	80040be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004050:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800405a:	d111      	bne.n	8004080 <SPI_WaitFlagStateUntilTimeout+0x94>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004064:	d004      	beq.n	8004070 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800406e:	d107      	bne.n	8004080 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800407e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004084:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004088:	d10f      	bne.n	80040aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004098:	601a      	str	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e017      	b.n	80040ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d101      	bne.n	80040c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	3b01      	subs	r3, #1
 80040cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689a      	ldr	r2, [r3, #8]
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	4013      	ands	r3, r2
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	429a      	cmp	r2, r3
 80040dc:	bf0c      	ite	eq
 80040de:	2301      	moveq	r3, #1
 80040e0:	2300      	movne	r3, #0
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	461a      	mov	r2, r3
 80040e6:	79fb      	ldrb	r3, [r7, #7]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d19b      	bne.n	8004024 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3720      	adds	r7, #32
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	20000000 	.word	0x20000000

080040fc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08a      	sub	sp, #40	@ 0x28
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
 8004108:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800410a:	2300      	movs	r3, #0
 800410c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800410e:	f7fd fc05 	bl	800191c <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	4413      	add	r3, r2
 800411c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800411e:	f7fd fbfd 	bl	800191c <HAL_GetTick>
 8004122:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	330c      	adds	r3, #12
 800412a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800412c:	4b3d      	ldr	r3, [pc, #244]	@ (8004224 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	4613      	mov	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	4413      	add	r3, r2
 8004136:	00da      	lsls	r2, r3, #3
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	0d1b      	lsrs	r3, r3, #20
 800413c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004144:	e060      	b.n	8004208 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800414c:	d107      	bne.n	800415e <SPI_WaitFifoStateUntilTimeout+0x62>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d104      	bne.n	800415e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	b2db      	uxtb	r3, r3
 800415a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800415c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d050      	beq.n	8004208 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004166:	f7fd fbd9 	bl	800191c <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004172:	429a      	cmp	r2, r3
 8004174:	d902      	bls.n	800417c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004178:	2b00      	cmp	r3, #0
 800417a:	d13d      	bne.n	80041f8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685a      	ldr	r2, [r3, #4]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800418a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004194:	d111      	bne.n	80041ba <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800419e:	d004      	beq.n	80041aa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041a8:	d107      	bne.n	80041ba <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041c2:	d10f      	bne.n	80041e4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e010      	b.n	800421a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	3b01      	subs	r3, #1
 8004206:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	4013      	ands	r3, r2
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	429a      	cmp	r2, r3
 8004216:	d196      	bne.n	8004146 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3728      	adds	r7, #40	@ 0x28
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	20000000 	.word	0x20000000

08004228 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af02      	add	r7, sp, #8
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800423c:	d111      	bne.n	8004262 <SPI_EndRxTransaction+0x3a>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004246:	d004      	beq.n	8004252 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004250:	d107      	bne.n	8004262 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004260:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	2200      	movs	r2, #0
 800426a:	2180      	movs	r1, #128	@ 0x80
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f7ff febd 	bl	8003fec <SPI_WaitFlagStateUntilTimeout>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d007      	beq.n	8004288 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800427c:	f043 0220 	orr.w	r2, r3, #32
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e023      	b.n	80042d0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004290:	d11d      	bne.n	80042ce <SPI_EndRxTransaction+0xa6>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800429a:	d004      	beq.n	80042a6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042a4:	d113      	bne.n	80042ce <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f7ff ff22 	bl	80040fc <SPI_WaitFifoStateUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d007      	beq.n	80042ce <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c2:	f043 0220 	orr.w	r2, r3, #32
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e000      	b.n	80042d0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af02      	add	r7, sp, #8
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f7ff ff03 	bl	80040fc <SPI_WaitFifoStateUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d007      	beq.n	800430c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e027      	b.n	800435c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	2200      	movs	r2, #0
 8004314:	2180      	movs	r1, #128	@ 0x80
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f7ff fe68 	bl	8003fec <SPI_WaitFlagStateUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d007      	beq.n	8004332 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004326:	f043 0220 	orr.w	r2, r3, #32
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e014      	b.n	800435c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2200      	movs	r2, #0
 800433a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f7ff fedc 	bl	80040fc <SPI_WaitFifoStateUntilTimeout>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d007      	beq.n	800435a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800434e:	f043 0220 	orr.w	r2, r3, #32
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e000      	b.n	800435c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e040      	b.n	80043f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800437a:	2b00      	cmp	r3, #0
 800437c:	d106      	bne.n	800438c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7fd f8ca 	bl	8001520 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2224      	movs	r2, #36	@ 0x24
 8004390:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0201 	bic.w	r2, r2, #1
 80043a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 fb6a 	bl	8004a84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f8af 	bl	8004514 <UART_SetConfig>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d101      	bne.n	80043c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e01b      	b.n	80043f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	685a      	ldr	r2, [r3, #4]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80043ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 fbe9 	bl	8004bc8 <UART_CheckIdleState>
 80043f6:	4603      	mov	r3, r0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08a      	sub	sp, #40	@ 0x28
 8004404:	af02      	add	r7, sp, #8
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	603b      	str	r3, [r7, #0]
 800440c:	4613      	mov	r3, r2
 800440e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004414:	2b20      	cmp	r3, #32
 8004416:	d177      	bne.n	8004508 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d002      	beq.n	8004424 <HAL_UART_Transmit+0x24>
 800441e:	88fb      	ldrh	r3, [r7, #6]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e070      	b.n	800450a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2221      	movs	r2, #33	@ 0x21
 8004434:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004436:	f7fd fa71 	bl	800191c <HAL_GetTick>
 800443a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	88fa      	ldrh	r2, [r7, #6]
 8004440:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	88fa      	ldrh	r2, [r7, #6]
 8004448:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004454:	d108      	bne.n	8004468 <HAL_UART_Transmit+0x68>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d104      	bne.n	8004468 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800445e:	2300      	movs	r3, #0
 8004460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	e003      	b.n	8004470 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800446c:	2300      	movs	r3, #0
 800446e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004470:	e02f      	b.n	80044d2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2200      	movs	r2, #0
 800447a:	2180      	movs	r1, #128	@ 0x80
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 fc4b 	bl	8004d18 <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d004      	beq.n	8004492 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2220      	movs	r2, #32
 800448c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e03b      	b.n	800450a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10b      	bne.n	80044b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	881a      	ldrh	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044a4:	b292      	uxth	r2, r2
 80044a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	3302      	adds	r3, #2
 80044ac:	61bb      	str	r3, [r7, #24]
 80044ae:	e007      	b.n	80044c0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	781a      	ldrb	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	3301      	adds	r3, #1
 80044be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	3b01      	subs	r3, #1
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80044d8:	b29b      	uxth	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1c9      	bne.n	8004472 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	2200      	movs	r2, #0
 80044e6:	2140      	movs	r1, #64	@ 0x40
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 fc15 	bl	8004d18 <UART_WaitOnFlagUntilTimeout>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d004      	beq.n	80044fe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e005      	b.n	800450a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2220      	movs	r2, #32
 8004502:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004504:	2300      	movs	r3, #0
 8004506:	e000      	b.n	800450a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004508:	2302      	movs	r3, #2
  }
}
 800450a:	4618      	mov	r0, r3
 800450c:	3720      	adds	r7, #32
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
	...

08004514 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004518:	b08a      	sub	sp, #40	@ 0x28
 800451a:	af00      	add	r7, sp, #0
 800451c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800451e:	2300      	movs	r3, #0
 8004520:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	431a      	orrs	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	431a      	orrs	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	69db      	ldr	r3, [r3, #28]
 8004538:	4313      	orrs	r3, r2
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	4ba4      	ldr	r3, [pc, #656]	@ (80047d4 <UART_SetConfig+0x2c0>)
 8004544:	4013      	ands	r3, r2
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	6812      	ldr	r2, [r2, #0]
 800454a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800454c:	430b      	orrs	r3, r1
 800454e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a99      	ldr	r2, [pc, #612]	@ (80047d8 <UART_SetConfig+0x2c4>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d004      	beq.n	8004580 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457c:	4313      	orrs	r3, r2
 800457e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004590:	430a      	orrs	r2, r1
 8004592:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a90      	ldr	r2, [pc, #576]	@ (80047dc <UART_SetConfig+0x2c8>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d126      	bne.n	80045ec <UART_SetConfig+0xd8>
 800459e:	4b90      	ldr	r3, [pc, #576]	@ (80047e0 <UART_SetConfig+0x2cc>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a4:	f003 0303 	and.w	r3, r3, #3
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d81b      	bhi.n	80045e4 <UART_SetConfig+0xd0>
 80045ac:	a201      	add	r2, pc, #4	@ (adr r2, 80045b4 <UART_SetConfig+0xa0>)
 80045ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b2:	bf00      	nop
 80045b4:	080045c5 	.word	0x080045c5
 80045b8:	080045d5 	.word	0x080045d5
 80045bc:	080045cd 	.word	0x080045cd
 80045c0:	080045dd 	.word	0x080045dd
 80045c4:	2301      	movs	r3, #1
 80045c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ca:	e116      	b.n	80047fa <UART_SetConfig+0x2e6>
 80045cc:	2302      	movs	r3, #2
 80045ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045d2:	e112      	b.n	80047fa <UART_SetConfig+0x2e6>
 80045d4:	2304      	movs	r3, #4
 80045d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045da:	e10e      	b.n	80047fa <UART_SetConfig+0x2e6>
 80045dc:	2308      	movs	r3, #8
 80045de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045e2:	e10a      	b.n	80047fa <UART_SetConfig+0x2e6>
 80045e4:	2310      	movs	r3, #16
 80045e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ea:	e106      	b.n	80047fa <UART_SetConfig+0x2e6>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a7c      	ldr	r2, [pc, #496]	@ (80047e4 <UART_SetConfig+0x2d0>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d138      	bne.n	8004668 <UART_SetConfig+0x154>
 80045f6:	4b7a      	ldr	r3, [pc, #488]	@ (80047e0 <UART_SetConfig+0x2cc>)
 80045f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045fc:	f003 030c 	and.w	r3, r3, #12
 8004600:	2b0c      	cmp	r3, #12
 8004602:	d82d      	bhi.n	8004660 <UART_SetConfig+0x14c>
 8004604:	a201      	add	r2, pc, #4	@ (adr r2, 800460c <UART_SetConfig+0xf8>)
 8004606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460a:	bf00      	nop
 800460c:	08004641 	.word	0x08004641
 8004610:	08004661 	.word	0x08004661
 8004614:	08004661 	.word	0x08004661
 8004618:	08004661 	.word	0x08004661
 800461c:	08004651 	.word	0x08004651
 8004620:	08004661 	.word	0x08004661
 8004624:	08004661 	.word	0x08004661
 8004628:	08004661 	.word	0x08004661
 800462c:	08004649 	.word	0x08004649
 8004630:	08004661 	.word	0x08004661
 8004634:	08004661 	.word	0x08004661
 8004638:	08004661 	.word	0x08004661
 800463c:	08004659 	.word	0x08004659
 8004640:	2300      	movs	r3, #0
 8004642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004646:	e0d8      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004648:	2302      	movs	r3, #2
 800464a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800464e:	e0d4      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004650:	2304      	movs	r3, #4
 8004652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004656:	e0d0      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004658:	2308      	movs	r3, #8
 800465a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800465e:	e0cc      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004660:	2310      	movs	r3, #16
 8004662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004666:	e0c8      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a5e      	ldr	r2, [pc, #376]	@ (80047e8 <UART_SetConfig+0x2d4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d125      	bne.n	80046be <UART_SetConfig+0x1aa>
 8004672:	4b5b      	ldr	r3, [pc, #364]	@ (80047e0 <UART_SetConfig+0x2cc>)
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004678:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800467c:	2b30      	cmp	r3, #48	@ 0x30
 800467e:	d016      	beq.n	80046ae <UART_SetConfig+0x19a>
 8004680:	2b30      	cmp	r3, #48	@ 0x30
 8004682:	d818      	bhi.n	80046b6 <UART_SetConfig+0x1a2>
 8004684:	2b20      	cmp	r3, #32
 8004686:	d00a      	beq.n	800469e <UART_SetConfig+0x18a>
 8004688:	2b20      	cmp	r3, #32
 800468a:	d814      	bhi.n	80046b6 <UART_SetConfig+0x1a2>
 800468c:	2b00      	cmp	r3, #0
 800468e:	d002      	beq.n	8004696 <UART_SetConfig+0x182>
 8004690:	2b10      	cmp	r3, #16
 8004692:	d008      	beq.n	80046a6 <UART_SetConfig+0x192>
 8004694:	e00f      	b.n	80046b6 <UART_SetConfig+0x1a2>
 8004696:	2300      	movs	r3, #0
 8004698:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800469c:	e0ad      	b.n	80047fa <UART_SetConfig+0x2e6>
 800469e:	2302      	movs	r3, #2
 80046a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046a4:	e0a9      	b.n	80047fa <UART_SetConfig+0x2e6>
 80046a6:	2304      	movs	r3, #4
 80046a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ac:	e0a5      	b.n	80047fa <UART_SetConfig+0x2e6>
 80046ae:	2308      	movs	r3, #8
 80046b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046b4:	e0a1      	b.n	80047fa <UART_SetConfig+0x2e6>
 80046b6:	2310      	movs	r3, #16
 80046b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046bc:	e09d      	b.n	80047fa <UART_SetConfig+0x2e6>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a4a      	ldr	r2, [pc, #296]	@ (80047ec <UART_SetConfig+0x2d8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d125      	bne.n	8004714 <UART_SetConfig+0x200>
 80046c8:	4b45      	ldr	r3, [pc, #276]	@ (80047e0 <UART_SetConfig+0x2cc>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80046d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80046d4:	d016      	beq.n	8004704 <UART_SetConfig+0x1f0>
 80046d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80046d8:	d818      	bhi.n	800470c <UART_SetConfig+0x1f8>
 80046da:	2b80      	cmp	r3, #128	@ 0x80
 80046dc:	d00a      	beq.n	80046f4 <UART_SetConfig+0x1e0>
 80046de:	2b80      	cmp	r3, #128	@ 0x80
 80046e0:	d814      	bhi.n	800470c <UART_SetConfig+0x1f8>
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <UART_SetConfig+0x1d8>
 80046e6:	2b40      	cmp	r3, #64	@ 0x40
 80046e8:	d008      	beq.n	80046fc <UART_SetConfig+0x1e8>
 80046ea:	e00f      	b.n	800470c <UART_SetConfig+0x1f8>
 80046ec:	2300      	movs	r3, #0
 80046ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046f2:	e082      	b.n	80047fa <UART_SetConfig+0x2e6>
 80046f4:	2302      	movs	r3, #2
 80046f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046fa:	e07e      	b.n	80047fa <UART_SetConfig+0x2e6>
 80046fc:	2304      	movs	r3, #4
 80046fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004702:	e07a      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004704:	2308      	movs	r3, #8
 8004706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800470a:	e076      	b.n	80047fa <UART_SetConfig+0x2e6>
 800470c:	2310      	movs	r3, #16
 800470e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004712:	e072      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a35      	ldr	r2, [pc, #212]	@ (80047f0 <UART_SetConfig+0x2dc>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d12a      	bne.n	8004774 <UART_SetConfig+0x260>
 800471e:	4b30      	ldr	r3, [pc, #192]	@ (80047e0 <UART_SetConfig+0x2cc>)
 8004720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004724:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004728:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800472c:	d01a      	beq.n	8004764 <UART_SetConfig+0x250>
 800472e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004732:	d81b      	bhi.n	800476c <UART_SetConfig+0x258>
 8004734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004738:	d00c      	beq.n	8004754 <UART_SetConfig+0x240>
 800473a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800473e:	d815      	bhi.n	800476c <UART_SetConfig+0x258>
 8004740:	2b00      	cmp	r3, #0
 8004742:	d003      	beq.n	800474c <UART_SetConfig+0x238>
 8004744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004748:	d008      	beq.n	800475c <UART_SetConfig+0x248>
 800474a:	e00f      	b.n	800476c <UART_SetConfig+0x258>
 800474c:	2300      	movs	r3, #0
 800474e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004752:	e052      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004754:	2302      	movs	r3, #2
 8004756:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800475a:	e04e      	b.n	80047fa <UART_SetConfig+0x2e6>
 800475c:	2304      	movs	r3, #4
 800475e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004762:	e04a      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004764:	2308      	movs	r3, #8
 8004766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800476a:	e046      	b.n	80047fa <UART_SetConfig+0x2e6>
 800476c:	2310      	movs	r3, #16
 800476e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004772:	e042      	b.n	80047fa <UART_SetConfig+0x2e6>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a17      	ldr	r2, [pc, #92]	@ (80047d8 <UART_SetConfig+0x2c4>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d13a      	bne.n	80047f4 <UART_SetConfig+0x2e0>
 800477e:	4b18      	ldr	r3, [pc, #96]	@ (80047e0 <UART_SetConfig+0x2cc>)
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004784:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004788:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800478c:	d01a      	beq.n	80047c4 <UART_SetConfig+0x2b0>
 800478e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004792:	d81b      	bhi.n	80047cc <UART_SetConfig+0x2b8>
 8004794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004798:	d00c      	beq.n	80047b4 <UART_SetConfig+0x2a0>
 800479a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800479e:	d815      	bhi.n	80047cc <UART_SetConfig+0x2b8>
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <UART_SetConfig+0x298>
 80047a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047a8:	d008      	beq.n	80047bc <UART_SetConfig+0x2a8>
 80047aa:	e00f      	b.n	80047cc <UART_SetConfig+0x2b8>
 80047ac:	2300      	movs	r3, #0
 80047ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047b2:	e022      	b.n	80047fa <UART_SetConfig+0x2e6>
 80047b4:	2302      	movs	r3, #2
 80047b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ba:	e01e      	b.n	80047fa <UART_SetConfig+0x2e6>
 80047bc:	2304      	movs	r3, #4
 80047be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047c2:	e01a      	b.n	80047fa <UART_SetConfig+0x2e6>
 80047c4:	2308      	movs	r3, #8
 80047c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ca:	e016      	b.n	80047fa <UART_SetConfig+0x2e6>
 80047cc:	2310      	movs	r3, #16
 80047ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d2:	e012      	b.n	80047fa <UART_SetConfig+0x2e6>
 80047d4:	efff69f3 	.word	0xefff69f3
 80047d8:	40008000 	.word	0x40008000
 80047dc:	40013800 	.word	0x40013800
 80047e0:	40021000 	.word	0x40021000
 80047e4:	40004400 	.word	0x40004400
 80047e8:	40004800 	.word	0x40004800
 80047ec:	40004c00 	.word	0x40004c00
 80047f0:	40005000 	.word	0x40005000
 80047f4:	2310      	movs	r3, #16
 80047f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a9f      	ldr	r2, [pc, #636]	@ (8004a7c <UART_SetConfig+0x568>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d17a      	bne.n	80048fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004804:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004808:	2b08      	cmp	r3, #8
 800480a:	d824      	bhi.n	8004856 <UART_SetConfig+0x342>
 800480c:	a201      	add	r2, pc, #4	@ (adr r2, 8004814 <UART_SetConfig+0x300>)
 800480e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004812:	bf00      	nop
 8004814:	08004839 	.word	0x08004839
 8004818:	08004857 	.word	0x08004857
 800481c:	08004841 	.word	0x08004841
 8004820:	08004857 	.word	0x08004857
 8004824:	08004847 	.word	0x08004847
 8004828:	08004857 	.word	0x08004857
 800482c:	08004857 	.word	0x08004857
 8004830:	08004857 	.word	0x08004857
 8004834:	0800484f 	.word	0x0800484f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004838:	f7fe f920 	bl	8002a7c <HAL_RCC_GetPCLK1Freq>
 800483c:	61f8      	str	r0, [r7, #28]
        break;
 800483e:	e010      	b.n	8004862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004840:	4b8f      	ldr	r3, [pc, #572]	@ (8004a80 <UART_SetConfig+0x56c>)
 8004842:	61fb      	str	r3, [r7, #28]
        break;
 8004844:	e00d      	b.n	8004862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004846:	f7fe f881 	bl	800294c <HAL_RCC_GetSysClockFreq>
 800484a:	61f8      	str	r0, [r7, #28]
        break;
 800484c:	e009      	b.n	8004862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800484e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004852:	61fb      	str	r3, [r7, #28]
        break;
 8004854:	e005      	b.n	8004862 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004856:	2300      	movs	r3, #0
 8004858:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004860:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	2b00      	cmp	r3, #0
 8004866:	f000 80fb 	beq.w	8004a60 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	685a      	ldr	r2, [r3, #4]
 800486e:	4613      	mov	r3, r2
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	4413      	add	r3, r2
 8004874:	69fa      	ldr	r2, [r7, #28]
 8004876:	429a      	cmp	r2, r3
 8004878:	d305      	bcc.n	8004886 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004880:	69fa      	ldr	r2, [r7, #28]
 8004882:	429a      	cmp	r2, r3
 8004884:	d903      	bls.n	800488e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800488c:	e0e8      	b.n	8004a60 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	2200      	movs	r2, #0
 8004892:	461c      	mov	r4, r3
 8004894:	4615      	mov	r5, r2
 8004896:	f04f 0200 	mov.w	r2, #0
 800489a:	f04f 0300 	mov.w	r3, #0
 800489e:	022b      	lsls	r3, r5, #8
 80048a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80048a4:	0222      	lsls	r2, r4, #8
 80048a6:	68f9      	ldr	r1, [r7, #12]
 80048a8:	6849      	ldr	r1, [r1, #4]
 80048aa:	0849      	lsrs	r1, r1, #1
 80048ac:	2000      	movs	r0, #0
 80048ae:	4688      	mov	r8, r1
 80048b0:	4681      	mov	r9, r0
 80048b2:	eb12 0a08 	adds.w	sl, r2, r8
 80048b6:	eb43 0b09 	adc.w	fp, r3, r9
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	603b      	str	r3, [r7, #0]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048c8:	4650      	mov	r0, sl
 80048ca:	4659      	mov	r1, fp
 80048cc:	f7fc f9dc 	bl	8000c88 <__aeabi_uldivmod>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	4613      	mov	r3, r2
 80048d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048de:	d308      	bcc.n	80048f2 <UART_SetConfig+0x3de>
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048e6:	d204      	bcs.n	80048f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	60da      	str	r2, [r3, #12]
 80048f0:	e0b6      	b.n	8004a60 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80048f8:	e0b2      	b.n	8004a60 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004902:	d15e      	bne.n	80049c2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004904:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004908:	2b08      	cmp	r3, #8
 800490a:	d828      	bhi.n	800495e <UART_SetConfig+0x44a>
 800490c:	a201      	add	r2, pc, #4	@ (adr r2, 8004914 <UART_SetConfig+0x400>)
 800490e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004912:	bf00      	nop
 8004914:	08004939 	.word	0x08004939
 8004918:	08004941 	.word	0x08004941
 800491c:	08004949 	.word	0x08004949
 8004920:	0800495f 	.word	0x0800495f
 8004924:	0800494f 	.word	0x0800494f
 8004928:	0800495f 	.word	0x0800495f
 800492c:	0800495f 	.word	0x0800495f
 8004930:	0800495f 	.word	0x0800495f
 8004934:	08004957 	.word	0x08004957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004938:	f7fe f8a0 	bl	8002a7c <HAL_RCC_GetPCLK1Freq>
 800493c:	61f8      	str	r0, [r7, #28]
        break;
 800493e:	e014      	b.n	800496a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004940:	f7fe f8b2 	bl	8002aa8 <HAL_RCC_GetPCLK2Freq>
 8004944:	61f8      	str	r0, [r7, #28]
        break;
 8004946:	e010      	b.n	800496a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004948:	4b4d      	ldr	r3, [pc, #308]	@ (8004a80 <UART_SetConfig+0x56c>)
 800494a:	61fb      	str	r3, [r7, #28]
        break;
 800494c:	e00d      	b.n	800496a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800494e:	f7fd fffd 	bl	800294c <HAL_RCC_GetSysClockFreq>
 8004952:	61f8      	str	r0, [r7, #28]
        break;
 8004954:	e009      	b.n	800496a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004956:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800495a:	61fb      	str	r3, [r7, #28]
        break;
 800495c:	e005      	b.n	800496a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004968:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d077      	beq.n	8004a60 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	005a      	lsls	r2, r3, #1
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	085b      	lsrs	r3, r3, #1
 800497a:	441a      	add	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	2b0f      	cmp	r3, #15
 800498a:	d916      	bls.n	80049ba <UART_SetConfig+0x4a6>
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004992:	d212      	bcs.n	80049ba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	b29b      	uxth	r3, r3
 8004998:	f023 030f 	bic.w	r3, r3, #15
 800499c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	085b      	lsrs	r3, r3, #1
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	8afb      	ldrh	r3, [r7, #22]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	8afa      	ldrh	r2, [r7, #22]
 80049b6:	60da      	str	r2, [r3, #12]
 80049b8:	e052      	b.n	8004a60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049c0:	e04e      	b.n	8004a60 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80049c6:	2b08      	cmp	r3, #8
 80049c8:	d827      	bhi.n	8004a1a <UART_SetConfig+0x506>
 80049ca:	a201      	add	r2, pc, #4	@ (adr r2, 80049d0 <UART_SetConfig+0x4bc>)
 80049cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d0:	080049f5 	.word	0x080049f5
 80049d4:	080049fd 	.word	0x080049fd
 80049d8:	08004a05 	.word	0x08004a05
 80049dc:	08004a1b 	.word	0x08004a1b
 80049e0:	08004a0b 	.word	0x08004a0b
 80049e4:	08004a1b 	.word	0x08004a1b
 80049e8:	08004a1b 	.word	0x08004a1b
 80049ec:	08004a1b 	.word	0x08004a1b
 80049f0:	08004a13 	.word	0x08004a13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049f4:	f7fe f842 	bl	8002a7c <HAL_RCC_GetPCLK1Freq>
 80049f8:	61f8      	str	r0, [r7, #28]
        break;
 80049fa:	e014      	b.n	8004a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049fc:	f7fe f854 	bl	8002aa8 <HAL_RCC_GetPCLK2Freq>
 8004a00:	61f8      	str	r0, [r7, #28]
        break;
 8004a02:	e010      	b.n	8004a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a04:	4b1e      	ldr	r3, [pc, #120]	@ (8004a80 <UART_SetConfig+0x56c>)
 8004a06:	61fb      	str	r3, [r7, #28]
        break;
 8004a08:	e00d      	b.n	8004a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a0a:	f7fd ff9f 	bl	800294c <HAL_RCC_GetSysClockFreq>
 8004a0e:	61f8      	str	r0, [r7, #28]
        break;
 8004a10:	e009      	b.n	8004a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a16:	61fb      	str	r3, [r7, #28]
        break;
 8004a18:	e005      	b.n	8004a26 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a24:	bf00      	nop
    }

    if (pclk != 0U)
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d019      	beq.n	8004a60 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	085a      	lsrs	r2, r3, #1
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	441a      	add	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	2b0f      	cmp	r3, #15
 8004a44:	d909      	bls.n	8004a5a <UART_SetConfig+0x546>
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a4c:	d205      	bcs.n	8004a5a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60da      	str	r2, [r3, #12]
 8004a58:	e002      	b.n	8004a60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004a6c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3728      	adds	r7, #40	@ 0x28
 8004a74:	46bd      	mov	sp, r7
 8004a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a7a:	bf00      	nop
 8004a7c:	40008000 	.word	0x40008000
 8004a80:	00f42400 	.word	0x00f42400

08004a84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a90:	f003 0308 	and.w	r3, r3, #8
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00a      	beq.n	8004aae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00a      	beq.n	8004ad0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00a      	beq.n	8004af2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	430a      	orrs	r2, r1
 8004af0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af6:	f003 0304 	and.w	r3, r3, #4
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00a      	beq.n	8004b14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	430a      	orrs	r2, r1
 8004b12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b18:	f003 0310 	and.w	r3, r3, #16
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00a      	beq.n	8004b36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	f003 0320 	and.w	r3, r3, #32
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00a      	beq.n	8004b58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d01a      	beq.n	8004b9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b82:	d10a      	bne.n	8004b9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00a      	beq.n	8004bbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	605a      	str	r2, [r3, #4]
  }
}
 8004bbc:	bf00      	nop
 8004bbe:	370c      	adds	r7, #12
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr

08004bc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b098      	sub	sp, #96	@ 0x60
 8004bcc:	af02      	add	r7, sp, #8
 8004bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bd8:	f7fc fea0 	bl	800191c <HAL_GetTick>
 8004bdc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0308 	and.w	r3, r3, #8
 8004be8:	2b08      	cmp	r3, #8
 8004bea:	d12e      	bne.n	8004c4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f88c 	bl	8004d18 <UART_WaitOnFlagUntilTimeout>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d021      	beq.n	8004c4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c0e:	e853 3f00 	ldrex	r3, [r3]
 8004c12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	461a      	mov	r2, r3
 8004c22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c24:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c26:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c2c:	e841 2300 	strex	r3, r2, [r1]
 8004c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1e6      	bne.n	8004c06 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e062      	b.n	8004d10 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0304 	and.w	r3, r3, #4
 8004c54:	2b04      	cmp	r3, #4
 8004c56:	d149      	bne.n	8004cec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c60:	2200      	movs	r2, #0
 8004c62:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f856 	bl	8004d18 <UART_WaitOnFlagUntilTimeout>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d03c      	beq.n	8004cec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7a:	e853 3f00 	ldrex	r3, [r3]
 8004c7e:	623b      	str	r3, [r7, #32]
   return(result);
 8004c80:	6a3b      	ldr	r3, [r7, #32]
 8004c82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c90:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c92:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e6      	bne.n	8004c72 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	3308      	adds	r3, #8
 8004caa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	e853 3f00 	ldrex	r3, [r3]
 8004cb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f023 0301 	bic.w	r3, r3, #1
 8004cba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	3308      	adds	r3, #8
 8004cc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cc4:	61fa      	str	r2, [r7, #28]
 8004cc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc8:	69b9      	ldr	r1, [r7, #24]
 8004cca:	69fa      	ldr	r2, [r7, #28]
 8004ccc:	e841 2300 	strex	r3, r2, [r1]
 8004cd0:	617b      	str	r3, [r7, #20]
   return(result);
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1e5      	bne.n	8004ca4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e011      	b.n	8004d10 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3758      	adds	r7, #88	@ 0x58
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	603b      	str	r3, [r7, #0]
 8004d24:	4613      	mov	r3, r2
 8004d26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d28:	e04f      	b.n	8004dca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d30:	d04b      	beq.n	8004dca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d32:	f7fc fdf3 	bl	800191c <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d302      	bcc.n	8004d48 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d101      	bne.n	8004d4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e04e      	b.n	8004dea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0304 	and.w	r3, r3, #4
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d037      	beq.n	8004dca <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2b80      	cmp	r3, #128	@ 0x80
 8004d5e:	d034      	beq.n	8004dca <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2b40      	cmp	r3, #64	@ 0x40
 8004d64:	d031      	beq.n	8004dca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	f003 0308 	and.w	r3, r3, #8
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d110      	bne.n	8004d96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2208      	movs	r2, #8
 8004d7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 f838 	bl	8004df2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2208      	movs	r2, #8
 8004d86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e029      	b.n	8004dea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	69db      	ldr	r3, [r3, #28]
 8004d9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004da4:	d111      	bne.n	8004dca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004dae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f000 f81e 	bl	8004df2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e00f      	b.n	8004dea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	69da      	ldr	r2, [r3, #28]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	68ba      	ldr	r2, [r7, #8]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	bf0c      	ite	eq
 8004dda:	2301      	moveq	r3, #1
 8004ddc:	2300      	movne	r3, #0
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	461a      	mov	r2, r3
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d0a0      	beq.n	8004d2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b095      	sub	sp, #84	@ 0x54
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	461a      	mov	r2, r3
 8004e16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e18:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e1a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e6      	bne.n	8004dfa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3308      	adds	r3, #8
 8004e32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	6a3b      	ldr	r3, [r7, #32]
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f023 0301 	bic.w	r3, r3, #1
 8004e42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3308      	adds	r3, #8
 8004e4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e54:	e841 2300 	strex	r3, r2, [r1]
 8004e58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1e5      	bne.n	8004e2c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d118      	bne.n	8004e9a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	e853 3f00 	ldrex	r3, [r3]
 8004e74:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f023 0310 	bic.w	r3, r3, #16
 8004e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	461a      	mov	r2, r3
 8004e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e86:	61bb      	str	r3, [r7, #24]
 8004e88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e8a:	6979      	ldr	r1, [r7, #20]
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	e841 2300 	strex	r3, r2, [r1]
 8004e92:	613b      	str	r3, [r7, #16]
   return(result);
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1e6      	bne.n	8004e68 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2220      	movs	r2, #32
 8004e9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004eae:	bf00      	nop
 8004eb0:	3754      	adds	r7, #84	@ 0x54
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <__cvt>:
 8004eba:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ebe:	ec57 6b10 	vmov	r6, r7, d0
 8004ec2:	2f00      	cmp	r7, #0
 8004ec4:	460c      	mov	r4, r1
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	463b      	mov	r3, r7
 8004eca:	bfbb      	ittet	lt
 8004ecc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004ed0:	461f      	movlt	r7, r3
 8004ed2:	2300      	movge	r3, #0
 8004ed4:	232d      	movlt	r3, #45	@ 0x2d
 8004ed6:	700b      	strb	r3, [r1, #0]
 8004ed8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004eda:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004ede:	4691      	mov	r9, r2
 8004ee0:	f023 0820 	bic.w	r8, r3, #32
 8004ee4:	bfbc      	itt	lt
 8004ee6:	4632      	movlt	r2, r6
 8004ee8:	4616      	movlt	r6, r2
 8004eea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004eee:	d005      	beq.n	8004efc <__cvt+0x42>
 8004ef0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004ef4:	d100      	bne.n	8004ef8 <__cvt+0x3e>
 8004ef6:	3401      	adds	r4, #1
 8004ef8:	2102      	movs	r1, #2
 8004efa:	e000      	b.n	8004efe <__cvt+0x44>
 8004efc:	2103      	movs	r1, #3
 8004efe:	ab03      	add	r3, sp, #12
 8004f00:	9301      	str	r3, [sp, #4]
 8004f02:	ab02      	add	r3, sp, #8
 8004f04:	9300      	str	r3, [sp, #0]
 8004f06:	ec47 6b10 	vmov	d0, r6, r7
 8004f0a:	4653      	mov	r3, sl
 8004f0c:	4622      	mov	r2, r4
 8004f0e:	f001 f873 	bl	8005ff8 <_dtoa_r>
 8004f12:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004f16:	4605      	mov	r5, r0
 8004f18:	d119      	bne.n	8004f4e <__cvt+0x94>
 8004f1a:	f019 0f01 	tst.w	r9, #1
 8004f1e:	d00e      	beq.n	8004f3e <__cvt+0x84>
 8004f20:	eb00 0904 	add.w	r9, r0, r4
 8004f24:	2200      	movs	r2, #0
 8004f26:	2300      	movs	r3, #0
 8004f28:	4630      	mov	r0, r6
 8004f2a:	4639      	mov	r1, r7
 8004f2c:	f7fb fdcc 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f30:	b108      	cbz	r0, 8004f36 <__cvt+0x7c>
 8004f32:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f36:	2230      	movs	r2, #48	@ 0x30
 8004f38:	9b03      	ldr	r3, [sp, #12]
 8004f3a:	454b      	cmp	r3, r9
 8004f3c:	d31e      	bcc.n	8004f7c <__cvt+0xc2>
 8004f3e:	9b03      	ldr	r3, [sp, #12]
 8004f40:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004f42:	1b5b      	subs	r3, r3, r5
 8004f44:	4628      	mov	r0, r5
 8004f46:	6013      	str	r3, [r2, #0]
 8004f48:	b004      	add	sp, #16
 8004f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f4e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f52:	eb00 0904 	add.w	r9, r0, r4
 8004f56:	d1e5      	bne.n	8004f24 <__cvt+0x6a>
 8004f58:	7803      	ldrb	r3, [r0, #0]
 8004f5a:	2b30      	cmp	r3, #48	@ 0x30
 8004f5c:	d10a      	bne.n	8004f74 <__cvt+0xba>
 8004f5e:	2200      	movs	r2, #0
 8004f60:	2300      	movs	r3, #0
 8004f62:	4630      	mov	r0, r6
 8004f64:	4639      	mov	r1, r7
 8004f66:	f7fb fdaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f6a:	b918      	cbnz	r0, 8004f74 <__cvt+0xba>
 8004f6c:	f1c4 0401 	rsb	r4, r4, #1
 8004f70:	f8ca 4000 	str.w	r4, [sl]
 8004f74:	f8da 3000 	ldr.w	r3, [sl]
 8004f78:	4499      	add	r9, r3
 8004f7a:	e7d3      	b.n	8004f24 <__cvt+0x6a>
 8004f7c:	1c59      	adds	r1, r3, #1
 8004f7e:	9103      	str	r1, [sp, #12]
 8004f80:	701a      	strb	r2, [r3, #0]
 8004f82:	e7d9      	b.n	8004f38 <__cvt+0x7e>

08004f84 <__exponent>:
 8004f84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f86:	2900      	cmp	r1, #0
 8004f88:	bfba      	itte	lt
 8004f8a:	4249      	neglt	r1, r1
 8004f8c:	232d      	movlt	r3, #45	@ 0x2d
 8004f8e:	232b      	movge	r3, #43	@ 0x2b
 8004f90:	2909      	cmp	r1, #9
 8004f92:	7002      	strb	r2, [r0, #0]
 8004f94:	7043      	strb	r3, [r0, #1]
 8004f96:	dd29      	ble.n	8004fec <__exponent+0x68>
 8004f98:	f10d 0307 	add.w	r3, sp, #7
 8004f9c:	461d      	mov	r5, r3
 8004f9e:	270a      	movs	r7, #10
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	fbb1 f6f7 	udiv	r6, r1, r7
 8004fa6:	fb07 1416 	mls	r4, r7, r6, r1
 8004faa:	3430      	adds	r4, #48	@ 0x30
 8004fac:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004fb0:	460c      	mov	r4, r1
 8004fb2:	2c63      	cmp	r4, #99	@ 0x63
 8004fb4:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fb8:	4631      	mov	r1, r6
 8004fba:	dcf1      	bgt.n	8004fa0 <__exponent+0x1c>
 8004fbc:	3130      	adds	r1, #48	@ 0x30
 8004fbe:	1e94      	subs	r4, r2, #2
 8004fc0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004fc4:	1c41      	adds	r1, r0, #1
 8004fc6:	4623      	mov	r3, r4
 8004fc8:	42ab      	cmp	r3, r5
 8004fca:	d30a      	bcc.n	8004fe2 <__exponent+0x5e>
 8004fcc:	f10d 0309 	add.w	r3, sp, #9
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	42ac      	cmp	r4, r5
 8004fd4:	bf88      	it	hi
 8004fd6:	2300      	movhi	r3, #0
 8004fd8:	3302      	adds	r3, #2
 8004fda:	4403      	add	r3, r0
 8004fdc:	1a18      	subs	r0, r3, r0
 8004fde:	b003      	add	sp, #12
 8004fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fe2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004fe6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004fea:	e7ed      	b.n	8004fc8 <__exponent+0x44>
 8004fec:	2330      	movs	r3, #48	@ 0x30
 8004fee:	3130      	adds	r1, #48	@ 0x30
 8004ff0:	7083      	strb	r3, [r0, #2]
 8004ff2:	70c1      	strb	r1, [r0, #3]
 8004ff4:	1d03      	adds	r3, r0, #4
 8004ff6:	e7f1      	b.n	8004fdc <__exponent+0x58>

08004ff8 <_printf_float>:
 8004ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ffc:	b08d      	sub	sp, #52	@ 0x34
 8004ffe:	460c      	mov	r4, r1
 8005000:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005004:	4616      	mov	r6, r2
 8005006:	461f      	mov	r7, r3
 8005008:	4605      	mov	r5, r0
 800500a:	f000 feef 	bl	8005dec <_localeconv_r>
 800500e:	6803      	ldr	r3, [r0, #0]
 8005010:	9304      	str	r3, [sp, #16]
 8005012:	4618      	mov	r0, r3
 8005014:	f7fb f92c 	bl	8000270 <strlen>
 8005018:	2300      	movs	r3, #0
 800501a:	930a      	str	r3, [sp, #40]	@ 0x28
 800501c:	f8d8 3000 	ldr.w	r3, [r8]
 8005020:	9005      	str	r0, [sp, #20]
 8005022:	3307      	adds	r3, #7
 8005024:	f023 0307 	bic.w	r3, r3, #7
 8005028:	f103 0208 	add.w	r2, r3, #8
 800502c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005030:	f8d4 b000 	ldr.w	fp, [r4]
 8005034:	f8c8 2000 	str.w	r2, [r8]
 8005038:	e9d3 8900 	ldrd	r8, r9, [r3]
 800503c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005040:	9307      	str	r3, [sp, #28]
 8005042:	f8cd 8018 	str.w	r8, [sp, #24]
 8005046:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800504a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800504e:	4b9c      	ldr	r3, [pc, #624]	@ (80052c0 <_printf_float+0x2c8>)
 8005050:	f04f 32ff 	mov.w	r2, #4294967295
 8005054:	f7fb fd6a 	bl	8000b2c <__aeabi_dcmpun>
 8005058:	bb70      	cbnz	r0, 80050b8 <_printf_float+0xc0>
 800505a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800505e:	4b98      	ldr	r3, [pc, #608]	@ (80052c0 <_printf_float+0x2c8>)
 8005060:	f04f 32ff 	mov.w	r2, #4294967295
 8005064:	f7fb fd44 	bl	8000af0 <__aeabi_dcmple>
 8005068:	bb30      	cbnz	r0, 80050b8 <_printf_float+0xc0>
 800506a:	2200      	movs	r2, #0
 800506c:	2300      	movs	r3, #0
 800506e:	4640      	mov	r0, r8
 8005070:	4649      	mov	r1, r9
 8005072:	f7fb fd33 	bl	8000adc <__aeabi_dcmplt>
 8005076:	b110      	cbz	r0, 800507e <_printf_float+0x86>
 8005078:	232d      	movs	r3, #45	@ 0x2d
 800507a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800507e:	4a91      	ldr	r2, [pc, #580]	@ (80052c4 <_printf_float+0x2cc>)
 8005080:	4b91      	ldr	r3, [pc, #580]	@ (80052c8 <_printf_float+0x2d0>)
 8005082:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005086:	bf94      	ite	ls
 8005088:	4690      	movls	r8, r2
 800508a:	4698      	movhi	r8, r3
 800508c:	2303      	movs	r3, #3
 800508e:	6123      	str	r3, [r4, #16]
 8005090:	f02b 0304 	bic.w	r3, fp, #4
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	f04f 0900 	mov.w	r9, #0
 800509a:	9700      	str	r7, [sp, #0]
 800509c:	4633      	mov	r3, r6
 800509e:	aa0b      	add	r2, sp, #44	@ 0x2c
 80050a0:	4621      	mov	r1, r4
 80050a2:	4628      	mov	r0, r5
 80050a4:	f000 f9d2 	bl	800544c <_printf_common>
 80050a8:	3001      	adds	r0, #1
 80050aa:	f040 808d 	bne.w	80051c8 <_printf_float+0x1d0>
 80050ae:	f04f 30ff 	mov.w	r0, #4294967295
 80050b2:	b00d      	add	sp, #52	@ 0x34
 80050b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050b8:	4642      	mov	r2, r8
 80050ba:	464b      	mov	r3, r9
 80050bc:	4640      	mov	r0, r8
 80050be:	4649      	mov	r1, r9
 80050c0:	f7fb fd34 	bl	8000b2c <__aeabi_dcmpun>
 80050c4:	b140      	cbz	r0, 80050d8 <_printf_float+0xe0>
 80050c6:	464b      	mov	r3, r9
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	bfbc      	itt	lt
 80050cc:	232d      	movlt	r3, #45	@ 0x2d
 80050ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80050d2:	4a7e      	ldr	r2, [pc, #504]	@ (80052cc <_printf_float+0x2d4>)
 80050d4:	4b7e      	ldr	r3, [pc, #504]	@ (80052d0 <_printf_float+0x2d8>)
 80050d6:	e7d4      	b.n	8005082 <_printf_float+0x8a>
 80050d8:	6863      	ldr	r3, [r4, #4]
 80050da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80050de:	9206      	str	r2, [sp, #24]
 80050e0:	1c5a      	adds	r2, r3, #1
 80050e2:	d13b      	bne.n	800515c <_printf_float+0x164>
 80050e4:	2306      	movs	r3, #6
 80050e6:	6063      	str	r3, [r4, #4]
 80050e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80050ec:	2300      	movs	r3, #0
 80050ee:	6022      	str	r2, [r4, #0]
 80050f0:	9303      	str	r3, [sp, #12]
 80050f2:	ab0a      	add	r3, sp, #40	@ 0x28
 80050f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80050f8:	ab09      	add	r3, sp, #36	@ 0x24
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	6861      	ldr	r1, [r4, #4]
 80050fe:	ec49 8b10 	vmov	d0, r8, r9
 8005102:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005106:	4628      	mov	r0, r5
 8005108:	f7ff fed7 	bl	8004eba <__cvt>
 800510c:	9b06      	ldr	r3, [sp, #24]
 800510e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005110:	2b47      	cmp	r3, #71	@ 0x47
 8005112:	4680      	mov	r8, r0
 8005114:	d129      	bne.n	800516a <_printf_float+0x172>
 8005116:	1cc8      	adds	r0, r1, #3
 8005118:	db02      	blt.n	8005120 <_printf_float+0x128>
 800511a:	6863      	ldr	r3, [r4, #4]
 800511c:	4299      	cmp	r1, r3
 800511e:	dd41      	ble.n	80051a4 <_printf_float+0x1ac>
 8005120:	f1aa 0a02 	sub.w	sl, sl, #2
 8005124:	fa5f fa8a 	uxtb.w	sl, sl
 8005128:	3901      	subs	r1, #1
 800512a:	4652      	mov	r2, sl
 800512c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005130:	9109      	str	r1, [sp, #36]	@ 0x24
 8005132:	f7ff ff27 	bl	8004f84 <__exponent>
 8005136:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005138:	1813      	adds	r3, r2, r0
 800513a:	2a01      	cmp	r2, #1
 800513c:	4681      	mov	r9, r0
 800513e:	6123      	str	r3, [r4, #16]
 8005140:	dc02      	bgt.n	8005148 <_printf_float+0x150>
 8005142:	6822      	ldr	r2, [r4, #0]
 8005144:	07d2      	lsls	r2, r2, #31
 8005146:	d501      	bpl.n	800514c <_printf_float+0x154>
 8005148:	3301      	adds	r3, #1
 800514a:	6123      	str	r3, [r4, #16]
 800514c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005150:	2b00      	cmp	r3, #0
 8005152:	d0a2      	beq.n	800509a <_printf_float+0xa2>
 8005154:	232d      	movs	r3, #45	@ 0x2d
 8005156:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800515a:	e79e      	b.n	800509a <_printf_float+0xa2>
 800515c:	9a06      	ldr	r2, [sp, #24]
 800515e:	2a47      	cmp	r2, #71	@ 0x47
 8005160:	d1c2      	bne.n	80050e8 <_printf_float+0xf0>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d1c0      	bne.n	80050e8 <_printf_float+0xf0>
 8005166:	2301      	movs	r3, #1
 8005168:	e7bd      	b.n	80050e6 <_printf_float+0xee>
 800516a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800516e:	d9db      	bls.n	8005128 <_printf_float+0x130>
 8005170:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005174:	d118      	bne.n	80051a8 <_printf_float+0x1b0>
 8005176:	2900      	cmp	r1, #0
 8005178:	6863      	ldr	r3, [r4, #4]
 800517a:	dd0b      	ble.n	8005194 <_printf_float+0x19c>
 800517c:	6121      	str	r1, [r4, #16]
 800517e:	b913      	cbnz	r3, 8005186 <_printf_float+0x18e>
 8005180:	6822      	ldr	r2, [r4, #0]
 8005182:	07d0      	lsls	r0, r2, #31
 8005184:	d502      	bpl.n	800518c <_printf_float+0x194>
 8005186:	3301      	adds	r3, #1
 8005188:	440b      	add	r3, r1
 800518a:	6123      	str	r3, [r4, #16]
 800518c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800518e:	f04f 0900 	mov.w	r9, #0
 8005192:	e7db      	b.n	800514c <_printf_float+0x154>
 8005194:	b913      	cbnz	r3, 800519c <_printf_float+0x1a4>
 8005196:	6822      	ldr	r2, [r4, #0]
 8005198:	07d2      	lsls	r2, r2, #31
 800519a:	d501      	bpl.n	80051a0 <_printf_float+0x1a8>
 800519c:	3302      	adds	r3, #2
 800519e:	e7f4      	b.n	800518a <_printf_float+0x192>
 80051a0:	2301      	movs	r3, #1
 80051a2:	e7f2      	b.n	800518a <_printf_float+0x192>
 80051a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80051a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80051aa:	4299      	cmp	r1, r3
 80051ac:	db05      	blt.n	80051ba <_printf_float+0x1c2>
 80051ae:	6823      	ldr	r3, [r4, #0]
 80051b0:	6121      	str	r1, [r4, #16]
 80051b2:	07d8      	lsls	r0, r3, #31
 80051b4:	d5ea      	bpl.n	800518c <_printf_float+0x194>
 80051b6:	1c4b      	adds	r3, r1, #1
 80051b8:	e7e7      	b.n	800518a <_printf_float+0x192>
 80051ba:	2900      	cmp	r1, #0
 80051bc:	bfd4      	ite	le
 80051be:	f1c1 0202 	rsble	r2, r1, #2
 80051c2:	2201      	movgt	r2, #1
 80051c4:	4413      	add	r3, r2
 80051c6:	e7e0      	b.n	800518a <_printf_float+0x192>
 80051c8:	6823      	ldr	r3, [r4, #0]
 80051ca:	055a      	lsls	r2, r3, #21
 80051cc:	d407      	bmi.n	80051de <_printf_float+0x1e6>
 80051ce:	6923      	ldr	r3, [r4, #16]
 80051d0:	4642      	mov	r2, r8
 80051d2:	4631      	mov	r1, r6
 80051d4:	4628      	mov	r0, r5
 80051d6:	47b8      	blx	r7
 80051d8:	3001      	adds	r0, #1
 80051da:	d12b      	bne.n	8005234 <_printf_float+0x23c>
 80051dc:	e767      	b.n	80050ae <_printf_float+0xb6>
 80051de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80051e2:	f240 80dd 	bls.w	80053a0 <_printf_float+0x3a8>
 80051e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80051ea:	2200      	movs	r2, #0
 80051ec:	2300      	movs	r3, #0
 80051ee:	f7fb fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	d033      	beq.n	800525e <_printf_float+0x266>
 80051f6:	4a37      	ldr	r2, [pc, #220]	@ (80052d4 <_printf_float+0x2dc>)
 80051f8:	2301      	movs	r3, #1
 80051fa:	4631      	mov	r1, r6
 80051fc:	4628      	mov	r0, r5
 80051fe:	47b8      	blx	r7
 8005200:	3001      	adds	r0, #1
 8005202:	f43f af54 	beq.w	80050ae <_printf_float+0xb6>
 8005206:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800520a:	4543      	cmp	r3, r8
 800520c:	db02      	blt.n	8005214 <_printf_float+0x21c>
 800520e:	6823      	ldr	r3, [r4, #0]
 8005210:	07d8      	lsls	r0, r3, #31
 8005212:	d50f      	bpl.n	8005234 <_printf_float+0x23c>
 8005214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005218:	4631      	mov	r1, r6
 800521a:	4628      	mov	r0, r5
 800521c:	47b8      	blx	r7
 800521e:	3001      	adds	r0, #1
 8005220:	f43f af45 	beq.w	80050ae <_printf_float+0xb6>
 8005224:	f04f 0900 	mov.w	r9, #0
 8005228:	f108 38ff 	add.w	r8, r8, #4294967295
 800522c:	f104 0a1a 	add.w	sl, r4, #26
 8005230:	45c8      	cmp	r8, r9
 8005232:	dc09      	bgt.n	8005248 <_printf_float+0x250>
 8005234:	6823      	ldr	r3, [r4, #0]
 8005236:	079b      	lsls	r3, r3, #30
 8005238:	f100 8103 	bmi.w	8005442 <_printf_float+0x44a>
 800523c:	68e0      	ldr	r0, [r4, #12]
 800523e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005240:	4298      	cmp	r0, r3
 8005242:	bfb8      	it	lt
 8005244:	4618      	movlt	r0, r3
 8005246:	e734      	b.n	80050b2 <_printf_float+0xba>
 8005248:	2301      	movs	r3, #1
 800524a:	4652      	mov	r2, sl
 800524c:	4631      	mov	r1, r6
 800524e:	4628      	mov	r0, r5
 8005250:	47b8      	blx	r7
 8005252:	3001      	adds	r0, #1
 8005254:	f43f af2b 	beq.w	80050ae <_printf_float+0xb6>
 8005258:	f109 0901 	add.w	r9, r9, #1
 800525c:	e7e8      	b.n	8005230 <_printf_float+0x238>
 800525e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005260:	2b00      	cmp	r3, #0
 8005262:	dc39      	bgt.n	80052d8 <_printf_float+0x2e0>
 8005264:	4a1b      	ldr	r2, [pc, #108]	@ (80052d4 <_printf_float+0x2dc>)
 8005266:	2301      	movs	r3, #1
 8005268:	4631      	mov	r1, r6
 800526a:	4628      	mov	r0, r5
 800526c:	47b8      	blx	r7
 800526e:	3001      	adds	r0, #1
 8005270:	f43f af1d 	beq.w	80050ae <_printf_float+0xb6>
 8005274:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005278:	ea59 0303 	orrs.w	r3, r9, r3
 800527c:	d102      	bne.n	8005284 <_printf_float+0x28c>
 800527e:	6823      	ldr	r3, [r4, #0]
 8005280:	07d9      	lsls	r1, r3, #31
 8005282:	d5d7      	bpl.n	8005234 <_printf_float+0x23c>
 8005284:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005288:	4631      	mov	r1, r6
 800528a:	4628      	mov	r0, r5
 800528c:	47b8      	blx	r7
 800528e:	3001      	adds	r0, #1
 8005290:	f43f af0d 	beq.w	80050ae <_printf_float+0xb6>
 8005294:	f04f 0a00 	mov.w	sl, #0
 8005298:	f104 0b1a 	add.w	fp, r4, #26
 800529c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800529e:	425b      	negs	r3, r3
 80052a0:	4553      	cmp	r3, sl
 80052a2:	dc01      	bgt.n	80052a8 <_printf_float+0x2b0>
 80052a4:	464b      	mov	r3, r9
 80052a6:	e793      	b.n	80051d0 <_printf_float+0x1d8>
 80052a8:	2301      	movs	r3, #1
 80052aa:	465a      	mov	r2, fp
 80052ac:	4631      	mov	r1, r6
 80052ae:	4628      	mov	r0, r5
 80052b0:	47b8      	blx	r7
 80052b2:	3001      	adds	r0, #1
 80052b4:	f43f aefb 	beq.w	80050ae <_printf_float+0xb6>
 80052b8:	f10a 0a01 	add.w	sl, sl, #1
 80052bc:	e7ee      	b.n	800529c <_printf_float+0x2a4>
 80052be:	bf00      	nop
 80052c0:	7fefffff 	.word	0x7fefffff
 80052c4:	0800960c 	.word	0x0800960c
 80052c8:	08009610 	.word	0x08009610
 80052cc:	08009614 	.word	0x08009614
 80052d0:	08009618 	.word	0x08009618
 80052d4:	0800961c 	.word	0x0800961c
 80052d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80052da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80052de:	4553      	cmp	r3, sl
 80052e0:	bfa8      	it	ge
 80052e2:	4653      	movge	r3, sl
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	4699      	mov	r9, r3
 80052e8:	dc36      	bgt.n	8005358 <_printf_float+0x360>
 80052ea:	f04f 0b00 	mov.w	fp, #0
 80052ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052f2:	f104 021a 	add.w	r2, r4, #26
 80052f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80052f8:	9306      	str	r3, [sp, #24]
 80052fa:	eba3 0309 	sub.w	r3, r3, r9
 80052fe:	455b      	cmp	r3, fp
 8005300:	dc31      	bgt.n	8005366 <_printf_float+0x36e>
 8005302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005304:	459a      	cmp	sl, r3
 8005306:	dc3a      	bgt.n	800537e <_printf_float+0x386>
 8005308:	6823      	ldr	r3, [r4, #0]
 800530a:	07da      	lsls	r2, r3, #31
 800530c:	d437      	bmi.n	800537e <_printf_float+0x386>
 800530e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005310:	ebaa 0903 	sub.w	r9, sl, r3
 8005314:	9b06      	ldr	r3, [sp, #24]
 8005316:	ebaa 0303 	sub.w	r3, sl, r3
 800531a:	4599      	cmp	r9, r3
 800531c:	bfa8      	it	ge
 800531e:	4699      	movge	r9, r3
 8005320:	f1b9 0f00 	cmp.w	r9, #0
 8005324:	dc33      	bgt.n	800538e <_printf_float+0x396>
 8005326:	f04f 0800 	mov.w	r8, #0
 800532a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800532e:	f104 0b1a 	add.w	fp, r4, #26
 8005332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005334:	ebaa 0303 	sub.w	r3, sl, r3
 8005338:	eba3 0309 	sub.w	r3, r3, r9
 800533c:	4543      	cmp	r3, r8
 800533e:	f77f af79 	ble.w	8005234 <_printf_float+0x23c>
 8005342:	2301      	movs	r3, #1
 8005344:	465a      	mov	r2, fp
 8005346:	4631      	mov	r1, r6
 8005348:	4628      	mov	r0, r5
 800534a:	47b8      	blx	r7
 800534c:	3001      	adds	r0, #1
 800534e:	f43f aeae 	beq.w	80050ae <_printf_float+0xb6>
 8005352:	f108 0801 	add.w	r8, r8, #1
 8005356:	e7ec      	b.n	8005332 <_printf_float+0x33a>
 8005358:	4642      	mov	r2, r8
 800535a:	4631      	mov	r1, r6
 800535c:	4628      	mov	r0, r5
 800535e:	47b8      	blx	r7
 8005360:	3001      	adds	r0, #1
 8005362:	d1c2      	bne.n	80052ea <_printf_float+0x2f2>
 8005364:	e6a3      	b.n	80050ae <_printf_float+0xb6>
 8005366:	2301      	movs	r3, #1
 8005368:	4631      	mov	r1, r6
 800536a:	4628      	mov	r0, r5
 800536c:	9206      	str	r2, [sp, #24]
 800536e:	47b8      	blx	r7
 8005370:	3001      	adds	r0, #1
 8005372:	f43f ae9c 	beq.w	80050ae <_printf_float+0xb6>
 8005376:	9a06      	ldr	r2, [sp, #24]
 8005378:	f10b 0b01 	add.w	fp, fp, #1
 800537c:	e7bb      	b.n	80052f6 <_printf_float+0x2fe>
 800537e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005382:	4631      	mov	r1, r6
 8005384:	4628      	mov	r0, r5
 8005386:	47b8      	blx	r7
 8005388:	3001      	adds	r0, #1
 800538a:	d1c0      	bne.n	800530e <_printf_float+0x316>
 800538c:	e68f      	b.n	80050ae <_printf_float+0xb6>
 800538e:	9a06      	ldr	r2, [sp, #24]
 8005390:	464b      	mov	r3, r9
 8005392:	4442      	add	r2, r8
 8005394:	4631      	mov	r1, r6
 8005396:	4628      	mov	r0, r5
 8005398:	47b8      	blx	r7
 800539a:	3001      	adds	r0, #1
 800539c:	d1c3      	bne.n	8005326 <_printf_float+0x32e>
 800539e:	e686      	b.n	80050ae <_printf_float+0xb6>
 80053a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80053a4:	f1ba 0f01 	cmp.w	sl, #1
 80053a8:	dc01      	bgt.n	80053ae <_printf_float+0x3b6>
 80053aa:	07db      	lsls	r3, r3, #31
 80053ac:	d536      	bpl.n	800541c <_printf_float+0x424>
 80053ae:	2301      	movs	r3, #1
 80053b0:	4642      	mov	r2, r8
 80053b2:	4631      	mov	r1, r6
 80053b4:	4628      	mov	r0, r5
 80053b6:	47b8      	blx	r7
 80053b8:	3001      	adds	r0, #1
 80053ba:	f43f ae78 	beq.w	80050ae <_printf_float+0xb6>
 80053be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053c2:	4631      	mov	r1, r6
 80053c4:	4628      	mov	r0, r5
 80053c6:	47b8      	blx	r7
 80053c8:	3001      	adds	r0, #1
 80053ca:	f43f ae70 	beq.w	80050ae <_printf_float+0xb6>
 80053ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80053d2:	2200      	movs	r2, #0
 80053d4:	2300      	movs	r3, #0
 80053d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053da:	f7fb fb75 	bl	8000ac8 <__aeabi_dcmpeq>
 80053de:	b9c0      	cbnz	r0, 8005412 <_printf_float+0x41a>
 80053e0:	4653      	mov	r3, sl
 80053e2:	f108 0201 	add.w	r2, r8, #1
 80053e6:	4631      	mov	r1, r6
 80053e8:	4628      	mov	r0, r5
 80053ea:	47b8      	blx	r7
 80053ec:	3001      	adds	r0, #1
 80053ee:	d10c      	bne.n	800540a <_printf_float+0x412>
 80053f0:	e65d      	b.n	80050ae <_printf_float+0xb6>
 80053f2:	2301      	movs	r3, #1
 80053f4:	465a      	mov	r2, fp
 80053f6:	4631      	mov	r1, r6
 80053f8:	4628      	mov	r0, r5
 80053fa:	47b8      	blx	r7
 80053fc:	3001      	adds	r0, #1
 80053fe:	f43f ae56 	beq.w	80050ae <_printf_float+0xb6>
 8005402:	f108 0801 	add.w	r8, r8, #1
 8005406:	45d0      	cmp	r8, sl
 8005408:	dbf3      	blt.n	80053f2 <_printf_float+0x3fa>
 800540a:	464b      	mov	r3, r9
 800540c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005410:	e6df      	b.n	80051d2 <_printf_float+0x1da>
 8005412:	f04f 0800 	mov.w	r8, #0
 8005416:	f104 0b1a 	add.w	fp, r4, #26
 800541a:	e7f4      	b.n	8005406 <_printf_float+0x40e>
 800541c:	2301      	movs	r3, #1
 800541e:	4642      	mov	r2, r8
 8005420:	e7e1      	b.n	80053e6 <_printf_float+0x3ee>
 8005422:	2301      	movs	r3, #1
 8005424:	464a      	mov	r2, r9
 8005426:	4631      	mov	r1, r6
 8005428:	4628      	mov	r0, r5
 800542a:	47b8      	blx	r7
 800542c:	3001      	adds	r0, #1
 800542e:	f43f ae3e 	beq.w	80050ae <_printf_float+0xb6>
 8005432:	f108 0801 	add.w	r8, r8, #1
 8005436:	68e3      	ldr	r3, [r4, #12]
 8005438:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800543a:	1a5b      	subs	r3, r3, r1
 800543c:	4543      	cmp	r3, r8
 800543e:	dcf0      	bgt.n	8005422 <_printf_float+0x42a>
 8005440:	e6fc      	b.n	800523c <_printf_float+0x244>
 8005442:	f04f 0800 	mov.w	r8, #0
 8005446:	f104 0919 	add.w	r9, r4, #25
 800544a:	e7f4      	b.n	8005436 <_printf_float+0x43e>

0800544c <_printf_common>:
 800544c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005450:	4616      	mov	r6, r2
 8005452:	4698      	mov	r8, r3
 8005454:	688a      	ldr	r2, [r1, #8]
 8005456:	690b      	ldr	r3, [r1, #16]
 8005458:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800545c:	4293      	cmp	r3, r2
 800545e:	bfb8      	it	lt
 8005460:	4613      	movlt	r3, r2
 8005462:	6033      	str	r3, [r6, #0]
 8005464:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005468:	4607      	mov	r7, r0
 800546a:	460c      	mov	r4, r1
 800546c:	b10a      	cbz	r2, 8005472 <_printf_common+0x26>
 800546e:	3301      	adds	r3, #1
 8005470:	6033      	str	r3, [r6, #0]
 8005472:	6823      	ldr	r3, [r4, #0]
 8005474:	0699      	lsls	r1, r3, #26
 8005476:	bf42      	ittt	mi
 8005478:	6833      	ldrmi	r3, [r6, #0]
 800547a:	3302      	addmi	r3, #2
 800547c:	6033      	strmi	r3, [r6, #0]
 800547e:	6825      	ldr	r5, [r4, #0]
 8005480:	f015 0506 	ands.w	r5, r5, #6
 8005484:	d106      	bne.n	8005494 <_printf_common+0x48>
 8005486:	f104 0a19 	add.w	sl, r4, #25
 800548a:	68e3      	ldr	r3, [r4, #12]
 800548c:	6832      	ldr	r2, [r6, #0]
 800548e:	1a9b      	subs	r3, r3, r2
 8005490:	42ab      	cmp	r3, r5
 8005492:	dc26      	bgt.n	80054e2 <_printf_common+0x96>
 8005494:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005498:	6822      	ldr	r2, [r4, #0]
 800549a:	3b00      	subs	r3, #0
 800549c:	bf18      	it	ne
 800549e:	2301      	movne	r3, #1
 80054a0:	0692      	lsls	r2, r2, #26
 80054a2:	d42b      	bmi.n	80054fc <_printf_common+0xb0>
 80054a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80054a8:	4641      	mov	r1, r8
 80054aa:	4638      	mov	r0, r7
 80054ac:	47c8      	blx	r9
 80054ae:	3001      	adds	r0, #1
 80054b0:	d01e      	beq.n	80054f0 <_printf_common+0xa4>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	6922      	ldr	r2, [r4, #16]
 80054b6:	f003 0306 	and.w	r3, r3, #6
 80054ba:	2b04      	cmp	r3, #4
 80054bc:	bf02      	ittt	eq
 80054be:	68e5      	ldreq	r5, [r4, #12]
 80054c0:	6833      	ldreq	r3, [r6, #0]
 80054c2:	1aed      	subeq	r5, r5, r3
 80054c4:	68a3      	ldr	r3, [r4, #8]
 80054c6:	bf0c      	ite	eq
 80054c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054cc:	2500      	movne	r5, #0
 80054ce:	4293      	cmp	r3, r2
 80054d0:	bfc4      	itt	gt
 80054d2:	1a9b      	subgt	r3, r3, r2
 80054d4:	18ed      	addgt	r5, r5, r3
 80054d6:	2600      	movs	r6, #0
 80054d8:	341a      	adds	r4, #26
 80054da:	42b5      	cmp	r5, r6
 80054dc:	d11a      	bne.n	8005514 <_printf_common+0xc8>
 80054de:	2000      	movs	r0, #0
 80054e0:	e008      	b.n	80054f4 <_printf_common+0xa8>
 80054e2:	2301      	movs	r3, #1
 80054e4:	4652      	mov	r2, sl
 80054e6:	4641      	mov	r1, r8
 80054e8:	4638      	mov	r0, r7
 80054ea:	47c8      	blx	r9
 80054ec:	3001      	adds	r0, #1
 80054ee:	d103      	bne.n	80054f8 <_printf_common+0xac>
 80054f0:	f04f 30ff 	mov.w	r0, #4294967295
 80054f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f8:	3501      	adds	r5, #1
 80054fa:	e7c6      	b.n	800548a <_printf_common+0x3e>
 80054fc:	18e1      	adds	r1, r4, r3
 80054fe:	1c5a      	adds	r2, r3, #1
 8005500:	2030      	movs	r0, #48	@ 0x30
 8005502:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005506:	4422      	add	r2, r4
 8005508:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800550c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005510:	3302      	adds	r3, #2
 8005512:	e7c7      	b.n	80054a4 <_printf_common+0x58>
 8005514:	2301      	movs	r3, #1
 8005516:	4622      	mov	r2, r4
 8005518:	4641      	mov	r1, r8
 800551a:	4638      	mov	r0, r7
 800551c:	47c8      	blx	r9
 800551e:	3001      	adds	r0, #1
 8005520:	d0e6      	beq.n	80054f0 <_printf_common+0xa4>
 8005522:	3601      	adds	r6, #1
 8005524:	e7d9      	b.n	80054da <_printf_common+0x8e>
	...

08005528 <_printf_i>:
 8005528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800552c:	7e0f      	ldrb	r7, [r1, #24]
 800552e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005530:	2f78      	cmp	r7, #120	@ 0x78
 8005532:	4691      	mov	r9, r2
 8005534:	4680      	mov	r8, r0
 8005536:	460c      	mov	r4, r1
 8005538:	469a      	mov	sl, r3
 800553a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800553e:	d807      	bhi.n	8005550 <_printf_i+0x28>
 8005540:	2f62      	cmp	r7, #98	@ 0x62
 8005542:	d80a      	bhi.n	800555a <_printf_i+0x32>
 8005544:	2f00      	cmp	r7, #0
 8005546:	f000 80d2 	beq.w	80056ee <_printf_i+0x1c6>
 800554a:	2f58      	cmp	r7, #88	@ 0x58
 800554c:	f000 80b9 	beq.w	80056c2 <_printf_i+0x19a>
 8005550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005554:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005558:	e03a      	b.n	80055d0 <_printf_i+0xa8>
 800555a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800555e:	2b15      	cmp	r3, #21
 8005560:	d8f6      	bhi.n	8005550 <_printf_i+0x28>
 8005562:	a101      	add	r1, pc, #4	@ (adr r1, 8005568 <_printf_i+0x40>)
 8005564:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005568:	080055c1 	.word	0x080055c1
 800556c:	080055d5 	.word	0x080055d5
 8005570:	08005551 	.word	0x08005551
 8005574:	08005551 	.word	0x08005551
 8005578:	08005551 	.word	0x08005551
 800557c:	08005551 	.word	0x08005551
 8005580:	080055d5 	.word	0x080055d5
 8005584:	08005551 	.word	0x08005551
 8005588:	08005551 	.word	0x08005551
 800558c:	08005551 	.word	0x08005551
 8005590:	08005551 	.word	0x08005551
 8005594:	080056d5 	.word	0x080056d5
 8005598:	080055ff 	.word	0x080055ff
 800559c:	0800568f 	.word	0x0800568f
 80055a0:	08005551 	.word	0x08005551
 80055a4:	08005551 	.word	0x08005551
 80055a8:	080056f7 	.word	0x080056f7
 80055ac:	08005551 	.word	0x08005551
 80055b0:	080055ff 	.word	0x080055ff
 80055b4:	08005551 	.word	0x08005551
 80055b8:	08005551 	.word	0x08005551
 80055bc:	08005697 	.word	0x08005697
 80055c0:	6833      	ldr	r3, [r6, #0]
 80055c2:	1d1a      	adds	r2, r3, #4
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6032      	str	r2, [r6, #0]
 80055c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80055d0:	2301      	movs	r3, #1
 80055d2:	e09d      	b.n	8005710 <_printf_i+0x1e8>
 80055d4:	6833      	ldr	r3, [r6, #0]
 80055d6:	6820      	ldr	r0, [r4, #0]
 80055d8:	1d19      	adds	r1, r3, #4
 80055da:	6031      	str	r1, [r6, #0]
 80055dc:	0606      	lsls	r6, r0, #24
 80055de:	d501      	bpl.n	80055e4 <_printf_i+0xbc>
 80055e0:	681d      	ldr	r5, [r3, #0]
 80055e2:	e003      	b.n	80055ec <_printf_i+0xc4>
 80055e4:	0645      	lsls	r5, r0, #25
 80055e6:	d5fb      	bpl.n	80055e0 <_printf_i+0xb8>
 80055e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80055ec:	2d00      	cmp	r5, #0
 80055ee:	da03      	bge.n	80055f8 <_printf_i+0xd0>
 80055f0:	232d      	movs	r3, #45	@ 0x2d
 80055f2:	426d      	negs	r5, r5
 80055f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055f8:	4859      	ldr	r0, [pc, #356]	@ (8005760 <_printf_i+0x238>)
 80055fa:	230a      	movs	r3, #10
 80055fc:	e011      	b.n	8005622 <_printf_i+0xfa>
 80055fe:	6821      	ldr	r1, [r4, #0]
 8005600:	6833      	ldr	r3, [r6, #0]
 8005602:	0608      	lsls	r0, r1, #24
 8005604:	f853 5b04 	ldr.w	r5, [r3], #4
 8005608:	d402      	bmi.n	8005610 <_printf_i+0xe8>
 800560a:	0649      	lsls	r1, r1, #25
 800560c:	bf48      	it	mi
 800560e:	b2ad      	uxthmi	r5, r5
 8005610:	2f6f      	cmp	r7, #111	@ 0x6f
 8005612:	4853      	ldr	r0, [pc, #332]	@ (8005760 <_printf_i+0x238>)
 8005614:	6033      	str	r3, [r6, #0]
 8005616:	bf14      	ite	ne
 8005618:	230a      	movne	r3, #10
 800561a:	2308      	moveq	r3, #8
 800561c:	2100      	movs	r1, #0
 800561e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005622:	6866      	ldr	r6, [r4, #4]
 8005624:	60a6      	str	r6, [r4, #8]
 8005626:	2e00      	cmp	r6, #0
 8005628:	bfa2      	ittt	ge
 800562a:	6821      	ldrge	r1, [r4, #0]
 800562c:	f021 0104 	bicge.w	r1, r1, #4
 8005630:	6021      	strge	r1, [r4, #0]
 8005632:	b90d      	cbnz	r5, 8005638 <_printf_i+0x110>
 8005634:	2e00      	cmp	r6, #0
 8005636:	d04b      	beq.n	80056d0 <_printf_i+0x1a8>
 8005638:	4616      	mov	r6, r2
 800563a:	fbb5 f1f3 	udiv	r1, r5, r3
 800563e:	fb03 5711 	mls	r7, r3, r1, r5
 8005642:	5dc7      	ldrb	r7, [r0, r7]
 8005644:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005648:	462f      	mov	r7, r5
 800564a:	42bb      	cmp	r3, r7
 800564c:	460d      	mov	r5, r1
 800564e:	d9f4      	bls.n	800563a <_printf_i+0x112>
 8005650:	2b08      	cmp	r3, #8
 8005652:	d10b      	bne.n	800566c <_printf_i+0x144>
 8005654:	6823      	ldr	r3, [r4, #0]
 8005656:	07df      	lsls	r7, r3, #31
 8005658:	d508      	bpl.n	800566c <_printf_i+0x144>
 800565a:	6923      	ldr	r3, [r4, #16]
 800565c:	6861      	ldr	r1, [r4, #4]
 800565e:	4299      	cmp	r1, r3
 8005660:	bfde      	ittt	le
 8005662:	2330      	movle	r3, #48	@ 0x30
 8005664:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005668:	f106 36ff 	addle.w	r6, r6, #4294967295
 800566c:	1b92      	subs	r2, r2, r6
 800566e:	6122      	str	r2, [r4, #16]
 8005670:	f8cd a000 	str.w	sl, [sp]
 8005674:	464b      	mov	r3, r9
 8005676:	aa03      	add	r2, sp, #12
 8005678:	4621      	mov	r1, r4
 800567a:	4640      	mov	r0, r8
 800567c:	f7ff fee6 	bl	800544c <_printf_common>
 8005680:	3001      	adds	r0, #1
 8005682:	d14a      	bne.n	800571a <_printf_i+0x1f2>
 8005684:	f04f 30ff 	mov.w	r0, #4294967295
 8005688:	b004      	add	sp, #16
 800568a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	f043 0320 	orr.w	r3, r3, #32
 8005694:	6023      	str	r3, [r4, #0]
 8005696:	4833      	ldr	r0, [pc, #204]	@ (8005764 <_printf_i+0x23c>)
 8005698:	2778      	movs	r7, #120	@ 0x78
 800569a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	6831      	ldr	r1, [r6, #0]
 80056a2:	061f      	lsls	r7, r3, #24
 80056a4:	f851 5b04 	ldr.w	r5, [r1], #4
 80056a8:	d402      	bmi.n	80056b0 <_printf_i+0x188>
 80056aa:	065f      	lsls	r7, r3, #25
 80056ac:	bf48      	it	mi
 80056ae:	b2ad      	uxthmi	r5, r5
 80056b0:	6031      	str	r1, [r6, #0]
 80056b2:	07d9      	lsls	r1, r3, #31
 80056b4:	bf44      	itt	mi
 80056b6:	f043 0320 	orrmi.w	r3, r3, #32
 80056ba:	6023      	strmi	r3, [r4, #0]
 80056bc:	b11d      	cbz	r5, 80056c6 <_printf_i+0x19e>
 80056be:	2310      	movs	r3, #16
 80056c0:	e7ac      	b.n	800561c <_printf_i+0xf4>
 80056c2:	4827      	ldr	r0, [pc, #156]	@ (8005760 <_printf_i+0x238>)
 80056c4:	e7e9      	b.n	800569a <_printf_i+0x172>
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	f023 0320 	bic.w	r3, r3, #32
 80056cc:	6023      	str	r3, [r4, #0]
 80056ce:	e7f6      	b.n	80056be <_printf_i+0x196>
 80056d0:	4616      	mov	r6, r2
 80056d2:	e7bd      	b.n	8005650 <_printf_i+0x128>
 80056d4:	6833      	ldr	r3, [r6, #0]
 80056d6:	6825      	ldr	r5, [r4, #0]
 80056d8:	6961      	ldr	r1, [r4, #20]
 80056da:	1d18      	adds	r0, r3, #4
 80056dc:	6030      	str	r0, [r6, #0]
 80056de:	062e      	lsls	r6, r5, #24
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	d501      	bpl.n	80056e8 <_printf_i+0x1c0>
 80056e4:	6019      	str	r1, [r3, #0]
 80056e6:	e002      	b.n	80056ee <_printf_i+0x1c6>
 80056e8:	0668      	lsls	r0, r5, #25
 80056ea:	d5fb      	bpl.n	80056e4 <_printf_i+0x1bc>
 80056ec:	8019      	strh	r1, [r3, #0]
 80056ee:	2300      	movs	r3, #0
 80056f0:	6123      	str	r3, [r4, #16]
 80056f2:	4616      	mov	r6, r2
 80056f4:	e7bc      	b.n	8005670 <_printf_i+0x148>
 80056f6:	6833      	ldr	r3, [r6, #0]
 80056f8:	1d1a      	adds	r2, r3, #4
 80056fa:	6032      	str	r2, [r6, #0]
 80056fc:	681e      	ldr	r6, [r3, #0]
 80056fe:	6862      	ldr	r2, [r4, #4]
 8005700:	2100      	movs	r1, #0
 8005702:	4630      	mov	r0, r6
 8005704:	f7fa fd64 	bl	80001d0 <memchr>
 8005708:	b108      	cbz	r0, 800570e <_printf_i+0x1e6>
 800570a:	1b80      	subs	r0, r0, r6
 800570c:	6060      	str	r0, [r4, #4]
 800570e:	6863      	ldr	r3, [r4, #4]
 8005710:	6123      	str	r3, [r4, #16]
 8005712:	2300      	movs	r3, #0
 8005714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005718:	e7aa      	b.n	8005670 <_printf_i+0x148>
 800571a:	6923      	ldr	r3, [r4, #16]
 800571c:	4632      	mov	r2, r6
 800571e:	4649      	mov	r1, r9
 8005720:	4640      	mov	r0, r8
 8005722:	47d0      	blx	sl
 8005724:	3001      	adds	r0, #1
 8005726:	d0ad      	beq.n	8005684 <_printf_i+0x15c>
 8005728:	6823      	ldr	r3, [r4, #0]
 800572a:	079b      	lsls	r3, r3, #30
 800572c:	d413      	bmi.n	8005756 <_printf_i+0x22e>
 800572e:	68e0      	ldr	r0, [r4, #12]
 8005730:	9b03      	ldr	r3, [sp, #12]
 8005732:	4298      	cmp	r0, r3
 8005734:	bfb8      	it	lt
 8005736:	4618      	movlt	r0, r3
 8005738:	e7a6      	b.n	8005688 <_printf_i+0x160>
 800573a:	2301      	movs	r3, #1
 800573c:	4632      	mov	r2, r6
 800573e:	4649      	mov	r1, r9
 8005740:	4640      	mov	r0, r8
 8005742:	47d0      	blx	sl
 8005744:	3001      	adds	r0, #1
 8005746:	d09d      	beq.n	8005684 <_printf_i+0x15c>
 8005748:	3501      	adds	r5, #1
 800574a:	68e3      	ldr	r3, [r4, #12]
 800574c:	9903      	ldr	r1, [sp, #12]
 800574e:	1a5b      	subs	r3, r3, r1
 8005750:	42ab      	cmp	r3, r5
 8005752:	dcf2      	bgt.n	800573a <_printf_i+0x212>
 8005754:	e7eb      	b.n	800572e <_printf_i+0x206>
 8005756:	2500      	movs	r5, #0
 8005758:	f104 0619 	add.w	r6, r4, #25
 800575c:	e7f5      	b.n	800574a <_printf_i+0x222>
 800575e:	bf00      	nop
 8005760:	0800961e 	.word	0x0800961e
 8005764:	0800962f 	.word	0x0800962f

08005768 <_scanf_float>:
 8005768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576c:	b087      	sub	sp, #28
 800576e:	4617      	mov	r7, r2
 8005770:	9303      	str	r3, [sp, #12]
 8005772:	688b      	ldr	r3, [r1, #8]
 8005774:	1e5a      	subs	r2, r3, #1
 8005776:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800577a:	bf81      	itttt	hi
 800577c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005780:	eb03 0b05 	addhi.w	fp, r3, r5
 8005784:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005788:	608b      	strhi	r3, [r1, #8]
 800578a:	680b      	ldr	r3, [r1, #0]
 800578c:	460a      	mov	r2, r1
 800578e:	f04f 0500 	mov.w	r5, #0
 8005792:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005796:	f842 3b1c 	str.w	r3, [r2], #28
 800579a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800579e:	4680      	mov	r8, r0
 80057a0:	460c      	mov	r4, r1
 80057a2:	bf98      	it	ls
 80057a4:	f04f 0b00 	movls.w	fp, #0
 80057a8:	9201      	str	r2, [sp, #4]
 80057aa:	4616      	mov	r6, r2
 80057ac:	46aa      	mov	sl, r5
 80057ae:	46a9      	mov	r9, r5
 80057b0:	9502      	str	r5, [sp, #8]
 80057b2:	68a2      	ldr	r2, [r4, #8]
 80057b4:	b152      	cbz	r2, 80057cc <_scanf_float+0x64>
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	2b4e      	cmp	r3, #78	@ 0x4e
 80057bc:	d864      	bhi.n	8005888 <_scanf_float+0x120>
 80057be:	2b40      	cmp	r3, #64	@ 0x40
 80057c0:	d83c      	bhi.n	800583c <_scanf_float+0xd4>
 80057c2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80057c6:	b2c8      	uxtb	r0, r1
 80057c8:	280e      	cmp	r0, #14
 80057ca:	d93a      	bls.n	8005842 <_scanf_float+0xda>
 80057cc:	f1b9 0f00 	cmp.w	r9, #0
 80057d0:	d003      	beq.n	80057da <_scanf_float+0x72>
 80057d2:	6823      	ldr	r3, [r4, #0]
 80057d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057d8:	6023      	str	r3, [r4, #0]
 80057da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057de:	f1ba 0f01 	cmp.w	sl, #1
 80057e2:	f200 8117 	bhi.w	8005a14 <_scanf_float+0x2ac>
 80057e6:	9b01      	ldr	r3, [sp, #4]
 80057e8:	429e      	cmp	r6, r3
 80057ea:	f200 8108 	bhi.w	80059fe <_scanf_float+0x296>
 80057ee:	2001      	movs	r0, #1
 80057f0:	b007      	add	sp, #28
 80057f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057f6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80057fa:	2a0d      	cmp	r2, #13
 80057fc:	d8e6      	bhi.n	80057cc <_scanf_float+0x64>
 80057fe:	a101      	add	r1, pc, #4	@ (adr r1, 8005804 <_scanf_float+0x9c>)
 8005800:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005804:	0800594b 	.word	0x0800594b
 8005808:	080057cd 	.word	0x080057cd
 800580c:	080057cd 	.word	0x080057cd
 8005810:	080057cd 	.word	0x080057cd
 8005814:	080059ab 	.word	0x080059ab
 8005818:	08005983 	.word	0x08005983
 800581c:	080057cd 	.word	0x080057cd
 8005820:	080057cd 	.word	0x080057cd
 8005824:	08005959 	.word	0x08005959
 8005828:	080057cd 	.word	0x080057cd
 800582c:	080057cd 	.word	0x080057cd
 8005830:	080057cd 	.word	0x080057cd
 8005834:	080057cd 	.word	0x080057cd
 8005838:	08005911 	.word	0x08005911
 800583c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005840:	e7db      	b.n	80057fa <_scanf_float+0x92>
 8005842:	290e      	cmp	r1, #14
 8005844:	d8c2      	bhi.n	80057cc <_scanf_float+0x64>
 8005846:	a001      	add	r0, pc, #4	@ (adr r0, 800584c <_scanf_float+0xe4>)
 8005848:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800584c:	08005901 	.word	0x08005901
 8005850:	080057cd 	.word	0x080057cd
 8005854:	08005901 	.word	0x08005901
 8005858:	08005997 	.word	0x08005997
 800585c:	080057cd 	.word	0x080057cd
 8005860:	080058a9 	.word	0x080058a9
 8005864:	080058e7 	.word	0x080058e7
 8005868:	080058e7 	.word	0x080058e7
 800586c:	080058e7 	.word	0x080058e7
 8005870:	080058e7 	.word	0x080058e7
 8005874:	080058e7 	.word	0x080058e7
 8005878:	080058e7 	.word	0x080058e7
 800587c:	080058e7 	.word	0x080058e7
 8005880:	080058e7 	.word	0x080058e7
 8005884:	080058e7 	.word	0x080058e7
 8005888:	2b6e      	cmp	r3, #110	@ 0x6e
 800588a:	d809      	bhi.n	80058a0 <_scanf_float+0x138>
 800588c:	2b60      	cmp	r3, #96	@ 0x60
 800588e:	d8b2      	bhi.n	80057f6 <_scanf_float+0x8e>
 8005890:	2b54      	cmp	r3, #84	@ 0x54
 8005892:	d07b      	beq.n	800598c <_scanf_float+0x224>
 8005894:	2b59      	cmp	r3, #89	@ 0x59
 8005896:	d199      	bne.n	80057cc <_scanf_float+0x64>
 8005898:	2d07      	cmp	r5, #7
 800589a:	d197      	bne.n	80057cc <_scanf_float+0x64>
 800589c:	2508      	movs	r5, #8
 800589e:	e02c      	b.n	80058fa <_scanf_float+0x192>
 80058a0:	2b74      	cmp	r3, #116	@ 0x74
 80058a2:	d073      	beq.n	800598c <_scanf_float+0x224>
 80058a4:	2b79      	cmp	r3, #121	@ 0x79
 80058a6:	e7f6      	b.n	8005896 <_scanf_float+0x12e>
 80058a8:	6821      	ldr	r1, [r4, #0]
 80058aa:	05c8      	lsls	r0, r1, #23
 80058ac:	d51b      	bpl.n	80058e6 <_scanf_float+0x17e>
 80058ae:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80058b2:	6021      	str	r1, [r4, #0]
 80058b4:	f109 0901 	add.w	r9, r9, #1
 80058b8:	f1bb 0f00 	cmp.w	fp, #0
 80058bc:	d003      	beq.n	80058c6 <_scanf_float+0x15e>
 80058be:	3201      	adds	r2, #1
 80058c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80058c4:	60a2      	str	r2, [r4, #8]
 80058c6:	68a3      	ldr	r3, [r4, #8]
 80058c8:	3b01      	subs	r3, #1
 80058ca:	60a3      	str	r3, [r4, #8]
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	3301      	adds	r3, #1
 80058d0:	6123      	str	r3, [r4, #16]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	3b01      	subs	r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	607b      	str	r3, [r7, #4]
 80058da:	f340 8087 	ble.w	80059ec <_scanf_float+0x284>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	3301      	adds	r3, #1
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	e765      	b.n	80057b2 <_scanf_float+0x4a>
 80058e6:	eb1a 0105 	adds.w	r1, sl, r5
 80058ea:	f47f af6f 	bne.w	80057cc <_scanf_float+0x64>
 80058ee:	6822      	ldr	r2, [r4, #0]
 80058f0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80058f4:	6022      	str	r2, [r4, #0]
 80058f6:	460d      	mov	r5, r1
 80058f8:	468a      	mov	sl, r1
 80058fa:	f806 3b01 	strb.w	r3, [r6], #1
 80058fe:	e7e2      	b.n	80058c6 <_scanf_float+0x15e>
 8005900:	6822      	ldr	r2, [r4, #0]
 8005902:	0610      	lsls	r0, r2, #24
 8005904:	f57f af62 	bpl.w	80057cc <_scanf_float+0x64>
 8005908:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800590c:	6022      	str	r2, [r4, #0]
 800590e:	e7f4      	b.n	80058fa <_scanf_float+0x192>
 8005910:	f1ba 0f00 	cmp.w	sl, #0
 8005914:	d10e      	bne.n	8005934 <_scanf_float+0x1cc>
 8005916:	f1b9 0f00 	cmp.w	r9, #0
 800591a:	d10e      	bne.n	800593a <_scanf_float+0x1d2>
 800591c:	6822      	ldr	r2, [r4, #0]
 800591e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005922:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005926:	d108      	bne.n	800593a <_scanf_float+0x1d2>
 8005928:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800592c:	6022      	str	r2, [r4, #0]
 800592e:	f04f 0a01 	mov.w	sl, #1
 8005932:	e7e2      	b.n	80058fa <_scanf_float+0x192>
 8005934:	f1ba 0f02 	cmp.w	sl, #2
 8005938:	d055      	beq.n	80059e6 <_scanf_float+0x27e>
 800593a:	2d01      	cmp	r5, #1
 800593c:	d002      	beq.n	8005944 <_scanf_float+0x1dc>
 800593e:	2d04      	cmp	r5, #4
 8005940:	f47f af44 	bne.w	80057cc <_scanf_float+0x64>
 8005944:	3501      	adds	r5, #1
 8005946:	b2ed      	uxtb	r5, r5
 8005948:	e7d7      	b.n	80058fa <_scanf_float+0x192>
 800594a:	f1ba 0f01 	cmp.w	sl, #1
 800594e:	f47f af3d 	bne.w	80057cc <_scanf_float+0x64>
 8005952:	f04f 0a02 	mov.w	sl, #2
 8005956:	e7d0      	b.n	80058fa <_scanf_float+0x192>
 8005958:	b97d      	cbnz	r5, 800597a <_scanf_float+0x212>
 800595a:	f1b9 0f00 	cmp.w	r9, #0
 800595e:	f47f af38 	bne.w	80057d2 <_scanf_float+0x6a>
 8005962:	6822      	ldr	r2, [r4, #0]
 8005964:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005968:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800596c:	f040 8108 	bne.w	8005b80 <_scanf_float+0x418>
 8005970:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005974:	6022      	str	r2, [r4, #0]
 8005976:	2501      	movs	r5, #1
 8005978:	e7bf      	b.n	80058fa <_scanf_float+0x192>
 800597a:	2d03      	cmp	r5, #3
 800597c:	d0e2      	beq.n	8005944 <_scanf_float+0x1dc>
 800597e:	2d05      	cmp	r5, #5
 8005980:	e7de      	b.n	8005940 <_scanf_float+0x1d8>
 8005982:	2d02      	cmp	r5, #2
 8005984:	f47f af22 	bne.w	80057cc <_scanf_float+0x64>
 8005988:	2503      	movs	r5, #3
 800598a:	e7b6      	b.n	80058fa <_scanf_float+0x192>
 800598c:	2d06      	cmp	r5, #6
 800598e:	f47f af1d 	bne.w	80057cc <_scanf_float+0x64>
 8005992:	2507      	movs	r5, #7
 8005994:	e7b1      	b.n	80058fa <_scanf_float+0x192>
 8005996:	6822      	ldr	r2, [r4, #0]
 8005998:	0591      	lsls	r1, r2, #22
 800599a:	f57f af17 	bpl.w	80057cc <_scanf_float+0x64>
 800599e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80059a2:	6022      	str	r2, [r4, #0]
 80059a4:	f8cd 9008 	str.w	r9, [sp, #8]
 80059a8:	e7a7      	b.n	80058fa <_scanf_float+0x192>
 80059aa:	6822      	ldr	r2, [r4, #0]
 80059ac:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80059b0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80059b4:	d006      	beq.n	80059c4 <_scanf_float+0x25c>
 80059b6:	0550      	lsls	r0, r2, #21
 80059b8:	f57f af08 	bpl.w	80057cc <_scanf_float+0x64>
 80059bc:	f1b9 0f00 	cmp.w	r9, #0
 80059c0:	f000 80de 	beq.w	8005b80 <_scanf_float+0x418>
 80059c4:	0591      	lsls	r1, r2, #22
 80059c6:	bf58      	it	pl
 80059c8:	9902      	ldrpl	r1, [sp, #8]
 80059ca:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80059ce:	bf58      	it	pl
 80059d0:	eba9 0101 	subpl.w	r1, r9, r1
 80059d4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80059d8:	bf58      	it	pl
 80059da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80059de:	6022      	str	r2, [r4, #0]
 80059e0:	f04f 0900 	mov.w	r9, #0
 80059e4:	e789      	b.n	80058fa <_scanf_float+0x192>
 80059e6:	f04f 0a03 	mov.w	sl, #3
 80059ea:	e786      	b.n	80058fa <_scanf_float+0x192>
 80059ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80059f0:	4639      	mov	r1, r7
 80059f2:	4640      	mov	r0, r8
 80059f4:	4798      	blx	r3
 80059f6:	2800      	cmp	r0, #0
 80059f8:	f43f aedb 	beq.w	80057b2 <_scanf_float+0x4a>
 80059fc:	e6e6      	b.n	80057cc <_scanf_float+0x64>
 80059fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005a02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a06:	463a      	mov	r2, r7
 8005a08:	4640      	mov	r0, r8
 8005a0a:	4798      	blx	r3
 8005a0c:	6923      	ldr	r3, [r4, #16]
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	6123      	str	r3, [r4, #16]
 8005a12:	e6e8      	b.n	80057e6 <_scanf_float+0x7e>
 8005a14:	1e6b      	subs	r3, r5, #1
 8005a16:	2b06      	cmp	r3, #6
 8005a18:	d824      	bhi.n	8005a64 <_scanf_float+0x2fc>
 8005a1a:	2d02      	cmp	r5, #2
 8005a1c:	d836      	bhi.n	8005a8c <_scanf_float+0x324>
 8005a1e:	9b01      	ldr	r3, [sp, #4]
 8005a20:	429e      	cmp	r6, r3
 8005a22:	f67f aee4 	bls.w	80057ee <_scanf_float+0x86>
 8005a26:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005a2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a2e:	463a      	mov	r2, r7
 8005a30:	4640      	mov	r0, r8
 8005a32:	4798      	blx	r3
 8005a34:	6923      	ldr	r3, [r4, #16]
 8005a36:	3b01      	subs	r3, #1
 8005a38:	6123      	str	r3, [r4, #16]
 8005a3a:	e7f0      	b.n	8005a1e <_scanf_float+0x2b6>
 8005a3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005a40:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005a44:	463a      	mov	r2, r7
 8005a46:	4640      	mov	r0, r8
 8005a48:	4798      	blx	r3
 8005a4a:	6923      	ldr	r3, [r4, #16]
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	6123      	str	r3, [r4, #16]
 8005a50:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a54:	fa5f fa8a 	uxtb.w	sl, sl
 8005a58:	f1ba 0f02 	cmp.w	sl, #2
 8005a5c:	d1ee      	bne.n	8005a3c <_scanf_float+0x2d4>
 8005a5e:	3d03      	subs	r5, #3
 8005a60:	b2ed      	uxtb	r5, r5
 8005a62:	1b76      	subs	r6, r6, r5
 8005a64:	6823      	ldr	r3, [r4, #0]
 8005a66:	05da      	lsls	r2, r3, #23
 8005a68:	d530      	bpl.n	8005acc <_scanf_float+0x364>
 8005a6a:	055b      	lsls	r3, r3, #21
 8005a6c:	d511      	bpl.n	8005a92 <_scanf_float+0x32a>
 8005a6e:	9b01      	ldr	r3, [sp, #4]
 8005a70:	429e      	cmp	r6, r3
 8005a72:	f67f aebc 	bls.w	80057ee <_scanf_float+0x86>
 8005a76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005a7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a7e:	463a      	mov	r2, r7
 8005a80:	4640      	mov	r0, r8
 8005a82:	4798      	blx	r3
 8005a84:	6923      	ldr	r3, [r4, #16]
 8005a86:	3b01      	subs	r3, #1
 8005a88:	6123      	str	r3, [r4, #16]
 8005a8a:	e7f0      	b.n	8005a6e <_scanf_float+0x306>
 8005a8c:	46aa      	mov	sl, r5
 8005a8e:	46b3      	mov	fp, r6
 8005a90:	e7de      	b.n	8005a50 <_scanf_float+0x2e8>
 8005a92:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005a96:	6923      	ldr	r3, [r4, #16]
 8005a98:	2965      	cmp	r1, #101	@ 0x65
 8005a9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a9e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005aa2:	6123      	str	r3, [r4, #16]
 8005aa4:	d00c      	beq.n	8005ac0 <_scanf_float+0x358>
 8005aa6:	2945      	cmp	r1, #69	@ 0x45
 8005aa8:	d00a      	beq.n	8005ac0 <_scanf_float+0x358>
 8005aaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005aae:	463a      	mov	r2, r7
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	4798      	blx	r3
 8005ab4:	6923      	ldr	r3, [r4, #16]
 8005ab6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005aba:	3b01      	subs	r3, #1
 8005abc:	1eb5      	subs	r5, r6, #2
 8005abe:	6123      	str	r3, [r4, #16]
 8005ac0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ac4:	463a      	mov	r2, r7
 8005ac6:	4640      	mov	r0, r8
 8005ac8:	4798      	blx	r3
 8005aca:	462e      	mov	r6, r5
 8005acc:	6822      	ldr	r2, [r4, #0]
 8005ace:	f012 0210 	ands.w	r2, r2, #16
 8005ad2:	d001      	beq.n	8005ad8 <_scanf_float+0x370>
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	e68b      	b.n	80057f0 <_scanf_float+0x88>
 8005ad8:	7032      	strb	r2, [r6, #0]
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ae0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ae4:	d11c      	bne.n	8005b20 <_scanf_float+0x3b8>
 8005ae6:	9b02      	ldr	r3, [sp, #8]
 8005ae8:	454b      	cmp	r3, r9
 8005aea:	eba3 0209 	sub.w	r2, r3, r9
 8005aee:	d123      	bne.n	8005b38 <_scanf_float+0x3d0>
 8005af0:	9901      	ldr	r1, [sp, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	4640      	mov	r0, r8
 8005af6:	f002 fbf7 	bl	80082e8 <_strtod_r>
 8005afa:	9b03      	ldr	r3, [sp, #12]
 8005afc:	6821      	ldr	r1, [r4, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f011 0f02 	tst.w	r1, #2
 8005b04:	ec57 6b10 	vmov	r6, r7, d0
 8005b08:	f103 0204 	add.w	r2, r3, #4
 8005b0c:	d01f      	beq.n	8005b4e <_scanf_float+0x3e6>
 8005b0e:	9903      	ldr	r1, [sp, #12]
 8005b10:	600a      	str	r2, [r1, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	e9c3 6700 	strd	r6, r7, [r3]
 8005b18:	68e3      	ldr	r3, [r4, #12]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	60e3      	str	r3, [r4, #12]
 8005b1e:	e7d9      	b.n	8005ad4 <_scanf_float+0x36c>
 8005b20:	9b04      	ldr	r3, [sp, #16]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d0e4      	beq.n	8005af0 <_scanf_float+0x388>
 8005b26:	9905      	ldr	r1, [sp, #20]
 8005b28:	230a      	movs	r3, #10
 8005b2a:	3101      	adds	r1, #1
 8005b2c:	4640      	mov	r0, r8
 8005b2e:	f002 fc5b 	bl	80083e8 <_strtol_r>
 8005b32:	9b04      	ldr	r3, [sp, #16]
 8005b34:	9e05      	ldr	r6, [sp, #20]
 8005b36:	1ac2      	subs	r2, r0, r3
 8005b38:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005b3c:	429e      	cmp	r6, r3
 8005b3e:	bf28      	it	cs
 8005b40:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005b44:	4910      	ldr	r1, [pc, #64]	@ (8005b88 <_scanf_float+0x420>)
 8005b46:	4630      	mov	r0, r6
 8005b48:	f000 f8e4 	bl	8005d14 <siprintf>
 8005b4c:	e7d0      	b.n	8005af0 <_scanf_float+0x388>
 8005b4e:	f011 0f04 	tst.w	r1, #4
 8005b52:	9903      	ldr	r1, [sp, #12]
 8005b54:	600a      	str	r2, [r1, #0]
 8005b56:	d1dc      	bne.n	8005b12 <_scanf_float+0x3aa>
 8005b58:	681d      	ldr	r5, [r3, #0]
 8005b5a:	4632      	mov	r2, r6
 8005b5c:	463b      	mov	r3, r7
 8005b5e:	4630      	mov	r0, r6
 8005b60:	4639      	mov	r1, r7
 8005b62:	f7fa ffe3 	bl	8000b2c <__aeabi_dcmpun>
 8005b66:	b128      	cbz	r0, 8005b74 <_scanf_float+0x40c>
 8005b68:	4808      	ldr	r0, [pc, #32]	@ (8005b8c <_scanf_float+0x424>)
 8005b6a:	f000 f9b7 	bl	8005edc <nanf>
 8005b6e:	ed85 0a00 	vstr	s0, [r5]
 8005b72:	e7d1      	b.n	8005b18 <_scanf_float+0x3b0>
 8005b74:	4630      	mov	r0, r6
 8005b76:	4639      	mov	r1, r7
 8005b78:	f7fb f836 	bl	8000be8 <__aeabi_d2f>
 8005b7c:	6028      	str	r0, [r5, #0]
 8005b7e:	e7cb      	b.n	8005b18 <_scanf_float+0x3b0>
 8005b80:	f04f 0900 	mov.w	r9, #0
 8005b84:	e629      	b.n	80057da <_scanf_float+0x72>
 8005b86:	bf00      	nop
 8005b88:	08009640 	.word	0x08009640
 8005b8c:	080099d5 	.word	0x080099d5

08005b90 <std>:
 8005b90:	2300      	movs	r3, #0
 8005b92:	b510      	push	{r4, lr}
 8005b94:	4604      	mov	r4, r0
 8005b96:	e9c0 3300 	strd	r3, r3, [r0]
 8005b9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b9e:	6083      	str	r3, [r0, #8]
 8005ba0:	8181      	strh	r1, [r0, #12]
 8005ba2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ba4:	81c2      	strh	r2, [r0, #14]
 8005ba6:	6183      	str	r3, [r0, #24]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	2208      	movs	r2, #8
 8005bac:	305c      	adds	r0, #92	@ 0x5c
 8005bae:	f000 f914 	bl	8005dda <memset>
 8005bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005be8 <std+0x58>)
 8005bb4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bec <std+0x5c>)
 8005bb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005bba:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf0 <std+0x60>)
 8005bbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf4 <std+0x64>)
 8005bc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf8 <std+0x68>)
 8005bc4:	6224      	str	r4, [r4, #32]
 8005bc6:	429c      	cmp	r4, r3
 8005bc8:	d006      	beq.n	8005bd8 <std+0x48>
 8005bca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005bce:	4294      	cmp	r4, r2
 8005bd0:	d002      	beq.n	8005bd8 <std+0x48>
 8005bd2:	33d0      	adds	r3, #208	@ 0xd0
 8005bd4:	429c      	cmp	r4, r3
 8005bd6:	d105      	bne.n	8005be4 <std+0x54>
 8005bd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be0:	f000 b978 	b.w	8005ed4 <__retarget_lock_init_recursive>
 8005be4:	bd10      	pop	{r4, pc}
 8005be6:	bf00      	nop
 8005be8:	08005d55 	.word	0x08005d55
 8005bec:	08005d77 	.word	0x08005d77
 8005bf0:	08005daf 	.word	0x08005daf
 8005bf4:	08005dd3 	.word	0x08005dd3
 8005bf8:	200002e4 	.word	0x200002e4

08005bfc <stdio_exit_handler>:
 8005bfc:	4a02      	ldr	r2, [pc, #8]	@ (8005c08 <stdio_exit_handler+0xc>)
 8005bfe:	4903      	ldr	r1, [pc, #12]	@ (8005c0c <stdio_exit_handler+0x10>)
 8005c00:	4803      	ldr	r0, [pc, #12]	@ (8005c10 <stdio_exit_handler+0x14>)
 8005c02:	f000 b869 	b.w	8005cd8 <_fwalk_sglue>
 8005c06:	bf00      	nop
 8005c08:	2000000c 	.word	0x2000000c
 8005c0c:	080087a5 	.word	0x080087a5
 8005c10:	2000001c 	.word	0x2000001c

08005c14 <cleanup_stdio>:
 8005c14:	6841      	ldr	r1, [r0, #4]
 8005c16:	4b0c      	ldr	r3, [pc, #48]	@ (8005c48 <cleanup_stdio+0x34>)
 8005c18:	4299      	cmp	r1, r3
 8005c1a:	b510      	push	{r4, lr}
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	d001      	beq.n	8005c24 <cleanup_stdio+0x10>
 8005c20:	f002 fdc0 	bl	80087a4 <_fflush_r>
 8005c24:	68a1      	ldr	r1, [r4, #8]
 8005c26:	4b09      	ldr	r3, [pc, #36]	@ (8005c4c <cleanup_stdio+0x38>)
 8005c28:	4299      	cmp	r1, r3
 8005c2a:	d002      	beq.n	8005c32 <cleanup_stdio+0x1e>
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	f002 fdb9 	bl	80087a4 <_fflush_r>
 8005c32:	68e1      	ldr	r1, [r4, #12]
 8005c34:	4b06      	ldr	r3, [pc, #24]	@ (8005c50 <cleanup_stdio+0x3c>)
 8005c36:	4299      	cmp	r1, r3
 8005c38:	d004      	beq.n	8005c44 <cleanup_stdio+0x30>
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c40:	f002 bdb0 	b.w	80087a4 <_fflush_r>
 8005c44:	bd10      	pop	{r4, pc}
 8005c46:	bf00      	nop
 8005c48:	200002e4 	.word	0x200002e4
 8005c4c:	2000034c 	.word	0x2000034c
 8005c50:	200003b4 	.word	0x200003b4

08005c54 <global_stdio_init.part.0>:
 8005c54:	b510      	push	{r4, lr}
 8005c56:	4b0b      	ldr	r3, [pc, #44]	@ (8005c84 <global_stdio_init.part.0+0x30>)
 8005c58:	4c0b      	ldr	r4, [pc, #44]	@ (8005c88 <global_stdio_init.part.0+0x34>)
 8005c5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005c8c <global_stdio_init.part.0+0x38>)
 8005c5c:	601a      	str	r2, [r3, #0]
 8005c5e:	4620      	mov	r0, r4
 8005c60:	2200      	movs	r2, #0
 8005c62:	2104      	movs	r1, #4
 8005c64:	f7ff ff94 	bl	8005b90 <std>
 8005c68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	2109      	movs	r1, #9
 8005c70:	f7ff ff8e 	bl	8005b90 <std>
 8005c74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c78:	2202      	movs	r2, #2
 8005c7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c7e:	2112      	movs	r1, #18
 8005c80:	f7ff bf86 	b.w	8005b90 <std>
 8005c84:	2000041c 	.word	0x2000041c
 8005c88:	200002e4 	.word	0x200002e4
 8005c8c:	08005bfd 	.word	0x08005bfd

08005c90 <__sfp_lock_acquire>:
 8005c90:	4801      	ldr	r0, [pc, #4]	@ (8005c98 <__sfp_lock_acquire+0x8>)
 8005c92:	f000 b920 	b.w	8005ed6 <__retarget_lock_acquire_recursive>
 8005c96:	bf00      	nop
 8005c98:	20000425 	.word	0x20000425

08005c9c <__sfp_lock_release>:
 8005c9c:	4801      	ldr	r0, [pc, #4]	@ (8005ca4 <__sfp_lock_release+0x8>)
 8005c9e:	f000 b91b 	b.w	8005ed8 <__retarget_lock_release_recursive>
 8005ca2:	bf00      	nop
 8005ca4:	20000425 	.word	0x20000425

08005ca8 <__sinit>:
 8005ca8:	b510      	push	{r4, lr}
 8005caa:	4604      	mov	r4, r0
 8005cac:	f7ff fff0 	bl	8005c90 <__sfp_lock_acquire>
 8005cb0:	6a23      	ldr	r3, [r4, #32]
 8005cb2:	b11b      	cbz	r3, 8005cbc <__sinit+0x14>
 8005cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cb8:	f7ff bff0 	b.w	8005c9c <__sfp_lock_release>
 8005cbc:	4b04      	ldr	r3, [pc, #16]	@ (8005cd0 <__sinit+0x28>)
 8005cbe:	6223      	str	r3, [r4, #32]
 8005cc0:	4b04      	ldr	r3, [pc, #16]	@ (8005cd4 <__sinit+0x2c>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1f5      	bne.n	8005cb4 <__sinit+0xc>
 8005cc8:	f7ff ffc4 	bl	8005c54 <global_stdio_init.part.0>
 8005ccc:	e7f2      	b.n	8005cb4 <__sinit+0xc>
 8005cce:	bf00      	nop
 8005cd0:	08005c15 	.word	0x08005c15
 8005cd4:	2000041c 	.word	0x2000041c

08005cd8 <_fwalk_sglue>:
 8005cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cdc:	4607      	mov	r7, r0
 8005cde:	4688      	mov	r8, r1
 8005ce0:	4614      	mov	r4, r2
 8005ce2:	2600      	movs	r6, #0
 8005ce4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ce8:	f1b9 0901 	subs.w	r9, r9, #1
 8005cec:	d505      	bpl.n	8005cfa <_fwalk_sglue+0x22>
 8005cee:	6824      	ldr	r4, [r4, #0]
 8005cf0:	2c00      	cmp	r4, #0
 8005cf2:	d1f7      	bne.n	8005ce4 <_fwalk_sglue+0xc>
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cfa:	89ab      	ldrh	r3, [r5, #12]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d907      	bls.n	8005d10 <_fwalk_sglue+0x38>
 8005d00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d04:	3301      	adds	r3, #1
 8005d06:	d003      	beq.n	8005d10 <_fwalk_sglue+0x38>
 8005d08:	4629      	mov	r1, r5
 8005d0a:	4638      	mov	r0, r7
 8005d0c:	47c0      	blx	r8
 8005d0e:	4306      	orrs	r6, r0
 8005d10:	3568      	adds	r5, #104	@ 0x68
 8005d12:	e7e9      	b.n	8005ce8 <_fwalk_sglue+0x10>

08005d14 <siprintf>:
 8005d14:	b40e      	push	{r1, r2, r3}
 8005d16:	b500      	push	{lr}
 8005d18:	b09c      	sub	sp, #112	@ 0x70
 8005d1a:	ab1d      	add	r3, sp, #116	@ 0x74
 8005d1c:	9002      	str	r0, [sp, #8]
 8005d1e:	9006      	str	r0, [sp, #24]
 8005d20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d24:	4809      	ldr	r0, [pc, #36]	@ (8005d4c <siprintf+0x38>)
 8005d26:	9107      	str	r1, [sp, #28]
 8005d28:	9104      	str	r1, [sp, #16]
 8005d2a:	4909      	ldr	r1, [pc, #36]	@ (8005d50 <siprintf+0x3c>)
 8005d2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d30:	9105      	str	r1, [sp, #20]
 8005d32:	6800      	ldr	r0, [r0, #0]
 8005d34:	9301      	str	r3, [sp, #4]
 8005d36:	a902      	add	r1, sp, #8
 8005d38:	f002 fbb4 	bl	80084a4 <_svfiprintf_r>
 8005d3c:	9b02      	ldr	r3, [sp, #8]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	701a      	strb	r2, [r3, #0]
 8005d42:	b01c      	add	sp, #112	@ 0x70
 8005d44:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d48:	b003      	add	sp, #12
 8005d4a:	4770      	bx	lr
 8005d4c:	20000018 	.word	0x20000018
 8005d50:	ffff0208 	.word	0xffff0208

08005d54 <__sread>:
 8005d54:	b510      	push	{r4, lr}
 8005d56:	460c      	mov	r4, r1
 8005d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d5c:	f000 f86c 	bl	8005e38 <_read_r>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	bfab      	itete	ge
 8005d64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d66:	89a3      	ldrhlt	r3, [r4, #12]
 8005d68:	181b      	addge	r3, r3, r0
 8005d6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d6e:	bfac      	ite	ge
 8005d70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d72:	81a3      	strhlt	r3, [r4, #12]
 8005d74:	bd10      	pop	{r4, pc}

08005d76 <__swrite>:
 8005d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d7a:	461f      	mov	r7, r3
 8005d7c:	898b      	ldrh	r3, [r1, #12]
 8005d7e:	05db      	lsls	r3, r3, #23
 8005d80:	4605      	mov	r5, r0
 8005d82:	460c      	mov	r4, r1
 8005d84:	4616      	mov	r6, r2
 8005d86:	d505      	bpl.n	8005d94 <__swrite+0x1e>
 8005d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f000 f840 	bl	8005e14 <_lseek_r>
 8005d94:	89a3      	ldrh	r3, [r4, #12]
 8005d96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d9e:	81a3      	strh	r3, [r4, #12]
 8005da0:	4632      	mov	r2, r6
 8005da2:	463b      	mov	r3, r7
 8005da4:	4628      	mov	r0, r5
 8005da6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005daa:	f000 b857 	b.w	8005e5c <_write_r>

08005dae <__sseek>:
 8005dae:	b510      	push	{r4, lr}
 8005db0:	460c      	mov	r4, r1
 8005db2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db6:	f000 f82d 	bl	8005e14 <_lseek_r>
 8005dba:	1c43      	adds	r3, r0, #1
 8005dbc:	89a3      	ldrh	r3, [r4, #12]
 8005dbe:	bf15      	itete	ne
 8005dc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005dc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005dc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dca:	81a3      	strheq	r3, [r4, #12]
 8005dcc:	bf18      	it	ne
 8005dce:	81a3      	strhne	r3, [r4, #12]
 8005dd0:	bd10      	pop	{r4, pc}

08005dd2 <__sclose>:
 8005dd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dd6:	f000 b80d 	b.w	8005df4 <_close_r>

08005dda <memset>:
 8005dda:	4402      	add	r2, r0
 8005ddc:	4603      	mov	r3, r0
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d100      	bne.n	8005de4 <memset+0xa>
 8005de2:	4770      	bx	lr
 8005de4:	f803 1b01 	strb.w	r1, [r3], #1
 8005de8:	e7f9      	b.n	8005dde <memset+0x4>
	...

08005dec <_localeconv_r>:
 8005dec:	4800      	ldr	r0, [pc, #0]	@ (8005df0 <_localeconv_r+0x4>)
 8005dee:	4770      	bx	lr
 8005df0:	20000158 	.word	0x20000158

08005df4 <_close_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4d06      	ldr	r5, [pc, #24]	@ (8005e10 <_close_r+0x1c>)
 8005df8:	2300      	movs	r3, #0
 8005dfa:	4604      	mov	r4, r0
 8005dfc:	4608      	mov	r0, r1
 8005dfe:	602b      	str	r3, [r5, #0]
 8005e00:	f7fb fc75 	bl	80016ee <_close>
 8005e04:	1c43      	adds	r3, r0, #1
 8005e06:	d102      	bne.n	8005e0e <_close_r+0x1a>
 8005e08:	682b      	ldr	r3, [r5, #0]
 8005e0a:	b103      	cbz	r3, 8005e0e <_close_r+0x1a>
 8005e0c:	6023      	str	r3, [r4, #0]
 8005e0e:	bd38      	pop	{r3, r4, r5, pc}
 8005e10:	20000420 	.word	0x20000420

08005e14 <_lseek_r>:
 8005e14:	b538      	push	{r3, r4, r5, lr}
 8005e16:	4d07      	ldr	r5, [pc, #28]	@ (8005e34 <_lseek_r+0x20>)
 8005e18:	4604      	mov	r4, r0
 8005e1a:	4608      	mov	r0, r1
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	2200      	movs	r2, #0
 8005e20:	602a      	str	r2, [r5, #0]
 8005e22:	461a      	mov	r2, r3
 8005e24:	f7fb fc8a 	bl	800173c <_lseek>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d102      	bne.n	8005e32 <_lseek_r+0x1e>
 8005e2c:	682b      	ldr	r3, [r5, #0]
 8005e2e:	b103      	cbz	r3, 8005e32 <_lseek_r+0x1e>
 8005e30:	6023      	str	r3, [r4, #0]
 8005e32:	bd38      	pop	{r3, r4, r5, pc}
 8005e34:	20000420 	.word	0x20000420

08005e38 <_read_r>:
 8005e38:	b538      	push	{r3, r4, r5, lr}
 8005e3a:	4d07      	ldr	r5, [pc, #28]	@ (8005e58 <_read_r+0x20>)
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	4608      	mov	r0, r1
 8005e40:	4611      	mov	r1, r2
 8005e42:	2200      	movs	r2, #0
 8005e44:	602a      	str	r2, [r5, #0]
 8005e46:	461a      	mov	r2, r3
 8005e48:	f7fb fc18 	bl	800167c <_read>
 8005e4c:	1c43      	adds	r3, r0, #1
 8005e4e:	d102      	bne.n	8005e56 <_read_r+0x1e>
 8005e50:	682b      	ldr	r3, [r5, #0]
 8005e52:	b103      	cbz	r3, 8005e56 <_read_r+0x1e>
 8005e54:	6023      	str	r3, [r4, #0]
 8005e56:	bd38      	pop	{r3, r4, r5, pc}
 8005e58:	20000420 	.word	0x20000420

08005e5c <_write_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4d07      	ldr	r5, [pc, #28]	@ (8005e7c <_write_r+0x20>)
 8005e60:	4604      	mov	r4, r0
 8005e62:	4608      	mov	r0, r1
 8005e64:	4611      	mov	r1, r2
 8005e66:	2200      	movs	r2, #0
 8005e68:	602a      	str	r2, [r5, #0]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	f7fb fc23 	bl	80016b6 <_write>
 8005e70:	1c43      	adds	r3, r0, #1
 8005e72:	d102      	bne.n	8005e7a <_write_r+0x1e>
 8005e74:	682b      	ldr	r3, [r5, #0]
 8005e76:	b103      	cbz	r3, 8005e7a <_write_r+0x1e>
 8005e78:	6023      	str	r3, [r4, #0]
 8005e7a:	bd38      	pop	{r3, r4, r5, pc}
 8005e7c:	20000420 	.word	0x20000420

08005e80 <__errno>:
 8005e80:	4b01      	ldr	r3, [pc, #4]	@ (8005e88 <__errno+0x8>)
 8005e82:	6818      	ldr	r0, [r3, #0]
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	20000018 	.word	0x20000018

08005e8c <__libc_init_array>:
 8005e8c:	b570      	push	{r4, r5, r6, lr}
 8005e8e:	4d0d      	ldr	r5, [pc, #52]	@ (8005ec4 <__libc_init_array+0x38>)
 8005e90:	4c0d      	ldr	r4, [pc, #52]	@ (8005ec8 <__libc_init_array+0x3c>)
 8005e92:	1b64      	subs	r4, r4, r5
 8005e94:	10a4      	asrs	r4, r4, #2
 8005e96:	2600      	movs	r6, #0
 8005e98:	42a6      	cmp	r6, r4
 8005e9a:	d109      	bne.n	8005eb0 <__libc_init_array+0x24>
 8005e9c:	4d0b      	ldr	r5, [pc, #44]	@ (8005ecc <__libc_init_array+0x40>)
 8005e9e:	4c0c      	ldr	r4, [pc, #48]	@ (8005ed0 <__libc_init_array+0x44>)
 8005ea0:	f003 fb70 	bl	8009584 <_init>
 8005ea4:	1b64      	subs	r4, r4, r5
 8005ea6:	10a4      	asrs	r4, r4, #2
 8005ea8:	2600      	movs	r6, #0
 8005eaa:	42a6      	cmp	r6, r4
 8005eac:	d105      	bne.n	8005eba <__libc_init_array+0x2e>
 8005eae:	bd70      	pop	{r4, r5, r6, pc}
 8005eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eb4:	4798      	blx	r3
 8005eb6:	3601      	adds	r6, #1
 8005eb8:	e7ee      	b.n	8005e98 <__libc_init_array+0xc>
 8005eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ebe:	4798      	blx	r3
 8005ec0:	3601      	adds	r6, #1
 8005ec2:	e7f2      	b.n	8005eaa <__libc_init_array+0x1e>
 8005ec4:	08009a40 	.word	0x08009a40
 8005ec8:	08009a40 	.word	0x08009a40
 8005ecc:	08009a40 	.word	0x08009a40
 8005ed0:	08009a44 	.word	0x08009a44

08005ed4 <__retarget_lock_init_recursive>:
 8005ed4:	4770      	bx	lr

08005ed6 <__retarget_lock_acquire_recursive>:
 8005ed6:	4770      	bx	lr

08005ed8 <__retarget_lock_release_recursive>:
 8005ed8:	4770      	bx	lr
	...

08005edc <nanf>:
 8005edc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005ee4 <nanf+0x8>
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	7fc00000 	.word	0x7fc00000

08005ee8 <quorem>:
 8005ee8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eec:	6903      	ldr	r3, [r0, #16]
 8005eee:	690c      	ldr	r4, [r1, #16]
 8005ef0:	42a3      	cmp	r3, r4
 8005ef2:	4607      	mov	r7, r0
 8005ef4:	db7e      	blt.n	8005ff4 <quorem+0x10c>
 8005ef6:	3c01      	subs	r4, #1
 8005ef8:	f101 0814 	add.w	r8, r1, #20
 8005efc:	00a3      	lsls	r3, r4, #2
 8005efe:	f100 0514 	add.w	r5, r0, #20
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f08:	9301      	str	r3, [sp, #4]
 8005f0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f12:	3301      	adds	r3, #1
 8005f14:	429a      	cmp	r2, r3
 8005f16:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f1a:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f1e:	d32e      	bcc.n	8005f7e <quorem+0x96>
 8005f20:	f04f 0a00 	mov.w	sl, #0
 8005f24:	46c4      	mov	ip, r8
 8005f26:	46ae      	mov	lr, r5
 8005f28:	46d3      	mov	fp, sl
 8005f2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f2e:	b298      	uxth	r0, r3
 8005f30:	fb06 a000 	mla	r0, r6, r0, sl
 8005f34:	0c02      	lsrs	r2, r0, #16
 8005f36:	0c1b      	lsrs	r3, r3, #16
 8005f38:	fb06 2303 	mla	r3, r6, r3, r2
 8005f3c:	f8de 2000 	ldr.w	r2, [lr]
 8005f40:	b280      	uxth	r0, r0
 8005f42:	b292      	uxth	r2, r2
 8005f44:	1a12      	subs	r2, r2, r0
 8005f46:	445a      	add	r2, fp
 8005f48:	f8de 0000 	ldr.w	r0, [lr]
 8005f4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f56:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f5a:	b292      	uxth	r2, r2
 8005f5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f60:	45e1      	cmp	r9, ip
 8005f62:	f84e 2b04 	str.w	r2, [lr], #4
 8005f66:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f6a:	d2de      	bcs.n	8005f2a <quorem+0x42>
 8005f6c:	9b00      	ldr	r3, [sp, #0]
 8005f6e:	58eb      	ldr	r3, [r5, r3]
 8005f70:	b92b      	cbnz	r3, 8005f7e <quorem+0x96>
 8005f72:	9b01      	ldr	r3, [sp, #4]
 8005f74:	3b04      	subs	r3, #4
 8005f76:	429d      	cmp	r5, r3
 8005f78:	461a      	mov	r2, r3
 8005f7a:	d32f      	bcc.n	8005fdc <quorem+0xf4>
 8005f7c:	613c      	str	r4, [r7, #16]
 8005f7e:	4638      	mov	r0, r7
 8005f80:	f001 f9c2 	bl	8007308 <__mcmp>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	db25      	blt.n	8005fd4 <quorem+0xec>
 8005f88:	4629      	mov	r1, r5
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f90:	f8d1 c000 	ldr.w	ip, [r1]
 8005f94:	fa1f fe82 	uxth.w	lr, r2
 8005f98:	fa1f f38c 	uxth.w	r3, ip
 8005f9c:	eba3 030e 	sub.w	r3, r3, lr
 8005fa0:	4403      	add	r3, r0
 8005fa2:	0c12      	lsrs	r2, r2, #16
 8005fa4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005fa8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fb2:	45c1      	cmp	r9, r8
 8005fb4:	f841 3b04 	str.w	r3, [r1], #4
 8005fb8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fbc:	d2e6      	bcs.n	8005f8c <quorem+0xa4>
 8005fbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fc6:	b922      	cbnz	r2, 8005fd2 <quorem+0xea>
 8005fc8:	3b04      	subs	r3, #4
 8005fca:	429d      	cmp	r5, r3
 8005fcc:	461a      	mov	r2, r3
 8005fce:	d30b      	bcc.n	8005fe8 <quorem+0x100>
 8005fd0:	613c      	str	r4, [r7, #16]
 8005fd2:	3601      	adds	r6, #1
 8005fd4:	4630      	mov	r0, r6
 8005fd6:	b003      	add	sp, #12
 8005fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fdc:	6812      	ldr	r2, [r2, #0]
 8005fde:	3b04      	subs	r3, #4
 8005fe0:	2a00      	cmp	r2, #0
 8005fe2:	d1cb      	bne.n	8005f7c <quorem+0x94>
 8005fe4:	3c01      	subs	r4, #1
 8005fe6:	e7c6      	b.n	8005f76 <quorem+0x8e>
 8005fe8:	6812      	ldr	r2, [r2, #0]
 8005fea:	3b04      	subs	r3, #4
 8005fec:	2a00      	cmp	r2, #0
 8005fee:	d1ef      	bne.n	8005fd0 <quorem+0xe8>
 8005ff0:	3c01      	subs	r4, #1
 8005ff2:	e7ea      	b.n	8005fca <quorem+0xe2>
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	e7ee      	b.n	8005fd6 <quorem+0xee>

08005ff8 <_dtoa_r>:
 8005ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ffc:	69c7      	ldr	r7, [r0, #28]
 8005ffe:	b099      	sub	sp, #100	@ 0x64
 8006000:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006004:	ec55 4b10 	vmov	r4, r5, d0
 8006008:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800600a:	9109      	str	r1, [sp, #36]	@ 0x24
 800600c:	4683      	mov	fp, r0
 800600e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006010:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006012:	b97f      	cbnz	r7, 8006034 <_dtoa_r+0x3c>
 8006014:	2010      	movs	r0, #16
 8006016:	f000 fdfd 	bl	8006c14 <malloc>
 800601a:	4602      	mov	r2, r0
 800601c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006020:	b920      	cbnz	r0, 800602c <_dtoa_r+0x34>
 8006022:	4ba7      	ldr	r3, [pc, #668]	@ (80062c0 <_dtoa_r+0x2c8>)
 8006024:	21ef      	movs	r1, #239	@ 0xef
 8006026:	48a7      	ldr	r0, [pc, #668]	@ (80062c4 <_dtoa_r+0x2cc>)
 8006028:	f002 fc36 	bl	8008898 <__assert_func>
 800602c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006030:	6007      	str	r7, [r0, #0]
 8006032:	60c7      	str	r7, [r0, #12]
 8006034:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006038:	6819      	ldr	r1, [r3, #0]
 800603a:	b159      	cbz	r1, 8006054 <_dtoa_r+0x5c>
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	604a      	str	r2, [r1, #4]
 8006040:	2301      	movs	r3, #1
 8006042:	4093      	lsls	r3, r2
 8006044:	608b      	str	r3, [r1, #8]
 8006046:	4658      	mov	r0, fp
 8006048:	f000 feda 	bl	8006e00 <_Bfree>
 800604c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006050:	2200      	movs	r2, #0
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	1e2b      	subs	r3, r5, #0
 8006056:	bfb9      	ittee	lt
 8006058:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800605c:	9303      	strlt	r3, [sp, #12]
 800605e:	2300      	movge	r3, #0
 8006060:	6033      	strge	r3, [r6, #0]
 8006062:	9f03      	ldr	r7, [sp, #12]
 8006064:	4b98      	ldr	r3, [pc, #608]	@ (80062c8 <_dtoa_r+0x2d0>)
 8006066:	bfbc      	itt	lt
 8006068:	2201      	movlt	r2, #1
 800606a:	6032      	strlt	r2, [r6, #0]
 800606c:	43bb      	bics	r3, r7
 800606e:	d112      	bne.n	8006096 <_dtoa_r+0x9e>
 8006070:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006072:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006076:	6013      	str	r3, [r2, #0]
 8006078:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800607c:	4323      	orrs	r3, r4
 800607e:	f000 854d 	beq.w	8006b1c <_dtoa_r+0xb24>
 8006082:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006084:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80062dc <_dtoa_r+0x2e4>
 8006088:	2b00      	cmp	r3, #0
 800608a:	f000 854f 	beq.w	8006b2c <_dtoa_r+0xb34>
 800608e:	f10a 0303 	add.w	r3, sl, #3
 8006092:	f000 bd49 	b.w	8006b28 <_dtoa_r+0xb30>
 8006096:	ed9d 7b02 	vldr	d7, [sp, #8]
 800609a:	2200      	movs	r2, #0
 800609c:	ec51 0b17 	vmov	r0, r1, d7
 80060a0:	2300      	movs	r3, #0
 80060a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80060a6:	f7fa fd0f 	bl	8000ac8 <__aeabi_dcmpeq>
 80060aa:	4680      	mov	r8, r0
 80060ac:	b158      	cbz	r0, 80060c6 <_dtoa_r+0xce>
 80060ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80060b0:	2301      	movs	r3, #1
 80060b2:	6013      	str	r3, [r2, #0]
 80060b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060b6:	b113      	cbz	r3, 80060be <_dtoa_r+0xc6>
 80060b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80060ba:	4b84      	ldr	r3, [pc, #528]	@ (80062cc <_dtoa_r+0x2d4>)
 80060bc:	6013      	str	r3, [r2, #0]
 80060be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80062e0 <_dtoa_r+0x2e8>
 80060c2:	f000 bd33 	b.w	8006b2c <_dtoa_r+0xb34>
 80060c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80060ca:	aa16      	add	r2, sp, #88	@ 0x58
 80060cc:	a917      	add	r1, sp, #92	@ 0x5c
 80060ce:	4658      	mov	r0, fp
 80060d0:	f001 fa3a 	bl	8007548 <__d2b>
 80060d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80060d8:	4681      	mov	r9, r0
 80060da:	2e00      	cmp	r6, #0
 80060dc:	d077      	beq.n	80061ce <_dtoa_r+0x1d6>
 80060de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80060e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80060f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80060f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80060f8:	4619      	mov	r1, r3
 80060fa:	2200      	movs	r2, #0
 80060fc:	4b74      	ldr	r3, [pc, #464]	@ (80062d0 <_dtoa_r+0x2d8>)
 80060fe:	f7fa f8c3 	bl	8000288 <__aeabi_dsub>
 8006102:	a369      	add	r3, pc, #420	@ (adr r3, 80062a8 <_dtoa_r+0x2b0>)
 8006104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006108:	f7fa fa76 	bl	80005f8 <__aeabi_dmul>
 800610c:	a368      	add	r3, pc, #416	@ (adr r3, 80062b0 <_dtoa_r+0x2b8>)
 800610e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006112:	f7fa f8bb 	bl	800028c <__adddf3>
 8006116:	4604      	mov	r4, r0
 8006118:	4630      	mov	r0, r6
 800611a:	460d      	mov	r5, r1
 800611c:	f7fa fa02 	bl	8000524 <__aeabi_i2d>
 8006120:	a365      	add	r3, pc, #404	@ (adr r3, 80062b8 <_dtoa_r+0x2c0>)
 8006122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006126:	f7fa fa67 	bl	80005f8 <__aeabi_dmul>
 800612a:	4602      	mov	r2, r0
 800612c:	460b      	mov	r3, r1
 800612e:	4620      	mov	r0, r4
 8006130:	4629      	mov	r1, r5
 8006132:	f7fa f8ab 	bl	800028c <__adddf3>
 8006136:	4604      	mov	r4, r0
 8006138:	460d      	mov	r5, r1
 800613a:	f7fa fd0d 	bl	8000b58 <__aeabi_d2iz>
 800613e:	2200      	movs	r2, #0
 8006140:	4607      	mov	r7, r0
 8006142:	2300      	movs	r3, #0
 8006144:	4620      	mov	r0, r4
 8006146:	4629      	mov	r1, r5
 8006148:	f7fa fcc8 	bl	8000adc <__aeabi_dcmplt>
 800614c:	b140      	cbz	r0, 8006160 <_dtoa_r+0x168>
 800614e:	4638      	mov	r0, r7
 8006150:	f7fa f9e8 	bl	8000524 <__aeabi_i2d>
 8006154:	4622      	mov	r2, r4
 8006156:	462b      	mov	r3, r5
 8006158:	f7fa fcb6 	bl	8000ac8 <__aeabi_dcmpeq>
 800615c:	b900      	cbnz	r0, 8006160 <_dtoa_r+0x168>
 800615e:	3f01      	subs	r7, #1
 8006160:	2f16      	cmp	r7, #22
 8006162:	d851      	bhi.n	8006208 <_dtoa_r+0x210>
 8006164:	4b5b      	ldr	r3, [pc, #364]	@ (80062d4 <_dtoa_r+0x2dc>)
 8006166:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006172:	f7fa fcb3 	bl	8000adc <__aeabi_dcmplt>
 8006176:	2800      	cmp	r0, #0
 8006178:	d048      	beq.n	800620c <_dtoa_r+0x214>
 800617a:	3f01      	subs	r7, #1
 800617c:	2300      	movs	r3, #0
 800617e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006180:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006182:	1b9b      	subs	r3, r3, r6
 8006184:	1e5a      	subs	r2, r3, #1
 8006186:	bf44      	itt	mi
 8006188:	f1c3 0801 	rsbmi	r8, r3, #1
 800618c:	2300      	movmi	r3, #0
 800618e:	9208      	str	r2, [sp, #32]
 8006190:	bf54      	ite	pl
 8006192:	f04f 0800 	movpl.w	r8, #0
 8006196:	9308      	strmi	r3, [sp, #32]
 8006198:	2f00      	cmp	r7, #0
 800619a:	db39      	blt.n	8006210 <_dtoa_r+0x218>
 800619c:	9b08      	ldr	r3, [sp, #32]
 800619e:	970f      	str	r7, [sp, #60]	@ 0x3c
 80061a0:	443b      	add	r3, r7
 80061a2:	9308      	str	r3, [sp, #32]
 80061a4:	2300      	movs	r3, #0
 80061a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80061a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061aa:	2b09      	cmp	r3, #9
 80061ac:	d864      	bhi.n	8006278 <_dtoa_r+0x280>
 80061ae:	2b05      	cmp	r3, #5
 80061b0:	bfc4      	itt	gt
 80061b2:	3b04      	subgt	r3, #4
 80061b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80061b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061b8:	f1a3 0302 	sub.w	r3, r3, #2
 80061bc:	bfcc      	ite	gt
 80061be:	2400      	movgt	r4, #0
 80061c0:	2401      	movle	r4, #1
 80061c2:	2b03      	cmp	r3, #3
 80061c4:	d863      	bhi.n	800628e <_dtoa_r+0x296>
 80061c6:	e8df f003 	tbb	[pc, r3]
 80061ca:	372a      	.short	0x372a
 80061cc:	5535      	.short	0x5535
 80061ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80061d2:	441e      	add	r6, r3
 80061d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80061d8:	2b20      	cmp	r3, #32
 80061da:	bfc1      	itttt	gt
 80061dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80061e0:	409f      	lslgt	r7, r3
 80061e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80061e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80061ea:	bfd6      	itet	le
 80061ec:	f1c3 0320 	rsble	r3, r3, #32
 80061f0:	ea47 0003 	orrgt.w	r0, r7, r3
 80061f4:	fa04 f003 	lslle.w	r0, r4, r3
 80061f8:	f7fa f984 	bl	8000504 <__aeabi_ui2d>
 80061fc:	2201      	movs	r2, #1
 80061fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006202:	3e01      	subs	r6, #1
 8006204:	9214      	str	r2, [sp, #80]	@ 0x50
 8006206:	e777      	b.n	80060f8 <_dtoa_r+0x100>
 8006208:	2301      	movs	r3, #1
 800620a:	e7b8      	b.n	800617e <_dtoa_r+0x186>
 800620c:	9012      	str	r0, [sp, #72]	@ 0x48
 800620e:	e7b7      	b.n	8006180 <_dtoa_r+0x188>
 8006210:	427b      	negs	r3, r7
 8006212:	930a      	str	r3, [sp, #40]	@ 0x28
 8006214:	2300      	movs	r3, #0
 8006216:	eba8 0807 	sub.w	r8, r8, r7
 800621a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800621c:	e7c4      	b.n	80061a8 <_dtoa_r+0x1b0>
 800621e:	2300      	movs	r3, #0
 8006220:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006222:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006224:	2b00      	cmp	r3, #0
 8006226:	dc35      	bgt.n	8006294 <_dtoa_r+0x29c>
 8006228:	2301      	movs	r3, #1
 800622a:	9300      	str	r3, [sp, #0]
 800622c:	9307      	str	r3, [sp, #28]
 800622e:	461a      	mov	r2, r3
 8006230:	920e      	str	r2, [sp, #56]	@ 0x38
 8006232:	e00b      	b.n	800624c <_dtoa_r+0x254>
 8006234:	2301      	movs	r3, #1
 8006236:	e7f3      	b.n	8006220 <_dtoa_r+0x228>
 8006238:	2300      	movs	r3, #0
 800623a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800623c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800623e:	18fb      	adds	r3, r7, r3
 8006240:	9300      	str	r3, [sp, #0]
 8006242:	3301      	adds	r3, #1
 8006244:	2b01      	cmp	r3, #1
 8006246:	9307      	str	r3, [sp, #28]
 8006248:	bfb8      	it	lt
 800624a:	2301      	movlt	r3, #1
 800624c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006250:	2100      	movs	r1, #0
 8006252:	2204      	movs	r2, #4
 8006254:	f102 0514 	add.w	r5, r2, #20
 8006258:	429d      	cmp	r5, r3
 800625a:	d91f      	bls.n	800629c <_dtoa_r+0x2a4>
 800625c:	6041      	str	r1, [r0, #4]
 800625e:	4658      	mov	r0, fp
 8006260:	f000 fd8e 	bl	8006d80 <_Balloc>
 8006264:	4682      	mov	sl, r0
 8006266:	2800      	cmp	r0, #0
 8006268:	d13c      	bne.n	80062e4 <_dtoa_r+0x2ec>
 800626a:	4b1b      	ldr	r3, [pc, #108]	@ (80062d8 <_dtoa_r+0x2e0>)
 800626c:	4602      	mov	r2, r0
 800626e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006272:	e6d8      	b.n	8006026 <_dtoa_r+0x2e>
 8006274:	2301      	movs	r3, #1
 8006276:	e7e0      	b.n	800623a <_dtoa_r+0x242>
 8006278:	2401      	movs	r4, #1
 800627a:	2300      	movs	r3, #0
 800627c:	9309      	str	r3, [sp, #36]	@ 0x24
 800627e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006280:	f04f 33ff 	mov.w	r3, #4294967295
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	9307      	str	r3, [sp, #28]
 8006288:	2200      	movs	r2, #0
 800628a:	2312      	movs	r3, #18
 800628c:	e7d0      	b.n	8006230 <_dtoa_r+0x238>
 800628e:	2301      	movs	r3, #1
 8006290:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006292:	e7f5      	b.n	8006280 <_dtoa_r+0x288>
 8006294:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	9307      	str	r3, [sp, #28]
 800629a:	e7d7      	b.n	800624c <_dtoa_r+0x254>
 800629c:	3101      	adds	r1, #1
 800629e:	0052      	lsls	r2, r2, #1
 80062a0:	e7d8      	b.n	8006254 <_dtoa_r+0x25c>
 80062a2:	bf00      	nop
 80062a4:	f3af 8000 	nop.w
 80062a8:	636f4361 	.word	0x636f4361
 80062ac:	3fd287a7 	.word	0x3fd287a7
 80062b0:	8b60c8b3 	.word	0x8b60c8b3
 80062b4:	3fc68a28 	.word	0x3fc68a28
 80062b8:	509f79fb 	.word	0x509f79fb
 80062bc:	3fd34413 	.word	0x3fd34413
 80062c0:	08009652 	.word	0x08009652
 80062c4:	08009669 	.word	0x08009669
 80062c8:	7ff00000 	.word	0x7ff00000
 80062cc:	0800961d 	.word	0x0800961d
 80062d0:	3ff80000 	.word	0x3ff80000
 80062d4:	08009760 	.word	0x08009760
 80062d8:	080096c1 	.word	0x080096c1
 80062dc:	0800964e 	.word	0x0800964e
 80062e0:	0800961c 	.word	0x0800961c
 80062e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80062e8:	6018      	str	r0, [r3, #0]
 80062ea:	9b07      	ldr	r3, [sp, #28]
 80062ec:	2b0e      	cmp	r3, #14
 80062ee:	f200 80a4 	bhi.w	800643a <_dtoa_r+0x442>
 80062f2:	2c00      	cmp	r4, #0
 80062f4:	f000 80a1 	beq.w	800643a <_dtoa_r+0x442>
 80062f8:	2f00      	cmp	r7, #0
 80062fa:	dd33      	ble.n	8006364 <_dtoa_r+0x36c>
 80062fc:	4bad      	ldr	r3, [pc, #692]	@ (80065b4 <_dtoa_r+0x5bc>)
 80062fe:	f007 020f 	and.w	r2, r7, #15
 8006302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006306:	ed93 7b00 	vldr	d7, [r3]
 800630a:	05f8      	lsls	r0, r7, #23
 800630c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006310:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006314:	d516      	bpl.n	8006344 <_dtoa_r+0x34c>
 8006316:	4ba8      	ldr	r3, [pc, #672]	@ (80065b8 <_dtoa_r+0x5c0>)
 8006318:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800631c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006320:	f7fa fa94 	bl	800084c <__aeabi_ddiv>
 8006324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006328:	f004 040f 	and.w	r4, r4, #15
 800632c:	2603      	movs	r6, #3
 800632e:	4da2      	ldr	r5, [pc, #648]	@ (80065b8 <_dtoa_r+0x5c0>)
 8006330:	b954      	cbnz	r4, 8006348 <_dtoa_r+0x350>
 8006332:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800633a:	f7fa fa87 	bl	800084c <__aeabi_ddiv>
 800633e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006342:	e028      	b.n	8006396 <_dtoa_r+0x39e>
 8006344:	2602      	movs	r6, #2
 8006346:	e7f2      	b.n	800632e <_dtoa_r+0x336>
 8006348:	07e1      	lsls	r1, r4, #31
 800634a:	d508      	bpl.n	800635e <_dtoa_r+0x366>
 800634c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006350:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006354:	f7fa f950 	bl	80005f8 <__aeabi_dmul>
 8006358:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800635c:	3601      	adds	r6, #1
 800635e:	1064      	asrs	r4, r4, #1
 8006360:	3508      	adds	r5, #8
 8006362:	e7e5      	b.n	8006330 <_dtoa_r+0x338>
 8006364:	f000 80d2 	beq.w	800650c <_dtoa_r+0x514>
 8006368:	427c      	negs	r4, r7
 800636a:	4b92      	ldr	r3, [pc, #584]	@ (80065b4 <_dtoa_r+0x5bc>)
 800636c:	4d92      	ldr	r5, [pc, #584]	@ (80065b8 <_dtoa_r+0x5c0>)
 800636e:	f004 020f 	and.w	r2, r4, #15
 8006372:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800637e:	f7fa f93b 	bl	80005f8 <__aeabi_dmul>
 8006382:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006386:	1124      	asrs	r4, r4, #4
 8006388:	2300      	movs	r3, #0
 800638a:	2602      	movs	r6, #2
 800638c:	2c00      	cmp	r4, #0
 800638e:	f040 80b2 	bne.w	80064f6 <_dtoa_r+0x4fe>
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1d3      	bne.n	800633e <_dtoa_r+0x346>
 8006396:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006398:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 80b7 	beq.w	8006510 <_dtoa_r+0x518>
 80063a2:	4b86      	ldr	r3, [pc, #536]	@ (80065bc <_dtoa_r+0x5c4>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	4620      	mov	r0, r4
 80063a8:	4629      	mov	r1, r5
 80063aa:	f7fa fb97 	bl	8000adc <__aeabi_dcmplt>
 80063ae:	2800      	cmp	r0, #0
 80063b0:	f000 80ae 	beq.w	8006510 <_dtoa_r+0x518>
 80063b4:	9b07      	ldr	r3, [sp, #28]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 80aa 	beq.w	8006510 <_dtoa_r+0x518>
 80063bc:	9b00      	ldr	r3, [sp, #0]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	dd37      	ble.n	8006432 <_dtoa_r+0x43a>
 80063c2:	1e7b      	subs	r3, r7, #1
 80063c4:	9304      	str	r3, [sp, #16]
 80063c6:	4620      	mov	r0, r4
 80063c8:	4b7d      	ldr	r3, [pc, #500]	@ (80065c0 <_dtoa_r+0x5c8>)
 80063ca:	2200      	movs	r2, #0
 80063cc:	4629      	mov	r1, r5
 80063ce:	f7fa f913 	bl	80005f8 <__aeabi_dmul>
 80063d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063d6:	9c00      	ldr	r4, [sp, #0]
 80063d8:	3601      	adds	r6, #1
 80063da:	4630      	mov	r0, r6
 80063dc:	f7fa f8a2 	bl	8000524 <__aeabi_i2d>
 80063e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063e4:	f7fa f908 	bl	80005f8 <__aeabi_dmul>
 80063e8:	4b76      	ldr	r3, [pc, #472]	@ (80065c4 <_dtoa_r+0x5cc>)
 80063ea:	2200      	movs	r2, #0
 80063ec:	f7f9 ff4e 	bl	800028c <__adddf3>
 80063f0:	4605      	mov	r5, r0
 80063f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80063f6:	2c00      	cmp	r4, #0
 80063f8:	f040 808d 	bne.w	8006516 <_dtoa_r+0x51e>
 80063fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006400:	4b71      	ldr	r3, [pc, #452]	@ (80065c8 <_dtoa_r+0x5d0>)
 8006402:	2200      	movs	r2, #0
 8006404:	f7f9 ff40 	bl	8000288 <__aeabi_dsub>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006410:	462a      	mov	r2, r5
 8006412:	4633      	mov	r3, r6
 8006414:	f7fa fb80 	bl	8000b18 <__aeabi_dcmpgt>
 8006418:	2800      	cmp	r0, #0
 800641a:	f040 828b 	bne.w	8006934 <_dtoa_r+0x93c>
 800641e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006422:	462a      	mov	r2, r5
 8006424:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006428:	f7fa fb58 	bl	8000adc <__aeabi_dcmplt>
 800642c:	2800      	cmp	r0, #0
 800642e:	f040 8128 	bne.w	8006682 <_dtoa_r+0x68a>
 8006432:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006436:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800643a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800643c:	2b00      	cmp	r3, #0
 800643e:	f2c0 815a 	blt.w	80066f6 <_dtoa_r+0x6fe>
 8006442:	2f0e      	cmp	r7, #14
 8006444:	f300 8157 	bgt.w	80066f6 <_dtoa_r+0x6fe>
 8006448:	4b5a      	ldr	r3, [pc, #360]	@ (80065b4 <_dtoa_r+0x5bc>)
 800644a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800644e:	ed93 7b00 	vldr	d7, [r3]
 8006452:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006454:	2b00      	cmp	r3, #0
 8006456:	ed8d 7b00 	vstr	d7, [sp]
 800645a:	da03      	bge.n	8006464 <_dtoa_r+0x46c>
 800645c:	9b07      	ldr	r3, [sp, #28]
 800645e:	2b00      	cmp	r3, #0
 8006460:	f340 8101 	ble.w	8006666 <_dtoa_r+0x66e>
 8006464:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006468:	4656      	mov	r6, sl
 800646a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800646e:	4620      	mov	r0, r4
 8006470:	4629      	mov	r1, r5
 8006472:	f7fa f9eb 	bl	800084c <__aeabi_ddiv>
 8006476:	f7fa fb6f 	bl	8000b58 <__aeabi_d2iz>
 800647a:	4680      	mov	r8, r0
 800647c:	f7fa f852 	bl	8000524 <__aeabi_i2d>
 8006480:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006484:	f7fa f8b8 	bl	80005f8 <__aeabi_dmul>
 8006488:	4602      	mov	r2, r0
 800648a:	460b      	mov	r3, r1
 800648c:	4620      	mov	r0, r4
 800648e:	4629      	mov	r1, r5
 8006490:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006494:	f7f9 fef8 	bl	8000288 <__aeabi_dsub>
 8006498:	f806 4b01 	strb.w	r4, [r6], #1
 800649c:	9d07      	ldr	r5, [sp, #28]
 800649e:	eba6 040a 	sub.w	r4, r6, sl
 80064a2:	42a5      	cmp	r5, r4
 80064a4:	4602      	mov	r2, r0
 80064a6:	460b      	mov	r3, r1
 80064a8:	f040 8117 	bne.w	80066da <_dtoa_r+0x6e2>
 80064ac:	f7f9 feee 	bl	800028c <__adddf3>
 80064b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064b4:	4604      	mov	r4, r0
 80064b6:	460d      	mov	r5, r1
 80064b8:	f7fa fb2e 	bl	8000b18 <__aeabi_dcmpgt>
 80064bc:	2800      	cmp	r0, #0
 80064be:	f040 80f9 	bne.w	80066b4 <_dtoa_r+0x6bc>
 80064c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064c6:	4620      	mov	r0, r4
 80064c8:	4629      	mov	r1, r5
 80064ca:	f7fa fafd 	bl	8000ac8 <__aeabi_dcmpeq>
 80064ce:	b118      	cbz	r0, 80064d8 <_dtoa_r+0x4e0>
 80064d0:	f018 0f01 	tst.w	r8, #1
 80064d4:	f040 80ee 	bne.w	80066b4 <_dtoa_r+0x6bc>
 80064d8:	4649      	mov	r1, r9
 80064da:	4658      	mov	r0, fp
 80064dc:	f000 fc90 	bl	8006e00 <_Bfree>
 80064e0:	2300      	movs	r3, #0
 80064e2:	7033      	strb	r3, [r6, #0]
 80064e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80064e6:	3701      	adds	r7, #1
 80064e8:	601f      	str	r7, [r3, #0]
 80064ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f000 831d 	beq.w	8006b2c <_dtoa_r+0xb34>
 80064f2:	601e      	str	r6, [r3, #0]
 80064f4:	e31a      	b.n	8006b2c <_dtoa_r+0xb34>
 80064f6:	07e2      	lsls	r2, r4, #31
 80064f8:	d505      	bpl.n	8006506 <_dtoa_r+0x50e>
 80064fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80064fe:	f7fa f87b 	bl	80005f8 <__aeabi_dmul>
 8006502:	3601      	adds	r6, #1
 8006504:	2301      	movs	r3, #1
 8006506:	1064      	asrs	r4, r4, #1
 8006508:	3508      	adds	r5, #8
 800650a:	e73f      	b.n	800638c <_dtoa_r+0x394>
 800650c:	2602      	movs	r6, #2
 800650e:	e742      	b.n	8006396 <_dtoa_r+0x39e>
 8006510:	9c07      	ldr	r4, [sp, #28]
 8006512:	9704      	str	r7, [sp, #16]
 8006514:	e761      	b.n	80063da <_dtoa_r+0x3e2>
 8006516:	4b27      	ldr	r3, [pc, #156]	@ (80065b4 <_dtoa_r+0x5bc>)
 8006518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800651a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800651e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006522:	4454      	add	r4, sl
 8006524:	2900      	cmp	r1, #0
 8006526:	d053      	beq.n	80065d0 <_dtoa_r+0x5d8>
 8006528:	4928      	ldr	r1, [pc, #160]	@ (80065cc <_dtoa_r+0x5d4>)
 800652a:	2000      	movs	r0, #0
 800652c:	f7fa f98e 	bl	800084c <__aeabi_ddiv>
 8006530:	4633      	mov	r3, r6
 8006532:	462a      	mov	r2, r5
 8006534:	f7f9 fea8 	bl	8000288 <__aeabi_dsub>
 8006538:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800653c:	4656      	mov	r6, sl
 800653e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006542:	f7fa fb09 	bl	8000b58 <__aeabi_d2iz>
 8006546:	4605      	mov	r5, r0
 8006548:	f7f9 ffec 	bl	8000524 <__aeabi_i2d>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006554:	f7f9 fe98 	bl	8000288 <__aeabi_dsub>
 8006558:	3530      	adds	r5, #48	@ 0x30
 800655a:	4602      	mov	r2, r0
 800655c:	460b      	mov	r3, r1
 800655e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006562:	f806 5b01 	strb.w	r5, [r6], #1
 8006566:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800656a:	f7fa fab7 	bl	8000adc <__aeabi_dcmplt>
 800656e:	2800      	cmp	r0, #0
 8006570:	d171      	bne.n	8006656 <_dtoa_r+0x65e>
 8006572:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006576:	4911      	ldr	r1, [pc, #68]	@ (80065bc <_dtoa_r+0x5c4>)
 8006578:	2000      	movs	r0, #0
 800657a:	f7f9 fe85 	bl	8000288 <__aeabi_dsub>
 800657e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006582:	f7fa faab 	bl	8000adc <__aeabi_dcmplt>
 8006586:	2800      	cmp	r0, #0
 8006588:	f040 8095 	bne.w	80066b6 <_dtoa_r+0x6be>
 800658c:	42a6      	cmp	r6, r4
 800658e:	f43f af50 	beq.w	8006432 <_dtoa_r+0x43a>
 8006592:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006596:	4b0a      	ldr	r3, [pc, #40]	@ (80065c0 <_dtoa_r+0x5c8>)
 8006598:	2200      	movs	r2, #0
 800659a:	f7fa f82d 	bl	80005f8 <__aeabi_dmul>
 800659e:	4b08      	ldr	r3, [pc, #32]	@ (80065c0 <_dtoa_r+0x5c8>)
 80065a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065a4:	2200      	movs	r2, #0
 80065a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065aa:	f7fa f825 	bl	80005f8 <__aeabi_dmul>
 80065ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065b2:	e7c4      	b.n	800653e <_dtoa_r+0x546>
 80065b4:	08009760 	.word	0x08009760
 80065b8:	08009738 	.word	0x08009738
 80065bc:	3ff00000 	.word	0x3ff00000
 80065c0:	40240000 	.word	0x40240000
 80065c4:	401c0000 	.word	0x401c0000
 80065c8:	40140000 	.word	0x40140000
 80065cc:	3fe00000 	.word	0x3fe00000
 80065d0:	4631      	mov	r1, r6
 80065d2:	4628      	mov	r0, r5
 80065d4:	f7fa f810 	bl	80005f8 <__aeabi_dmul>
 80065d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065dc:	9415      	str	r4, [sp, #84]	@ 0x54
 80065de:	4656      	mov	r6, sl
 80065e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065e4:	f7fa fab8 	bl	8000b58 <__aeabi_d2iz>
 80065e8:	4605      	mov	r5, r0
 80065ea:	f7f9 ff9b 	bl	8000524 <__aeabi_i2d>
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065f6:	f7f9 fe47 	bl	8000288 <__aeabi_dsub>
 80065fa:	3530      	adds	r5, #48	@ 0x30
 80065fc:	f806 5b01 	strb.w	r5, [r6], #1
 8006600:	4602      	mov	r2, r0
 8006602:	460b      	mov	r3, r1
 8006604:	42a6      	cmp	r6, r4
 8006606:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800660a:	f04f 0200 	mov.w	r2, #0
 800660e:	d124      	bne.n	800665a <_dtoa_r+0x662>
 8006610:	4bac      	ldr	r3, [pc, #688]	@ (80068c4 <_dtoa_r+0x8cc>)
 8006612:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006616:	f7f9 fe39 	bl	800028c <__adddf3>
 800661a:	4602      	mov	r2, r0
 800661c:	460b      	mov	r3, r1
 800661e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006622:	f7fa fa79 	bl	8000b18 <__aeabi_dcmpgt>
 8006626:	2800      	cmp	r0, #0
 8006628:	d145      	bne.n	80066b6 <_dtoa_r+0x6be>
 800662a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800662e:	49a5      	ldr	r1, [pc, #660]	@ (80068c4 <_dtoa_r+0x8cc>)
 8006630:	2000      	movs	r0, #0
 8006632:	f7f9 fe29 	bl	8000288 <__aeabi_dsub>
 8006636:	4602      	mov	r2, r0
 8006638:	460b      	mov	r3, r1
 800663a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800663e:	f7fa fa4d 	bl	8000adc <__aeabi_dcmplt>
 8006642:	2800      	cmp	r0, #0
 8006644:	f43f aef5 	beq.w	8006432 <_dtoa_r+0x43a>
 8006648:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800664a:	1e73      	subs	r3, r6, #1
 800664c:	9315      	str	r3, [sp, #84]	@ 0x54
 800664e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006652:	2b30      	cmp	r3, #48	@ 0x30
 8006654:	d0f8      	beq.n	8006648 <_dtoa_r+0x650>
 8006656:	9f04      	ldr	r7, [sp, #16]
 8006658:	e73e      	b.n	80064d8 <_dtoa_r+0x4e0>
 800665a:	4b9b      	ldr	r3, [pc, #620]	@ (80068c8 <_dtoa_r+0x8d0>)
 800665c:	f7f9 ffcc 	bl	80005f8 <__aeabi_dmul>
 8006660:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006664:	e7bc      	b.n	80065e0 <_dtoa_r+0x5e8>
 8006666:	d10c      	bne.n	8006682 <_dtoa_r+0x68a>
 8006668:	4b98      	ldr	r3, [pc, #608]	@ (80068cc <_dtoa_r+0x8d4>)
 800666a:	2200      	movs	r2, #0
 800666c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006670:	f7f9 ffc2 	bl	80005f8 <__aeabi_dmul>
 8006674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006678:	f7fa fa44 	bl	8000b04 <__aeabi_dcmpge>
 800667c:	2800      	cmp	r0, #0
 800667e:	f000 8157 	beq.w	8006930 <_dtoa_r+0x938>
 8006682:	2400      	movs	r4, #0
 8006684:	4625      	mov	r5, r4
 8006686:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006688:	43db      	mvns	r3, r3
 800668a:	9304      	str	r3, [sp, #16]
 800668c:	4656      	mov	r6, sl
 800668e:	2700      	movs	r7, #0
 8006690:	4621      	mov	r1, r4
 8006692:	4658      	mov	r0, fp
 8006694:	f000 fbb4 	bl	8006e00 <_Bfree>
 8006698:	2d00      	cmp	r5, #0
 800669a:	d0dc      	beq.n	8006656 <_dtoa_r+0x65e>
 800669c:	b12f      	cbz	r7, 80066aa <_dtoa_r+0x6b2>
 800669e:	42af      	cmp	r7, r5
 80066a0:	d003      	beq.n	80066aa <_dtoa_r+0x6b2>
 80066a2:	4639      	mov	r1, r7
 80066a4:	4658      	mov	r0, fp
 80066a6:	f000 fbab 	bl	8006e00 <_Bfree>
 80066aa:	4629      	mov	r1, r5
 80066ac:	4658      	mov	r0, fp
 80066ae:	f000 fba7 	bl	8006e00 <_Bfree>
 80066b2:	e7d0      	b.n	8006656 <_dtoa_r+0x65e>
 80066b4:	9704      	str	r7, [sp, #16]
 80066b6:	4633      	mov	r3, r6
 80066b8:	461e      	mov	r6, r3
 80066ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066be:	2a39      	cmp	r2, #57	@ 0x39
 80066c0:	d107      	bne.n	80066d2 <_dtoa_r+0x6da>
 80066c2:	459a      	cmp	sl, r3
 80066c4:	d1f8      	bne.n	80066b8 <_dtoa_r+0x6c0>
 80066c6:	9a04      	ldr	r2, [sp, #16]
 80066c8:	3201      	adds	r2, #1
 80066ca:	9204      	str	r2, [sp, #16]
 80066cc:	2230      	movs	r2, #48	@ 0x30
 80066ce:	f88a 2000 	strb.w	r2, [sl]
 80066d2:	781a      	ldrb	r2, [r3, #0]
 80066d4:	3201      	adds	r2, #1
 80066d6:	701a      	strb	r2, [r3, #0]
 80066d8:	e7bd      	b.n	8006656 <_dtoa_r+0x65e>
 80066da:	4b7b      	ldr	r3, [pc, #492]	@ (80068c8 <_dtoa_r+0x8d0>)
 80066dc:	2200      	movs	r2, #0
 80066de:	f7f9 ff8b 	bl	80005f8 <__aeabi_dmul>
 80066e2:	2200      	movs	r2, #0
 80066e4:	2300      	movs	r3, #0
 80066e6:	4604      	mov	r4, r0
 80066e8:	460d      	mov	r5, r1
 80066ea:	f7fa f9ed 	bl	8000ac8 <__aeabi_dcmpeq>
 80066ee:	2800      	cmp	r0, #0
 80066f0:	f43f aebb 	beq.w	800646a <_dtoa_r+0x472>
 80066f4:	e6f0      	b.n	80064d8 <_dtoa_r+0x4e0>
 80066f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80066f8:	2a00      	cmp	r2, #0
 80066fa:	f000 80db 	beq.w	80068b4 <_dtoa_r+0x8bc>
 80066fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006700:	2a01      	cmp	r2, #1
 8006702:	f300 80bf 	bgt.w	8006884 <_dtoa_r+0x88c>
 8006706:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006708:	2a00      	cmp	r2, #0
 800670a:	f000 80b7 	beq.w	800687c <_dtoa_r+0x884>
 800670e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006712:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006714:	4646      	mov	r6, r8
 8006716:	9a08      	ldr	r2, [sp, #32]
 8006718:	2101      	movs	r1, #1
 800671a:	441a      	add	r2, r3
 800671c:	4658      	mov	r0, fp
 800671e:	4498      	add	r8, r3
 8006720:	9208      	str	r2, [sp, #32]
 8006722:	f000 fc6b 	bl	8006ffc <__i2b>
 8006726:	4605      	mov	r5, r0
 8006728:	b15e      	cbz	r6, 8006742 <_dtoa_r+0x74a>
 800672a:	9b08      	ldr	r3, [sp, #32]
 800672c:	2b00      	cmp	r3, #0
 800672e:	dd08      	ble.n	8006742 <_dtoa_r+0x74a>
 8006730:	42b3      	cmp	r3, r6
 8006732:	9a08      	ldr	r2, [sp, #32]
 8006734:	bfa8      	it	ge
 8006736:	4633      	movge	r3, r6
 8006738:	eba8 0803 	sub.w	r8, r8, r3
 800673c:	1af6      	subs	r6, r6, r3
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	9308      	str	r3, [sp, #32]
 8006742:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006744:	b1f3      	cbz	r3, 8006784 <_dtoa_r+0x78c>
 8006746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 80b7 	beq.w	80068bc <_dtoa_r+0x8c4>
 800674e:	b18c      	cbz	r4, 8006774 <_dtoa_r+0x77c>
 8006750:	4629      	mov	r1, r5
 8006752:	4622      	mov	r2, r4
 8006754:	4658      	mov	r0, fp
 8006756:	f000 fd11 	bl	800717c <__pow5mult>
 800675a:	464a      	mov	r2, r9
 800675c:	4601      	mov	r1, r0
 800675e:	4605      	mov	r5, r0
 8006760:	4658      	mov	r0, fp
 8006762:	f000 fc61 	bl	8007028 <__multiply>
 8006766:	4649      	mov	r1, r9
 8006768:	9004      	str	r0, [sp, #16]
 800676a:	4658      	mov	r0, fp
 800676c:	f000 fb48 	bl	8006e00 <_Bfree>
 8006770:	9b04      	ldr	r3, [sp, #16]
 8006772:	4699      	mov	r9, r3
 8006774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006776:	1b1a      	subs	r2, r3, r4
 8006778:	d004      	beq.n	8006784 <_dtoa_r+0x78c>
 800677a:	4649      	mov	r1, r9
 800677c:	4658      	mov	r0, fp
 800677e:	f000 fcfd 	bl	800717c <__pow5mult>
 8006782:	4681      	mov	r9, r0
 8006784:	2101      	movs	r1, #1
 8006786:	4658      	mov	r0, fp
 8006788:	f000 fc38 	bl	8006ffc <__i2b>
 800678c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800678e:	4604      	mov	r4, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	f000 81cf 	beq.w	8006b34 <_dtoa_r+0xb3c>
 8006796:	461a      	mov	r2, r3
 8006798:	4601      	mov	r1, r0
 800679a:	4658      	mov	r0, fp
 800679c:	f000 fcee 	bl	800717c <__pow5mult>
 80067a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	4604      	mov	r4, r0
 80067a6:	f300 8095 	bgt.w	80068d4 <_dtoa_r+0x8dc>
 80067aa:	9b02      	ldr	r3, [sp, #8]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f040 8087 	bne.w	80068c0 <_dtoa_r+0x8c8>
 80067b2:	9b03      	ldr	r3, [sp, #12]
 80067b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f040 8089 	bne.w	80068d0 <_dtoa_r+0x8d8>
 80067be:	9b03      	ldr	r3, [sp, #12]
 80067c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067c4:	0d1b      	lsrs	r3, r3, #20
 80067c6:	051b      	lsls	r3, r3, #20
 80067c8:	b12b      	cbz	r3, 80067d6 <_dtoa_r+0x7de>
 80067ca:	9b08      	ldr	r3, [sp, #32]
 80067cc:	3301      	adds	r3, #1
 80067ce:	9308      	str	r3, [sp, #32]
 80067d0:	f108 0801 	add.w	r8, r8, #1
 80067d4:	2301      	movs	r3, #1
 80067d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80067d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067da:	2b00      	cmp	r3, #0
 80067dc:	f000 81b0 	beq.w	8006b40 <_dtoa_r+0xb48>
 80067e0:	6923      	ldr	r3, [r4, #16]
 80067e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067e6:	6918      	ldr	r0, [r3, #16]
 80067e8:	f000 fbbc 	bl	8006f64 <__hi0bits>
 80067ec:	f1c0 0020 	rsb	r0, r0, #32
 80067f0:	9b08      	ldr	r3, [sp, #32]
 80067f2:	4418      	add	r0, r3
 80067f4:	f010 001f 	ands.w	r0, r0, #31
 80067f8:	d077      	beq.n	80068ea <_dtoa_r+0x8f2>
 80067fa:	f1c0 0320 	rsb	r3, r0, #32
 80067fe:	2b04      	cmp	r3, #4
 8006800:	dd6b      	ble.n	80068da <_dtoa_r+0x8e2>
 8006802:	9b08      	ldr	r3, [sp, #32]
 8006804:	f1c0 001c 	rsb	r0, r0, #28
 8006808:	4403      	add	r3, r0
 800680a:	4480      	add	r8, r0
 800680c:	4406      	add	r6, r0
 800680e:	9308      	str	r3, [sp, #32]
 8006810:	f1b8 0f00 	cmp.w	r8, #0
 8006814:	dd05      	ble.n	8006822 <_dtoa_r+0x82a>
 8006816:	4649      	mov	r1, r9
 8006818:	4642      	mov	r2, r8
 800681a:	4658      	mov	r0, fp
 800681c:	f000 fd08 	bl	8007230 <__lshift>
 8006820:	4681      	mov	r9, r0
 8006822:	9b08      	ldr	r3, [sp, #32]
 8006824:	2b00      	cmp	r3, #0
 8006826:	dd05      	ble.n	8006834 <_dtoa_r+0x83c>
 8006828:	4621      	mov	r1, r4
 800682a:	461a      	mov	r2, r3
 800682c:	4658      	mov	r0, fp
 800682e:	f000 fcff 	bl	8007230 <__lshift>
 8006832:	4604      	mov	r4, r0
 8006834:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006836:	2b00      	cmp	r3, #0
 8006838:	d059      	beq.n	80068ee <_dtoa_r+0x8f6>
 800683a:	4621      	mov	r1, r4
 800683c:	4648      	mov	r0, r9
 800683e:	f000 fd63 	bl	8007308 <__mcmp>
 8006842:	2800      	cmp	r0, #0
 8006844:	da53      	bge.n	80068ee <_dtoa_r+0x8f6>
 8006846:	1e7b      	subs	r3, r7, #1
 8006848:	9304      	str	r3, [sp, #16]
 800684a:	4649      	mov	r1, r9
 800684c:	2300      	movs	r3, #0
 800684e:	220a      	movs	r2, #10
 8006850:	4658      	mov	r0, fp
 8006852:	f000 faf7 	bl	8006e44 <__multadd>
 8006856:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006858:	4681      	mov	r9, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 8172 	beq.w	8006b44 <_dtoa_r+0xb4c>
 8006860:	2300      	movs	r3, #0
 8006862:	4629      	mov	r1, r5
 8006864:	220a      	movs	r2, #10
 8006866:	4658      	mov	r0, fp
 8006868:	f000 faec 	bl	8006e44 <__multadd>
 800686c:	9b00      	ldr	r3, [sp, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	4605      	mov	r5, r0
 8006872:	dc67      	bgt.n	8006944 <_dtoa_r+0x94c>
 8006874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006876:	2b02      	cmp	r3, #2
 8006878:	dc41      	bgt.n	80068fe <_dtoa_r+0x906>
 800687a:	e063      	b.n	8006944 <_dtoa_r+0x94c>
 800687c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800687e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006882:	e746      	b.n	8006712 <_dtoa_r+0x71a>
 8006884:	9b07      	ldr	r3, [sp, #28]
 8006886:	1e5c      	subs	r4, r3, #1
 8006888:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800688a:	42a3      	cmp	r3, r4
 800688c:	bfbf      	itttt	lt
 800688e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006890:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006892:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006894:	1ae3      	sublt	r3, r4, r3
 8006896:	bfb4      	ite	lt
 8006898:	18d2      	addlt	r2, r2, r3
 800689a:	1b1c      	subge	r4, r3, r4
 800689c:	9b07      	ldr	r3, [sp, #28]
 800689e:	bfbc      	itt	lt
 80068a0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80068a2:	2400      	movlt	r4, #0
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	bfb5      	itete	lt
 80068a8:	eba8 0603 	sublt.w	r6, r8, r3
 80068ac:	9b07      	ldrge	r3, [sp, #28]
 80068ae:	2300      	movlt	r3, #0
 80068b0:	4646      	movge	r6, r8
 80068b2:	e730      	b.n	8006716 <_dtoa_r+0x71e>
 80068b4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80068b6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80068b8:	4646      	mov	r6, r8
 80068ba:	e735      	b.n	8006728 <_dtoa_r+0x730>
 80068bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068be:	e75c      	b.n	800677a <_dtoa_r+0x782>
 80068c0:	2300      	movs	r3, #0
 80068c2:	e788      	b.n	80067d6 <_dtoa_r+0x7de>
 80068c4:	3fe00000 	.word	0x3fe00000
 80068c8:	40240000 	.word	0x40240000
 80068cc:	40140000 	.word	0x40140000
 80068d0:	9b02      	ldr	r3, [sp, #8]
 80068d2:	e780      	b.n	80067d6 <_dtoa_r+0x7de>
 80068d4:	2300      	movs	r3, #0
 80068d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80068d8:	e782      	b.n	80067e0 <_dtoa_r+0x7e8>
 80068da:	d099      	beq.n	8006810 <_dtoa_r+0x818>
 80068dc:	9a08      	ldr	r2, [sp, #32]
 80068de:	331c      	adds	r3, #28
 80068e0:	441a      	add	r2, r3
 80068e2:	4498      	add	r8, r3
 80068e4:	441e      	add	r6, r3
 80068e6:	9208      	str	r2, [sp, #32]
 80068e8:	e792      	b.n	8006810 <_dtoa_r+0x818>
 80068ea:	4603      	mov	r3, r0
 80068ec:	e7f6      	b.n	80068dc <_dtoa_r+0x8e4>
 80068ee:	9b07      	ldr	r3, [sp, #28]
 80068f0:	9704      	str	r7, [sp, #16]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	dc20      	bgt.n	8006938 <_dtoa_r+0x940>
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	dd1e      	ble.n	800693c <_dtoa_r+0x944>
 80068fe:	9b00      	ldr	r3, [sp, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	f47f aec0 	bne.w	8006686 <_dtoa_r+0x68e>
 8006906:	4621      	mov	r1, r4
 8006908:	2205      	movs	r2, #5
 800690a:	4658      	mov	r0, fp
 800690c:	f000 fa9a 	bl	8006e44 <__multadd>
 8006910:	4601      	mov	r1, r0
 8006912:	4604      	mov	r4, r0
 8006914:	4648      	mov	r0, r9
 8006916:	f000 fcf7 	bl	8007308 <__mcmp>
 800691a:	2800      	cmp	r0, #0
 800691c:	f77f aeb3 	ble.w	8006686 <_dtoa_r+0x68e>
 8006920:	4656      	mov	r6, sl
 8006922:	2331      	movs	r3, #49	@ 0x31
 8006924:	f806 3b01 	strb.w	r3, [r6], #1
 8006928:	9b04      	ldr	r3, [sp, #16]
 800692a:	3301      	adds	r3, #1
 800692c:	9304      	str	r3, [sp, #16]
 800692e:	e6ae      	b.n	800668e <_dtoa_r+0x696>
 8006930:	9c07      	ldr	r4, [sp, #28]
 8006932:	9704      	str	r7, [sp, #16]
 8006934:	4625      	mov	r5, r4
 8006936:	e7f3      	b.n	8006920 <_dtoa_r+0x928>
 8006938:	9b07      	ldr	r3, [sp, #28]
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800693e:	2b00      	cmp	r3, #0
 8006940:	f000 8104 	beq.w	8006b4c <_dtoa_r+0xb54>
 8006944:	2e00      	cmp	r6, #0
 8006946:	dd05      	ble.n	8006954 <_dtoa_r+0x95c>
 8006948:	4629      	mov	r1, r5
 800694a:	4632      	mov	r2, r6
 800694c:	4658      	mov	r0, fp
 800694e:	f000 fc6f 	bl	8007230 <__lshift>
 8006952:	4605      	mov	r5, r0
 8006954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006956:	2b00      	cmp	r3, #0
 8006958:	d05a      	beq.n	8006a10 <_dtoa_r+0xa18>
 800695a:	6869      	ldr	r1, [r5, #4]
 800695c:	4658      	mov	r0, fp
 800695e:	f000 fa0f 	bl	8006d80 <_Balloc>
 8006962:	4606      	mov	r6, r0
 8006964:	b928      	cbnz	r0, 8006972 <_dtoa_r+0x97a>
 8006966:	4b84      	ldr	r3, [pc, #528]	@ (8006b78 <_dtoa_r+0xb80>)
 8006968:	4602      	mov	r2, r0
 800696a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800696e:	f7ff bb5a 	b.w	8006026 <_dtoa_r+0x2e>
 8006972:	692a      	ldr	r2, [r5, #16]
 8006974:	3202      	adds	r2, #2
 8006976:	0092      	lsls	r2, r2, #2
 8006978:	f105 010c 	add.w	r1, r5, #12
 800697c:	300c      	adds	r0, #12
 800697e:	f001 ff75 	bl	800886c <memcpy>
 8006982:	2201      	movs	r2, #1
 8006984:	4631      	mov	r1, r6
 8006986:	4658      	mov	r0, fp
 8006988:	f000 fc52 	bl	8007230 <__lshift>
 800698c:	f10a 0301 	add.w	r3, sl, #1
 8006990:	9307      	str	r3, [sp, #28]
 8006992:	9b00      	ldr	r3, [sp, #0]
 8006994:	4453      	add	r3, sl
 8006996:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006998:	9b02      	ldr	r3, [sp, #8]
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	462f      	mov	r7, r5
 80069a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80069a2:	4605      	mov	r5, r0
 80069a4:	9b07      	ldr	r3, [sp, #28]
 80069a6:	4621      	mov	r1, r4
 80069a8:	3b01      	subs	r3, #1
 80069aa:	4648      	mov	r0, r9
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	f7ff fa9b 	bl	8005ee8 <quorem>
 80069b2:	4639      	mov	r1, r7
 80069b4:	9002      	str	r0, [sp, #8]
 80069b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80069ba:	4648      	mov	r0, r9
 80069bc:	f000 fca4 	bl	8007308 <__mcmp>
 80069c0:	462a      	mov	r2, r5
 80069c2:	9008      	str	r0, [sp, #32]
 80069c4:	4621      	mov	r1, r4
 80069c6:	4658      	mov	r0, fp
 80069c8:	f000 fcba 	bl	8007340 <__mdiff>
 80069cc:	68c2      	ldr	r2, [r0, #12]
 80069ce:	4606      	mov	r6, r0
 80069d0:	bb02      	cbnz	r2, 8006a14 <_dtoa_r+0xa1c>
 80069d2:	4601      	mov	r1, r0
 80069d4:	4648      	mov	r0, r9
 80069d6:	f000 fc97 	bl	8007308 <__mcmp>
 80069da:	4602      	mov	r2, r0
 80069dc:	4631      	mov	r1, r6
 80069de:	4658      	mov	r0, fp
 80069e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80069e2:	f000 fa0d 	bl	8006e00 <_Bfree>
 80069e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80069ea:	9e07      	ldr	r6, [sp, #28]
 80069ec:	ea43 0102 	orr.w	r1, r3, r2
 80069f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069f2:	4319      	orrs	r1, r3
 80069f4:	d110      	bne.n	8006a18 <_dtoa_r+0xa20>
 80069f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80069fa:	d029      	beq.n	8006a50 <_dtoa_r+0xa58>
 80069fc:	9b08      	ldr	r3, [sp, #32]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	dd02      	ble.n	8006a08 <_dtoa_r+0xa10>
 8006a02:	9b02      	ldr	r3, [sp, #8]
 8006a04:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006a08:	9b00      	ldr	r3, [sp, #0]
 8006a0a:	f883 8000 	strb.w	r8, [r3]
 8006a0e:	e63f      	b.n	8006690 <_dtoa_r+0x698>
 8006a10:	4628      	mov	r0, r5
 8006a12:	e7bb      	b.n	800698c <_dtoa_r+0x994>
 8006a14:	2201      	movs	r2, #1
 8006a16:	e7e1      	b.n	80069dc <_dtoa_r+0x9e4>
 8006a18:	9b08      	ldr	r3, [sp, #32]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	db04      	blt.n	8006a28 <_dtoa_r+0xa30>
 8006a1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a20:	430b      	orrs	r3, r1
 8006a22:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a24:	430b      	orrs	r3, r1
 8006a26:	d120      	bne.n	8006a6a <_dtoa_r+0xa72>
 8006a28:	2a00      	cmp	r2, #0
 8006a2a:	dded      	ble.n	8006a08 <_dtoa_r+0xa10>
 8006a2c:	4649      	mov	r1, r9
 8006a2e:	2201      	movs	r2, #1
 8006a30:	4658      	mov	r0, fp
 8006a32:	f000 fbfd 	bl	8007230 <__lshift>
 8006a36:	4621      	mov	r1, r4
 8006a38:	4681      	mov	r9, r0
 8006a3a:	f000 fc65 	bl	8007308 <__mcmp>
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	dc03      	bgt.n	8006a4a <_dtoa_r+0xa52>
 8006a42:	d1e1      	bne.n	8006a08 <_dtoa_r+0xa10>
 8006a44:	f018 0f01 	tst.w	r8, #1
 8006a48:	d0de      	beq.n	8006a08 <_dtoa_r+0xa10>
 8006a4a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a4e:	d1d8      	bne.n	8006a02 <_dtoa_r+0xa0a>
 8006a50:	9a00      	ldr	r2, [sp, #0]
 8006a52:	2339      	movs	r3, #57	@ 0x39
 8006a54:	7013      	strb	r3, [r2, #0]
 8006a56:	4633      	mov	r3, r6
 8006a58:	461e      	mov	r6, r3
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006a60:	2a39      	cmp	r2, #57	@ 0x39
 8006a62:	d052      	beq.n	8006b0a <_dtoa_r+0xb12>
 8006a64:	3201      	adds	r2, #1
 8006a66:	701a      	strb	r2, [r3, #0]
 8006a68:	e612      	b.n	8006690 <_dtoa_r+0x698>
 8006a6a:	2a00      	cmp	r2, #0
 8006a6c:	dd07      	ble.n	8006a7e <_dtoa_r+0xa86>
 8006a6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a72:	d0ed      	beq.n	8006a50 <_dtoa_r+0xa58>
 8006a74:	9a00      	ldr	r2, [sp, #0]
 8006a76:	f108 0301 	add.w	r3, r8, #1
 8006a7a:	7013      	strb	r3, [r2, #0]
 8006a7c:	e608      	b.n	8006690 <_dtoa_r+0x698>
 8006a7e:	9b07      	ldr	r3, [sp, #28]
 8006a80:	9a07      	ldr	r2, [sp, #28]
 8006a82:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006a86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d028      	beq.n	8006ade <_dtoa_r+0xae6>
 8006a8c:	4649      	mov	r1, r9
 8006a8e:	2300      	movs	r3, #0
 8006a90:	220a      	movs	r2, #10
 8006a92:	4658      	mov	r0, fp
 8006a94:	f000 f9d6 	bl	8006e44 <__multadd>
 8006a98:	42af      	cmp	r7, r5
 8006a9a:	4681      	mov	r9, r0
 8006a9c:	f04f 0300 	mov.w	r3, #0
 8006aa0:	f04f 020a 	mov.w	r2, #10
 8006aa4:	4639      	mov	r1, r7
 8006aa6:	4658      	mov	r0, fp
 8006aa8:	d107      	bne.n	8006aba <_dtoa_r+0xac2>
 8006aaa:	f000 f9cb 	bl	8006e44 <__multadd>
 8006aae:	4607      	mov	r7, r0
 8006ab0:	4605      	mov	r5, r0
 8006ab2:	9b07      	ldr	r3, [sp, #28]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	9307      	str	r3, [sp, #28]
 8006ab8:	e774      	b.n	80069a4 <_dtoa_r+0x9ac>
 8006aba:	f000 f9c3 	bl	8006e44 <__multadd>
 8006abe:	4629      	mov	r1, r5
 8006ac0:	4607      	mov	r7, r0
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	220a      	movs	r2, #10
 8006ac6:	4658      	mov	r0, fp
 8006ac8:	f000 f9bc 	bl	8006e44 <__multadd>
 8006acc:	4605      	mov	r5, r0
 8006ace:	e7f0      	b.n	8006ab2 <_dtoa_r+0xaba>
 8006ad0:	9b00      	ldr	r3, [sp, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	bfcc      	ite	gt
 8006ad6:	461e      	movgt	r6, r3
 8006ad8:	2601      	movle	r6, #1
 8006ada:	4456      	add	r6, sl
 8006adc:	2700      	movs	r7, #0
 8006ade:	4649      	mov	r1, r9
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	4658      	mov	r0, fp
 8006ae4:	f000 fba4 	bl	8007230 <__lshift>
 8006ae8:	4621      	mov	r1, r4
 8006aea:	4681      	mov	r9, r0
 8006aec:	f000 fc0c 	bl	8007308 <__mcmp>
 8006af0:	2800      	cmp	r0, #0
 8006af2:	dcb0      	bgt.n	8006a56 <_dtoa_r+0xa5e>
 8006af4:	d102      	bne.n	8006afc <_dtoa_r+0xb04>
 8006af6:	f018 0f01 	tst.w	r8, #1
 8006afa:	d1ac      	bne.n	8006a56 <_dtoa_r+0xa5e>
 8006afc:	4633      	mov	r3, r6
 8006afe:	461e      	mov	r6, r3
 8006b00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b04:	2a30      	cmp	r2, #48	@ 0x30
 8006b06:	d0fa      	beq.n	8006afe <_dtoa_r+0xb06>
 8006b08:	e5c2      	b.n	8006690 <_dtoa_r+0x698>
 8006b0a:	459a      	cmp	sl, r3
 8006b0c:	d1a4      	bne.n	8006a58 <_dtoa_r+0xa60>
 8006b0e:	9b04      	ldr	r3, [sp, #16]
 8006b10:	3301      	adds	r3, #1
 8006b12:	9304      	str	r3, [sp, #16]
 8006b14:	2331      	movs	r3, #49	@ 0x31
 8006b16:	f88a 3000 	strb.w	r3, [sl]
 8006b1a:	e5b9      	b.n	8006690 <_dtoa_r+0x698>
 8006b1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b1e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006b7c <_dtoa_r+0xb84>
 8006b22:	b11b      	cbz	r3, 8006b2c <_dtoa_r+0xb34>
 8006b24:	f10a 0308 	add.w	r3, sl, #8
 8006b28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b2a:	6013      	str	r3, [r2, #0]
 8006b2c:	4650      	mov	r0, sl
 8006b2e:	b019      	add	sp, #100	@ 0x64
 8006b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	f77f ae37 	ble.w	80067aa <_dtoa_r+0x7b2>
 8006b3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b40:	2001      	movs	r0, #1
 8006b42:	e655      	b.n	80067f0 <_dtoa_r+0x7f8>
 8006b44:	9b00      	ldr	r3, [sp, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f77f aed6 	ble.w	80068f8 <_dtoa_r+0x900>
 8006b4c:	4656      	mov	r6, sl
 8006b4e:	4621      	mov	r1, r4
 8006b50:	4648      	mov	r0, r9
 8006b52:	f7ff f9c9 	bl	8005ee8 <quorem>
 8006b56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006b5a:	f806 8b01 	strb.w	r8, [r6], #1
 8006b5e:	9b00      	ldr	r3, [sp, #0]
 8006b60:	eba6 020a 	sub.w	r2, r6, sl
 8006b64:	4293      	cmp	r3, r2
 8006b66:	ddb3      	ble.n	8006ad0 <_dtoa_r+0xad8>
 8006b68:	4649      	mov	r1, r9
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	220a      	movs	r2, #10
 8006b6e:	4658      	mov	r0, fp
 8006b70:	f000 f968 	bl	8006e44 <__multadd>
 8006b74:	4681      	mov	r9, r0
 8006b76:	e7ea      	b.n	8006b4e <_dtoa_r+0xb56>
 8006b78:	080096c1 	.word	0x080096c1
 8006b7c:	08009645 	.word	0x08009645

08006b80 <_free_r>:
 8006b80:	b538      	push	{r3, r4, r5, lr}
 8006b82:	4605      	mov	r5, r0
 8006b84:	2900      	cmp	r1, #0
 8006b86:	d041      	beq.n	8006c0c <_free_r+0x8c>
 8006b88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b8c:	1f0c      	subs	r4, r1, #4
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	bfb8      	it	lt
 8006b92:	18e4      	addlt	r4, r4, r3
 8006b94:	f000 f8e8 	bl	8006d68 <__malloc_lock>
 8006b98:	4a1d      	ldr	r2, [pc, #116]	@ (8006c10 <_free_r+0x90>)
 8006b9a:	6813      	ldr	r3, [r2, #0]
 8006b9c:	b933      	cbnz	r3, 8006bac <_free_r+0x2c>
 8006b9e:	6063      	str	r3, [r4, #4]
 8006ba0:	6014      	str	r4, [r2, #0]
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ba8:	f000 b8e4 	b.w	8006d74 <__malloc_unlock>
 8006bac:	42a3      	cmp	r3, r4
 8006bae:	d908      	bls.n	8006bc2 <_free_r+0x42>
 8006bb0:	6820      	ldr	r0, [r4, #0]
 8006bb2:	1821      	adds	r1, r4, r0
 8006bb4:	428b      	cmp	r3, r1
 8006bb6:	bf01      	itttt	eq
 8006bb8:	6819      	ldreq	r1, [r3, #0]
 8006bba:	685b      	ldreq	r3, [r3, #4]
 8006bbc:	1809      	addeq	r1, r1, r0
 8006bbe:	6021      	streq	r1, [r4, #0]
 8006bc0:	e7ed      	b.n	8006b9e <_free_r+0x1e>
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	b10b      	cbz	r3, 8006bcc <_free_r+0x4c>
 8006bc8:	42a3      	cmp	r3, r4
 8006bca:	d9fa      	bls.n	8006bc2 <_free_r+0x42>
 8006bcc:	6811      	ldr	r1, [r2, #0]
 8006bce:	1850      	adds	r0, r2, r1
 8006bd0:	42a0      	cmp	r0, r4
 8006bd2:	d10b      	bne.n	8006bec <_free_r+0x6c>
 8006bd4:	6820      	ldr	r0, [r4, #0]
 8006bd6:	4401      	add	r1, r0
 8006bd8:	1850      	adds	r0, r2, r1
 8006bda:	4283      	cmp	r3, r0
 8006bdc:	6011      	str	r1, [r2, #0]
 8006bde:	d1e0      	bne.n	8006ba2 <_free_r+0x22>
 8006be0:	6818      	ldr	r0, [r3, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	6053      	str	r3, [r2, #4]
 8006be6:	4408      	add	r0, r1
 8006be8:	6010      	str	r0, [r2, #0]
 8006bea:	e7da      	b.n	8006ba2 <_free_r+0x22>
 8006bec:	d902      	bls.n	8006bf4 <_free_r+0x74>
 8006bee:	230c      	movs	r3, #12
 8006bf0:	602b      	str	r3, [r5, #0]
 8006bf2:	e7d6      	b.n	8006ba2 <_free_r+0x22>
 8006bf4:	6820      	ldr	r0, [r4, #0]
 8006bf6:	1821      	adds	r1, r4, r0
 8006bf8:	428b      	cmp	r3, r1
 8006bfa:	bf04      	itt	eq
 8006bfc:	6819      	ldreq	r1, [r3, #0]
 8006bfe:	685b      	ldreq	r3, [r3, #4]
 8006c00:	6063      	str	r3, [r4, #4]
 8006c02:	bf04      	itt	eq
 8006c04:	1809      	addeq	r1, r1, r0
 8006c06:	6021      	streq	r1, [r4, #0]
 8006c08:	6054      	str	r4, [r2, #4]
 8006c0a:	e7ca      	b.n	8006ba2 <_free_r+0x22>
 8006c0c:	bd38      	pop	{r3, r4, r5, pc}
 8006c0e:	bf00      	nop
 8006c10:	2000042c 	.word	0x2000042c

08006c14 <malloc>:
 8006c14:	4b02      	ldr	r3, [pc, #8]	@ (8006c20 <malloc+0xc>)
 8006c16:	4601      	mov	r1, r0
 8006c18:	6818      	ldr	r0, [r3, #0]
 8006c1a:	f000 b825 	b.w	8006c68 <_malloc_r>
 8006c1e:	bf00      	nop
 8006c20:	20000018 	.word	0x20000018

08006c24 <sbrk_aligned>:
 8006c24:	b570      	push	{r4, r5, r6, lr}
 8006c26:	4e0f      	ldr	r6, [pc, #60]	@ (8006c64 <sbrk_aligned+0x40>)
 8006c28:	460c      	mov	r4, r1
 8006c2a:	6831      	ldr	r1, [r6, #0]
 8006c2c:	4605      	mov	r5, r0
 8006c2e:	b911      	cbnz	r1, 8006c36 <sbrk_aligned+0x12>
 8006c30:	f001 fe0c 	bl	800884c <_sbrk_r>
 8006c34:	6030      	str	r0, [r6, #0]
 8006c36:	4621      	mov	r1, r4
 8006c38:	4628      	mov	r0, r5
 8006c3a:	f001 fe07 	bl	800884c <_sbrk_r>
 8006c3e:	1c43      	adds	r3, r0, #1
 8006c40:	d103      	bne.n	8006c4a <sbrk_aligned+0x26>
 8006c42:	f04f 34ff 	mov.w	r4, #4294967295
 8006c46:	4620      	mov	r0, r4
 8006c48:	bd70      	pop	{r4, r5, r6, pc}
 8006c4a:	1cc4      	adds	r4, r0, #3
 8006c4c:	f024 0403 	bic.w	r4, r4, #3
 8006c50:	42a0      	cmp	r0, r4
 8006c52:	d0f8      	beq.n	8006c46 <sbrk_aligned+0x22>
 8006c54:	1a21      	subs	r1, r4, r0
 8006c56:	4628      	mov	r0, r5
 8006c58:	f001 fdf8 	bl	800884c <_sbrk_r>
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	d1f2      	bne.n	8006c46 <sbrk_aligned+0x22>
 8006c60:	e7ef      	b.n	8006c42 <sbrk_aligned+0x1e>
 8006c62:	bf00      	nop
 8006c64:	20000428 	.word	0x20000428

08006c68 <_malloc_r>:
 8006c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c6c:	1ccd      	adds	r5, r1, #3
 8006c6e:	f025 0503 	bic.w	r5, r5, #3
 8006c72:	3508      	adds	r5, #8
 8006c74:	2d0c      	cmp	r5, #12
 8006c76:	bf38      	it	cc
 8006c78:	250c      	movcc	r5, #12
 8006c7a:	2d00      	cmp	r5, #0
 8006c7c:	4606      	mov	r6, r0
 8006c7e:	db01      	blt.n	8006c84 <_malloc_r+0x1c>
 8006c80:	42a9      	cmp	r1, r5
 8006c82:	d904      	bls.n	8006c8e <_malloc_r+0x26>
 8006c84:	230c      	movs	r3, #12
 8006c86:	6033      	str	r3, [r6, #0]
 8006c88:	2000      	movs	r0, #0
 8006c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d64 <_malloc_r+0xfc>
 8006c92:	f000 f869 	bl	8006d68 <__malloc_lock>
 8006c96:	f8d8 3000 	ldr.w	r3, [r8]
 8006c9a:	461c      	mov	r4, r3
 8006c9c:	bb44      	cbnz	r4, 8006cf0 <_malloc_r+0x88>
 8006c9e:	4629      	mov	r1, r5
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	f7ff ffbf 	bl	8006c24 <sbrk_aligned>
 8006ca6:	1c43      	adds	r3, r0, #1
 8006ca8:	4604      	mov	r4, r0
 8006caa:	d158      	bne.n	8006d5e <_malloc_r+0xf6>
 8006cac:	f8d8 4000 	ldr.w	r4, [r8]
 8006cb0:	4627      	mov	r7, r4
 8006cb2:	2f00      	cmp	r7, #0
 8006cb4:	d143      	bne.n	8006d3e <_malloc_r+0xd6>
 8006cb6:	2c00      	cmp	r4, #0
 8006cb8:	d04b      	beq.n	8006d52 <_malloc_r+0xea>
 8006cba:	6823      	ldr	r3, [r4, #0]
 8006cbc:	4639      	mov	r1, r7
 8006cbe:	4630      	mov	r0, r6
 8006cc0:	eb04 0903 	add.w	r9, r4, r3
 8006cc4:	f001 fdc2 	bl	800884c <_sbrk_r>
 8006cc8:	4581      	cmp	r9, r0
 8006cca:	d142      	bne.n	8006d52 <_malloc_r+0xea>
 8006ccc:	6821      	ldr	r1, [r4, #0]
 8006cce:	1a6d      	subs	r5, r5, r1
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f7ff ffa6 	bl	8006c24 <sbrk_aligned>
 8006cd8:	3001      	adds	r0, #1
 8006cda:	d03a      	beq.n	8006d52 <_malloc_r+0xea>
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	442b      	add	r3, r5
 8006ce0:	6023      	str	r3, [r4, #0]
 8006ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ce6:	685a      	ldr	r2, [r3, #4]
 8006ce8:	bb62      	cbnz	r2, 8006d44 <_malloc_r+0xdc>
 8006cea:	f8c8 7000 	str.w	r7, [r8]
 8006cee:	e00f      	b.n	8006d10 <_malloc_r+0xa8>
 8006cf0:	6822      	ldr	r2, [r4, #0]
 8006cf2:	1b52      	subs	r2, r2, r5
 8006cf4:	d420      	bmi.n	8006d38 <_malloc_r+0xd0>
 8006cf6:	2a0b      	cmp	r2, #11
 8006cf8:	d917      	bls.n	8006d2a <_malloc_r+0xc2>
 8006cfa:	1961      	adds	r1, r4, r5
 8006cfc:	42a3      	cmp	r3, r4
 8006cfe:	6025      	str	r5, [r4, #0]
 8006d00:	bf18      	it	ne
 8006d02:	6059      	strne	r1, [r3, #4]
 8006d04:	6863      	ldr	r3, [r4, #4]
 8006d06:	bf08      	it	eq
 8006d08:	f8c8 1000 	streq.w	r1, [r8]
 8006d0c:	5162      	str	r2, [r4, r5]
 8006d0e:	604b      	str	r3, [r1, #4]
 8006d10:	4630      	mov	r0, r6
 8006d12:	f000 f82f 	bl	8006d74 <__malloc_unlock>
 8006d16:	f104 000b 	add.w	r0, r4, #11
 8006d1a:	1d23      	adds	r3, r4, #4
 8006d1c:	f020 0007 	bic.w	r0, r0, #7
 8006d20:	1ac2      	subs	r2, r0, r3
 8006d22:	bf1c      	itt	ne
 8006d24:	1a1b      	subne	r3, r3, r0
 8006d26:	50a3      	strne	r3, [r4, r2]
 8006d28:	e7af      	b.n	8006c8a <_malloc_r+0x22>
 8006d2a:	6862      	ldr	r2, [r4, #4]
 8006d2c:	42a3      	cmp	r3, r4
 8006d2e:	bf0c      	ite	eq
 8006d30:	f8c8 2000 	streq.w	r2, [r8]
 8006d34:	605a      	strne	r2, [r3, #4]
 8006d36:	e7eb      	b.n	8006d10 <_malloc_r+0xa8>
 8006d38:	4623      	mov	r3, r4
 8006d3a:	6864      	ldr	r4, [r4, #4]
 8006d3c:	e7ae      	b.n	8006c9c <_malloc_r+0x34>
 8006d3e:	463c      	mov	r4, r7
 8006d40:	687f      	ldr	r7, [r7, #4]
 8006d42:	e7b6      	b.n	8006cb2 <_malloc_r+0x4a>
 8006d44:	461a      	mov	r2, r3
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	42a3      	cmp	r3, r4
 8006d4a:	d1fb      	bne.n	8006d44 <_malloc_r+0xdc>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	6053      	str	r3, [r2, #4]
 8006d50:	e7de      	b.n	8006d10 <_malloc_r+0xa8>
 8006d52:	230c      	movs	r3, #12
 8006d54:	6033      	str	r3, [r6, #0]
 8006d56:	4630      	mov	r0, r6
 8006d58:	f000 f80c 	bl	8006d74 <__malloc_unlock>
 8006d5c:	e794      	b.n	8006c88 <_malloc_r+0x20>
 8006d5e:	6005      	str	r5, [r0, #0]
 8006d60:	e7d6      	b.n	8006d10 <_malloc_r+0xa8>
 8006d62:	bf00      	nop
 8006d64:	2000042c 	.word	0x2000042c

08006d68 <__malloc_lock>:
 8006d68:	4801      	ldr	r0, [pc, #4]	@ (8006d70 <__malloc_lock+0x8>)
 8006d6a:	f7ff b8b4 	b.w	8005ed6 <__retarget_lock_acquire_recursive>
 8006d6e:	bf00      	nop
 8006d70:	20000424 	.word	0x20000424

08006d74 <__malloc_unlock>:
 8006d74:	4801      	ldr	r0, [pc, #4]	@ (8006d7c <__malloc_unlock+0x8>)
 8006d76:	f7ff b8af 	b.w	8005ed8 <__retarget_lock_release_recursive>
 8006d7a:	bf00      	nop
 8006d7c:	20000424 	.word	0x20000424

08006d80 <_Balloc>:
 8006d80:	b570      	push	{r4, r5, r6, lr}
 8006d82:	69c6      	ldr	r6, [r0, #28]
 8006d84:	4604      	mov	r4, r0
 8006d86:	460d      	mov	r5, r1
 8006d88:	b976      	cbnz	r6, 8006da8 <_Balloc+0x28>
 8006d8a:	2010      	movs	r0, #16
 8006d8c:	f7ff ff42 	bl	8006c14 <malloc>
 8006d90:	4602      	mov	r2, r0
 8006d92:	61e0      	str	r0, [r4, #28]
 8006d94:	b920      	cbnz	r0, 8006da0 <_Balloc+0x20>
 8006d96:	4b18      	ldr	r3, [pc, #96]	@ (8006df8 <_Balloc+0x78>)
 8006d98:	4818      	ldr	r0, [pc, #96]	@ (8006dfc <_Balloc+0x7c>)
 8006d9a:	216b      	movs	r1, #107	@ 0x6b
 8006d9c:	f001 fd7c 	bl	8008898 <__assert_func>
 8006da0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006da4:	6006      	str	r6, [r0, #0]
 8006da6:	60c6      	str	r6, [r0, #12]
 8006da8:	69e6      	ldr	r6, [r4, #28]
 8006daa:	68f3      	ldr	r3, [r6, #12]
 8006dac:	b183      	cbz	r3, 8006dd0 <_Balloc+0x50>
 8006dae:	69e3      	ldr	r3, [r4, #28]
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006db6:	b9b8      	cbnz	r0, 8006de8 <_Balloc+0x68>
 8006db8:	2101      	movs	r1, #1
 8006dba:	fa01 f605 	lsl.w	r6, r1, r5
 8006dbe:	1d72      	adds	r2, r6, #5
 8006dc0:	0092      	lsls	r2, r2, #2
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f001 fd86 	bl	80088d4 <_calloc_r>
 8006dc8:	b160      	cbz	r0, 8006de4 <_Balloc+0x64>
 8006dca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006dce:	e00e      	b.n	8006dee <_Balloc+0x6e>
 8006dd0:	2221      	movs	r2, #33	@ 0x21
 8006dd2:	2104      	movs	r1, #4
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f001 fd7d 	bl	80088d4 <_calloc_r>
 8006dda:	69e3      	ldr	r3, [r4, #28]
 8006ddc:	60f0      	str	r0, [r6, #12]
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1e4      	bne.n	8006dae <_Balloc+0x2e>
 8006de4:	2000      	movs	r0, #0
 8006de6:	bd70      	pop	{r4, r5, r6, pc}
 8006de8:	6802      	ldr	r2, [r0, #0]
 8006dea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006dee:	2300      	movs	r3, #0
 8006df0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006df4:	e7f7      	b.n	8006de6 <_Balloc+0x66>
 8006df6:	bf00      	nop
 8006df8:	08009652 	.word	0x08009652
 8006dfc:	080096d2 	.word	0x080096d2

08006e00 <_Bfree>:
 8006e00:	b570      	push	{r4, r5, r6, lr}
 8006e02:	69c6      	ldr	r6, [r0, #28]
 8006e04:	4605      	mov	r5, r0
 8006e06:	460c      	mov	r4, r1
 8006e08:	b976      	cbnz	r6, 8006e28 <_Bfree+0x28>
 8006e0a:	2010      	movs	r0, #16
 8006e0c:	f7ff ff02 	bl	8006c14 <malloc>
 8006e10:	4602      	mov	r2, r0
 8006e12:	61e8      	str	r0, [r5, #28]
 8006e14:	b920      	cbnz	r0, 8006e20 <_Bfree+0x20>
 8006e16:	4b09      	ldr	r3, [pc, #36]	@ (8006e3c <_Bfree+0x3c>)
 8006e18:	4809      	ldr	r0, [pc, #36]	@ (8006e40 <_Bfree+0x40>)
 8006e1a:	218f      	movs	r1, #143	@ 0x8f
 8006e1c:	f001 fd3c 	bl	8008898 <__assert_func>
 8006e20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e24:	6006      	str	r6, [r0, #0]
 8006e26:	60c6      	str	r6, [r0, #12]
 8006e28:	b13c      	cbz	r4, 8006e3a <_Bfree+0x3a>
 8006e2a:	69eb      	ldr	r3, [r5, #28]
 8006e2c:	6862      	ldr	r2, [r4, #4]
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e34:	6021      	str	r1, [r4, #0]
 8006e36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	08009652 	.word	0x08009652
 8006e40:	080096d2 	.word	0x080096d2

08006e44 <__multadd>:
 8006e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e48:	690d      	ldr	r5, [r1, #16]
 8006e4a:	4607      	mov	r7, r0
 8006e4c:	460c      	mov	r4, r1
 8006e4e:	461e      	mov	r6, r3
 8006e50:	f101 0c14 	add.w	ip, r1, #20
 8006e54:	2000      	movs	r0, #0
 8006e56:	f8dc 3000 	ldr.w	r3, [ip]
 8006e5a:	b299      	uxth	r1, r3
 8006e5c:	fb02 6101 	mla	r1, r2, r1, r6
 8006e60:	0c1e      	lsrs	r6, r3, #16
 8006e62:	0c0b      	lsrs	r3, r1, #16
 8006e64:	fb02 3306 	mla	r3, r2, r6, r3
 8006e68:	b289      	uxth	r1, r1
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e70:	4285      	cmp	r5, r0
 8006e72:	f84c 1b04 	str.w	r1, [ip], #4
 8006e76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e7a:	dcec      	bgt.n	8006e56 <__multadd+0x12>
 8006e7c:	b30e      	cbz	r6, 8006ec2 <__multadd+0x7e>
 8006e7e:	68a3      	ldr	r3, [r4, #8]
 8006e80:	42ab      	cmp	r3, r5
 8006e82:	dc19      	bgt.n	8006eb8 <__multadd+0x74>
 8006e84:	6861      	ldr	r1, [r4, #4]
 8006e86:	4638      	mov	r0, r7
 8006e88:	3101      	adds	r1, #1
 8006e8a:	f7ff ff79 	bl	8006d80 <_Balloc>
 8006e8e:	4680      	mov	r8, r0
 8006e90:	b928      	cbnz	r0, 8006e9e <__multadd+0x5a>
 8006e92:	4602      	mov	r2, r0
 8006e94:	4b0c      	ldr	r3, [pc, #48]	@ (8006ec8 <__multadd+0x84>)
 8006e96:	480d      	ldr	r0, [pc, #52]	@ (8006ecc <__multadd+0x88>)
 8006e98:	21ba      	movs	r1, #186	@ 0xba
 8006e9a:	f001 fcfd 	bl	8008898 <__assert_func>
 8006e9e:	6922      	ldr	r2, [r4, #16]
 8006ea0:	3202      	adds	r2, #2
 8006ea2:	f104 010c 	add.w	r1, r4, #12
 8006ea6:	0092      	lsls	r2, r2, #2
 8006ea8:	300c      	adds	r0, #12
 8006eaa:	f001 fcdf 	bl	800886c <memcpy>
 8006eae:	4621      	mov	r1, r4
 8006eb0:	4638      	mov	r0, r7
 8006eb2:	f7ff ffa5 	bl	8006e00 <_Bfree>
 8006eb6:	4644      	mov	r4, r8
 8006eb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ebc:	3501      	adds	r5, #1
 8006ebe:	615e      	str	r6, [r3, #20]
 8006ec0:	6125      	str	r5, [r4, #16]
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec8:	080096c1 	.word	0x080096c1
 8006ecc:	080096d2 	.word	0x080096d2

08006ed0 <__s2b>:
 8006ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	4615      	mov	r5, r2
 8006ed8:	461f      	mov	r7, r3
 8006eda:	2209      	movs	r2, #9
 8006edc:	3308      	adds	r3, #8
 8006ede:	4606      	mov	r6, r0
 8006ee0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	db09      	blt.n	8006f00 <__s2b+0x30>
 8006eec:	4630      	mov	r0, r6
 8006eee:	f7ff ff47 	bl	8006d80 <_Balloc>
 8006ef2:	b940      	cbnz	r0, 8006f06 <__s2b+0x36>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	4b19      	ldr	r3, [pc, #100]	@ (8006f5c <__s2b+0x8c>)
 8006ef8:	4819      	ldr	r0, [pc, #100]	@ (8006f60 <__s2b+0x90>)
 8006efa:	21d3      	movs	r1, #211	@ 0xd3
 8006efc:	f001 fccc 	bl	8008898 <__assert_func>
 8006f00:	0052      	lsls	r2, r2, #1
 8006f02:	3101      	adds	r1, #1
 8006f04:	e7f0      	b.n	8006ee8 <__s2b+0x18>
 8006f06:	9b08      	ldr	r3, [sp, #32]
 8006f08:	6143      	str	r3, [r0, #20]
 8006f0a:	2d09      	cmp	r5, #9
 8006f0c:	f04f 0301 	mov.w	r3, #1
 8006f10:	6103      	str	r3, [r0, #16]
 8006f12:	dd16      	ble.n	8006f42 <__s2b+0x72>
 8006f14:	f104 0909 	add.w	r9, r4, #9
 8006f18:	46c8      	mov	r8, r9
 8006f1a:	442c      	add	r4, r5
 8006f1c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006f20:	4601      	mov	r1, r0
 8006f22:	3b30      	subs	r3, #48	@ 0x30
 8006f24:	220a      	movs	r2, #10
 8006f26:	4630      	mov	r0, r6
 8006f28:	f7ff ff8c 	bl	8006e44 <__multadd>
 8006f2c:	45a0      	cmp	r8, r4
 8006f2e:	d1f5      	bne.n	8006f1c <__s2b+0x4c>
 8006f30:	f1a5 0408 	sub.w	r4, r5, #8
 8006f34:	444c      	add	r4, r9
 8006f36:	1b2d      	subs	r5, r5, r4
 8006f38:	1963      	adds	r3, r4, r5
 8006f3a:	42bb      	cmp	r3, r7
 8006f3c:	db04      	blt.n	8006f48 <__s2b+0x78>
 8006f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f42:	340a      	adds	r4, #10
 8006f44:	2509      	movs	r5, #9
 8006f46:	e7f6      	b.n	8006f36 <__s2b+0x66>
 8006f48:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f4c:	4601      	mov	r1, r0
 8006f4e:	3b30      	subs	r3, #48	@ 0x30
 8006f50:	220a      	movs	r2, #10
 8006f52:	4630      	mov	r0, r6
 8006f54:	f7ff ff76 	bl	8006e44 <__multadd>
 8006f58:	e7ee      	b.n	8006f38 <__s2b+0x68>
 8006f5a:	bf00      	nop
 8006f5c:	080096c1 	.word	0x080096c1
 8006f60:	080096d2 	.word	0x080096d2

08006f64 <__hi0bits>:
 8006f64:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006f68:	4603      	mov	r3, r0
 8006f6a:	bf36      	itet	cc
 8006f6c:	0403      	lslcc	r3, r0, #16
 8006f6e:	2000      	movcs	r0, #0
 8006f70:	2010      	movcc	r0, #16
 8006f72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f76:	bf3c      	itt	cc
 8006f78:	021b      	lslcc	r3, r3, #8
 8006f7a:	3008      	addcc	r0, #8
 8006f7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f80:	bf3c      	itt	cc
 8006f82:	011b      	lslcc	r3, r3, #4
 8006f84:	3004      	addcc	r0, #4
 8006f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f8a:	bf3c      	itt	cc
 8006f8c:	009b      	lslcc	r3, r3, #2
 8006f8e:	3002      	addcc	r0, #2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	db05      	blt.n	8006fa0 <__hi0bits+0x3c>
 8006f94:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f98:	f100 0001 	add.w	r0, r0, #1
 8006f9c:	bf08      	it	eq
 8006f9e:	2020      	moveq	r0, #32
 8006fa0:	4770      	bx	lr

08006fa2 <__lo0bits>:
 8006fa2:	6803      	ldr	r3, [r0, #0]
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	f013 0007 	ands.w	r0, r3, #7
 8006faa:	d00b      	beq.n	8006fc4 <__lo0bits+0x22>
 8006fac:	07d9      	lsls	r1, r3, #31
 8006fae:	d421      	bmi.n	8006ff4 <__lo0bits+0x52>
 8006fb0:	0798      	lsls	r0, r3, #30
 8006fb2:	bf49      	itett	mi
 8006fb4:	085b      	lsrmi	r3, r3, #1
 8006fb6:	089b      	lsrpl	r3, r3, #2
 8006fb8:	2001      	movmi	r0, #1
 8006fba:	6013      	strmi	r3, [r2, #0]
 8006fbc:	bf5c      	itt	pl
 8006fbe:	6013      	strpl	r3, [r2, #0]
 8006fc0:	2002      	movpl	r0, #2
 8006fc2:	4770      	bx	lr
 8006fc4:	b299      	uxth	r1, r3
 8006fc6:	b909      	cbnz	r1, 8006fcc <__lo0bits+0x2a>
 8006fc8:	0c1b      	lsrs	r3, r3, #16
 8006fca:	2010      	movs	r0, #16
 8006fcc:	b2d9      	uxtb	r1, r3
 8006fce:	b909      	cbnz	r1, 8006fd4 <__lo0bits+0x32>
 8006fd0:	3008      	adds	r0, #8
 8006fd2:	0a1b      	lsrs	r3, r3, #8
 8006fd4:	0719      	lsls	r1, r3, #28
 8006fd6:	bf04      	itt	eq
 8006fd8:	091b      	lsreq	r3, r3, #4
 8006fda:	3004      	addeq	r0, #4
 8006fdc:	0799      	lsls	r1, r3, #30
 8006fde:	bf04      	itt	eq
 8006fe0:	089b      	lsreq	r3, r3, #2
 8006fe2:	3002      	addeq	r0, #2
 8006fe4:	07d9      	lsls	r1, r3, #31
 8006fe6:	d403      	bmi.n	8006ff0 <__lo0bits+0x4e>
 8006fe8:	085b      	lsrs	r3, r3, #1
 8006fea:	f100 0001 	add.w	r0, r0, #1
 8006fee:	d003      	beq.n	8006ff8 <__lo0bits+0x56>
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	4770      	bx	lr
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	4770      	bx	lr
 8006ff8:	2020      	movs	r0, #32
 8006ffa:	4770      	bx	lr

08006ffc <__i2b>:
 8006ffc:	b510      	push	{r4, lr}
 8006ffe:	460c      	mov	r4, r1
 8007000:	2101      	movs	r1, #1
 8007002:	f7ff febd 	bl	8006d80 <_Balloc>
 8007006:	4602      	mov	r2, r0
 8007008:	b928      	cbnz	r0, 8007016 <__i2b+0x1a>
 800700a:	4b05      	ldr	r3, [pc, #20]	@ (8007020 <__i2b+0x24>)
 800700c:	4805      	ldr	r0, [pc, #20]	@ (8007024 <__i2b+0x28>)
 800700e:	f240 1145 	movw	r1, #325	@ 0x145
 8007012:	f001 fc41 	bl	8008898 <__assert_func>
 8007016:	2301      	movs	r3, #1
 8007018:	6144      	str	r4, [r0, #20]
 800701a:	6103      	str	r3, [r0, #16]
 800701c:	bd10      	pop	{r4, pc}
 800701e:	bf00      	nop
 8007020:	080096c1 	.word	0x080096c1
 8007024:	080096d2 	.word	0x080096d2

08007028 <__multiply>:
 8007028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800702c:	4614      	mov	r4, r2
 800702e:	690a      	ldr	r2, [r1, #16]
 8007030:	6923      	ldr	r3, [r4, #16]
 8007032:	429a      	cmp	r2, r3
 8007034:	bfa8      	it	ge
 8007036:	4623      	movge	r3, r4
 8007038:	460f      	mov	r7, r1
 800703a:	bfa4      	itt	ge
 800703c:	460c      	movge	r4, r1
 800703e:	461f      	movge	r7, r3
 8007040:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007044:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007048:	68a3      	ldr	r3, [r4, #8]
 800704a:	6861      	ldr	r1, [r4, #4]
 800704c:	eb0a 0609 	add.w	r6, sl, r9
 8007050:	42b3      	cmp	r3, r6
 8007052:	b085      	sub	sp, #20
 8007054:	bfb8      	it	lt
 8007056:	3101      	addlt	r1, #1
 8007058:	f7ff fe92 	bl	8006d80 <_Balloc>
 800705c:	b930      	cbnz	r0, 800706c <__multiply+0x44>
 800705e:	4602      	mov	r2, r0
 8007060:	4b44      	ldr	r3, [pc, #272]	@ (8007174 <__multiply+0x14c>)
 8007062:	4845      	ldr	r0, [pc, #276]	@ (8007178 <__multiply+0x150>)
 8007064:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007068:	f001 fc16 	bl	8008898 <__assert_func>
 800706c:	f100 0514 	add.w	r5, r0, #20
 8007070:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007074:	462b      	mov	r3, r5
 8007076:	2200      	movs	r2, #0
 8007078:	4543      	cmp	r3, r8
 800707a:	d321      	bcc.n	80070c0 <__multiply+0x98>
 800707c:	f107 0114 	add.w	r1, r7, #20
 8007080:	f104 0214 	add.w	r2, r4, #20
 8007084:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007088:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800708c:	9302      	str	r3, [sp, #8]
 800708e:	1b13      	subs	r3, r2, r4
 8007090:	3b15      	subs	r3, #21
 8007092:	f023 0303 	bic.w	r3, r3, #3
 8007096:	3304      	adds	r3, #4
 8007098:	f104 0715 	add.w	r7, r4, #21
 800709c:	42ba      	cmp	r2, r7
 800709e:	bf38      	it	cc
 80070a0:	2304      	movcc	r3, #4
 80070a2:	9301      	str	r3, [sp, #4]
 80070a4:	9b02      	ldr	r3, [sp, #8]
 80070a6:	9103      	str	r1, [sp, #12]
 80070a8:	428b      	cmp	r3, r1
 80070aa:	d80c      	bhi.n	80070c6 <__multiply+0x9e>
 80070ac:	2e00      	cmp	r6, #0
 80070ae:	dd03      	ble.n	80070b8 <__multiply+0x90>
 80070b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d05b      	beq.n	8007170 <__multiply+0x148>
 80070b8:	6106      	str	r6, [r0, #16]
 80070ba:	b005      	add	sp, #20
 80070bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c0:	f843 2b04 	str.w	r2, [r3], #4
 80070c4:	e7d8      	b.n	8007078 <__multiply+0x50>
 80070c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80070ca:	f1ba 0f00 	cmp.w	sl, #0
 80070ce:	d024      	beq.n	800711a <__multiply+0xf2>
 80070d0:	f104 0e14 	add.w	lr, r4, #20
 80070d4:	46a9      	mov	r9, r5
 80070d6:	f04f 0c00 	mov.w	ip, #0
 80070da:	f85e 7b04 	ldr.w	r7, [lr], #4
 80070de:	f8d9 3000 	ldr.w	r3, [r9]
 80070e2:	fa1f fb87 	uxth.w	fp, r7
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	fb0a 330b 	mla	r3, sl, fp, r3
 80070ec:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80070f0:	f8d9 7000 	ldr.w	r7, [r9]
 80070f4:	4463      	add	r3, ip
 80070f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80070fa:	fb0a c70b 	mla	r7, sl, fp, ip
 80070fe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007102:	b29b      	uxth	r3, r3
 8007104:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007108:	4572      	cmp	r2, lr
 800710a:	f849 3b04 	str.w	r3, [r9], #4
 800710e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007112:	d8e2      	bhi.n	80070da <__multiply+0xb2>
 8007114:	9b01      	ldr	r3, [sp, #4]
 8007116:	f845 c003 	str.w	ip, [r5, r3]
 800711a:	9b03      	ldr	r3, [sp, #12]
 800711c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007120:	3104      	adds	r1, #4
 8007122:	f1b9 0f00 	cmp.w	r9, #0
 8007126:	d021      	beq.n	800716c <__multiply+0x144>
 8007128:	682b      	ldr	r3, [r5, #0]
 800712a:	f104 0c14 	add.w	ip, r4, #20
 800712e:	46ae      	mov	lr, r5
 8007130:	f04f 0a00 	mov.w	sl, #0
 8007134:	f8bc b000 	ldrh.w	fp, [ip]
 8007138:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800713c:	fb09 770b 	mla	r7, r9, fp, r7
 8007140:	4457      	add	r7, sl
 8007142:	b29b      	uxth	r3, r3
 8007144:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007148:	f84e 3b04 	str.w	r3, [lr], #4
 800714c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007150:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007154:	f8be 3000 	ldrh.w	r3, [lr]
 8007158:	fb09 330a 	mla	r3, r9, sl, r3
 800715c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007160:	4562      	cmp	r2, ip
 8007162:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007166:	d8e5      	bhi.n	8007134 <__multiply+0x10c>
 8007168:	9f01      	ldr	r7, [sp, #4]
 800716a:	51eb      	str	r3, [r5, r7]
 800716c:	3504      	adds	r5, #4
 800716e:	e799      	b.n	80070a4 <__multiply+0x7c>
 8007170:	3e01      	subs	r6, #1
 8007172:	e79b      	b.n	80070ac <__multiply+0x84>
 8007174:	080096c1 	.word	0x080096c1
 8007178:	080096d2 	.word	0x080096d2

0800717c <__pow5mult>:
 800717c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007180:	4615      	mov	r5, r2
 8007182:	f012 0203 	ands.w	r2, r2, #3
 8007186:	4607      	mov	r7, r0
 8007188:	460e      	mov	r6, r1
 800718a:	d007      	beq.n	800719c <__pow5mult+0x20>
 800718c:	4c25      	ldr	r4, [pc, #148]	@ (8007224 <__pow5mult+0xa8>)
 800718e:	3a01      	subs	r2, #1
 8007190:	2300      	movs	r3, #0
 8007192:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007196:	f7ff fe55 	bl	8006e44 <__multadd>
 800719a:	4606      	mov	r6, r0
 800719c:	10ad      	asrs	r5, r5, #2
 800719e:	d03d      	beq.n	800721c <__pow5mult+0xa0>
 80071a0:	69fc      	ldr	r4, [r7, #28]
 80071a2:	b97c      	cbnz	r4, 80071c4 <__pow5mult+0x48>
 80071a4:	2010      	movs	r0, #16
 80071a6:	f7ff fd35 	bl	8006c14 <malloc>
 80071aa:	4602      	mov	r2, r0
 80071ac:	61f8      	str	r0, [r7, #28]
 80071ae:	b928      	cbnz	r0, 80071bc <__pow5mult+0x40>
 80071b0:	4b1d      	ldr	r3, [pc, #116]	@ (8007228 <__pow5mult+0xac>)
 80071b2:	481e      	ldr	r0, [pc, #120]	@ (800722c <__pow5mult+0xb0>)
 80071b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80071b8:	f001 fb6e 	bl	8008898 <__assert_func>
 80071bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80071c0:	6004      	str	r4, [r0, #0]
 80071c2:	60c4      	str	r4, [r0, #12]
 80071c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80071c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80071cc:	b94c      	cbnz	r4, 80071e2 <__pow5mult+0x66>
 80071ce:	f240 2171 	movw	r1, #625	@ 0x271
 80071d2:	4638      	mov	r0, r7
 80071d4:	f7ff ff12 	bl	8006ffc <__i2b>
 80071d8:	2300      	movs	r3, #0
 80071da:	f8c8 0008 	str.w	r0, [r8, #8]
 80071de:	4604      	mov	r4, r0
 80071e0:	6003      	str	r3, [r0, #0]
 80071e2:	f04f 0900 	mov.w	r9, #0
 80071e6:	07eb      	lsls	r3, r5, #31
 80071e8:	d50a      	bpl.n	8007200 <__pow5mult+0x84>
 80071ea:	4631      	mov	r1, r6
 80071ec:	4622      	mov	r2, r4
 80071ee:	4638      	mov	r0, r7
 80071f0:	f7ff ff1a 	bl	8007028 <__multiply>
 80071f4:	4631      	mov	r1, r6
 80071f6:	4680      	mov	r8, r0
 80071f8:	4638      	mov	r0, r7
 80071fa:	f7ff fe01 	bl	8006e00 <_Bfree>
 80071fe:	4646      	mov	r6, r8
 8007200:	106d      	asrs	r5, r5, #1
 8007202:	d00b      	beq.n	800721c <__pow5mult+0xa0>
 8007204:	6820      	ldr	r0, [r4, #0]
 8007206:	b938      	cbnz	r0, 8007218 <__pow5mult+0x9c>
 8007208:	4622      	mov	r2, r4
 800720a:	4621      	mov	r1, r4
 800720c:	4638      	mov	r0, r7
 800720e:	f7ff ff0b 	bl	8007028 <__multiply>
 8007212:	6020      	str	r0, [r4, #0]
 8007214:	f8c0 9000 	str.w	r9, [r0]
 8007218:	4604      	mov	r4, r0
 800721a:	e7e4      	b.n	80071e6 <__pow5mult+0x6a>
 800721c:	4630      	mov	r0, r6
 800721e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007222:	bf00      	nop
 8007224:	0800972c 	.word	0x0800972c
 8007228:	08009652 	.word	0x08009652
 800722c:	080096d2 	.word	0x080096d2

08007230 <__lshift>:
 8007230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007234:	460c      	mov	r4, r1
 8007236:	6849      	ldr	r1, [r1, #4]
 8007238:	6923      	ldr	r3, [r4, #16]
 800723a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800723e:	68a3      	ldr	r3, [r4, #8]
 8007240:	4607      	mov	r7, r0
 8007242:	4691      	mov	r9, r2
 8007244:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007248:	f108 0601 	add.w	r6, r8, #1
 800724c:	42b3      	cmp	r3, r6
 800724e:	db0b      	blt.n	8007268 <__lshift+0x38>
 8007250:	4638      	mov	r0, r7
 8007252:	f7ff fd95 	bl	8006d80 <_Balloc>
 8007256:	4605      	mov	r5, r0
 8007258:	b948      	cbnz	r0, 800726e <__lshift+0x3e>
 800725a:	4602      	mov	r2, r0
 800725c:	4b28      	ldr	r3, [pc, #160]	@ (8007300 <__lshift+0xd0>)
 800725e:	4829      	ldr	r0, [pc, #164]	@ (8007304 <__lshift+0xd4>)
 8007260:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007264:	f001 fb18 	bl	8008898 <__assert_func>
 8007268:	3101      	adds	r1, #1
 800726a:	005b      	lsls	r3, r3, #1
 800726c:	e7ee      	b.n	800724c <__lshift+0x1c>
 800726e:	2300      	movs	r3, #0
 8007270:	f100 0114 	add.w	r1, r0, #20
 8007274:	f100 0210 	add.w	r2, r0, #16
 8007278:	4618      	mov	r0, r3
 800727a:	4553      	cmp	r3, sl
 800727c:	db33      	blt.n	80072e6 <__lshift+0xb6>
 800727e:	6920      	ldr	r0, [r4, #16]
 8007280:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007284:	f104 0314 	add.w	r3, r4, #20
 8007288:	f019 091f 	ands.w	r9, r9, #31
 800728c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007290:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007294:	d02b      	beq.n	80072ee <__lshift+0xbe>
 8007296:	f1c9 0e20 	rsb	lr, r9, #32
 800729a:	468a      	mov	sl, r1
 800729c:	2200      	movs	r2, #0
 800729e:	6818      	ldr	r0, [r3, #0]
 80072a0:	fa00 f009 	lsl.w	r0, r0, r9
 80072a4:	4310      	orrs	r0, r2
 80072a6:	f84a 0b04 	str.w	r0, [sl], #4
 80072aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80072ae:	459c      	cmp	ip, r3
 80072b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80072b4:	d8f3      	bhi.n	800729e <__lshift+0x6e>
 80072b6:	ebac 0304 	sub.w	r3, ip, r4
 80072ba:	3b15      	subs	r3, #21
 80072bc:	f023 0303 	bic.w	r3, r3, #3
 80072c0:	3304      	adds	r3, #4
 80072c2:	f104 0015 	add.w	r0, r4, #21
 80072c6:	4584      	cmp	ip, r0
 80072c8:	bf38      	it	cc
 80072ca:	2304      	movcc	r3, #4
 80072cc:	50ca      	str	r2, [r1, r3]
 80072ce:	b10a      	cbz	r2, 80072d4 <__lshift+0xa4>
 80072d0:	f108 0602 	add.w	r6, r8, #2
 80072d4:	3e01      	subs	r6, #1
 80072d6:	4638      	mov	r0, r7
 80072d8:	612e      	str	r6, [r5, #16]
 80072da:	4621      	mov	r1, r4
 80072dc:	f7ff fd90 	bl	8006e00 <_Bfree>
 80072e0:	4628      	mov	r0, r5
 80072e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80072ea:	3301      	adds	r3, #1
 80072ec:	e7c5      	b.n	800727a <__lshift+0x4a>
 80072ee:	3904      	subs	r1, #4
 80072f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80072f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80072f8:	459c      	cmp	ip, r3
 80072fa:	d8f9      	bhi.n	80072f0 <__lshift+0xc0>
 80072fc:	e7ea      	b.n	80072d4 <__lshift+0xa4>
 80072fe:	bf00      	nop
 8007300:	080096c1 	.word	0x080096c1
 8007304:	080096d2 	.word	0x080096d2

08007308 <__mcmp>:
 8007308:	690a      	ldr	r2, [r1, #16]
 800730a:	4603      	mov	r3, r0
 800730c:	6900      	ldr	r0, [r0, #16]
 800730e:	1a80      	subs	r0, r0, r2
 8007310:	b530      	push	{r4, r5, lr}
 8007312:	d10e      	bne.n	8007332 <__mcmp+0x2a>
 8007314:	3314      	adds	r3, #20
 8007316:	3114      	adds	r1, #20
 8007318:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800731c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007320:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007324:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007328:	4295      	cmp	r5, r2
 800732a:	d003      	beq.n	8007334 <__mcmp+0x2c>
 800732c:	d205      	bcs.n	800733a <__mcmp+0x32>
 800732e:	f04f 30ff 	mov.w	r0, #4294967295
 8007332:	bd30      	pop	{r4, r5, pc}
 8007334:	42a3      	cmp	r3, r4
 8007336:	d3f3      	bcc.n	8007320 <__mcmp+0x18>
 8007338:	e7fb      	b.n	8007332 <__mcmp+0x2a>
 800733a:	2001      	movs	r0, #1
 800733c:	e7f9      	b.n	8007332 <__mcmp+0x2a>
	...

08007340 <__mdiff>:
 8007340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007344:	4689      	mov	r9, r1
 8007346:	4606      	mov	r6, r0
 8007348:	4611      	mov	r1, r2
 800734a:	4648      	mov	r0, r9
 800734c:	4614      	mov	r4, r2
 800734e:	f7ff ffdb 	bl	8007308 <__mcmp>
 8007352:	1e05      	subs	r5, r0, #0
 8007354:	d112      	bne.n	800737c <__mdiff+0x3c>
 8007356:	4629      	mov	r1, r5
 8007358:	4630      	mov	r0, r6
 800735a:	f7ff fd11 	bl	8006d80 <_Balloc>
 800735e:	4602      	mov	r2, r0
 8007360:	b928      	cbnz	r0, 800736e <__mdiff+0x2e>
 8007362:	4b3f      	ldr	r3, [pc, #252]	@ (8007460 <__mdiff+0x120>)
 8007364:	f240 2137 	movw	r1, #567	@ 0x237
 8007368:	483e      	ldr	r0, [pc, #248]	@ (8007464 <__mdiff+0x124>)
 800736a:	f001 fa95 	bl	8008898 <__assert_func>
 800736e:	2301      	movs	r3, #1
 8007370:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007374:	4610      	mov	r0, r2
 8007376:	b003      	add	sp, #12
 8007378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800737c:	bfbc      	itt	lt
 800737e:	464b      	movlt	r3, r9
 8007380:	46a1      	movlt	r9, r4
 8007382:	4630      	mov	r0, r6
 8007384:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007388:	bfba      	itte	lt
 800738a:	461c      	movlt	r4, r3
 800738c:	2501      	movlt	r5, #1
 800738e:	2500      	movge	r5, #0
 8007390:	f7ff fcf6 	bl	8006d80 <_Balloc>
 8007394:	4602      	mov	r2, r0
 8007396:	b918      	cbnz	r0, 80073a0 <__mdiff+0x60>
 8007398:	4b31      	ldr	r3, [pc, #196]	@ (8007460 <__mdiff+0x120>)
 800739a:	f240 2145 	movw	r1, #581	@ 0x245
 800739e:	e7e3      	b.n	8007368 <__mdiff+0x28>
 80073a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80073a4:	6926      	ldr	r6, [r4, #16]
 80073a6:	60c5      	str	r5, [r0, #12]
 80073a8:	f109 0310 	add.w	r3, r9, #16
 80073ac:	f109 0514 	add.w	r5, r9, #20
 80073b0:	f104 0e14 	add.w	lr, r4, #20
 80073b4:	f100 0b14 	add.w	fp, r0, #20
 80073b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80073bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80073c0:	9301      	str	r3, [sp, #4]
 80073c2:	46d9      	mov	r9, fp
 80073c4:	f04f 0c00 	mov.w	ip, #0
 80073c8:	9b01      	ldr	r3, [sp, #4]
 80073ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80073ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80073d2:	9301      	str	r3, [sp, #4]
 80073d4:	fa1f f38a 	uxth.w	r3, sl
 80073d8:	4619      	mov	r1, r3
 80073da:	b283      	uxth	r3, r0
 80073dc:	1acb      	subs	r3, r1, r3
 80073de:	0c00      	lsrs	r0, r0, #16
 80073e0:	4463      	add	r3, ip
 80073e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80073e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80073f0:	4576      	cmp	r6, lr
 80073f2:	f849 3b04 	str.w	r3, [r9], #4
 80073f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073fa:	d8e5      	bhi.n	80073c8 <__mdiff+0x88>
 80073fc:	1b33      	subs	r3, r6, r4
 80073fe:	3b15      	subs	r3, #21
 8007400:	f023 0303 	bic.w	r3, r3, #3
 8007404:	3415      	adds	r4, #21
 8007406:	3304      	adds	r3, #4
 8007408:	42a6      	cmp	r6, r4
 800740a:	bf38      	it	cc
 800740c:	2304      	movcc	r3, #4
 800740e:	441d      	add	r5, r3
 8007410:	445b      	add	r3, fp
 8007412:	461e      	mov	r6, r3
 8007414:	462c      	mov	r4, r5
 8007416:	4544      	cmp	r4, r8
 8007418:	d30e      	bcc.n	8007438 <__mdiff+0xf8>
 800741a:	f108 0103 	add.w	r1, r8, #3
 800741e:	1b49      	subs	r1, r1, r5
 8007420:	f021 0103 	bic.w	r1, r1, #3
 8007424:	3d03      	subs	r5, #3
 8007426:	45a8      	cmp	r8, r5
 8007428:	bf38      	it	cc
 800742a:	2100      	movcc	r1, #0
 800742c:	440b      	add	r3, r1
 800742e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007432:	b191      	cbz	r1, 800745a <__mdiff+0x11a>
 8007434:	6117      	str	r7, [r2, #16]
 8007436:	e79d      	b.n	8007374 <__mdiff+0x34>
 8007438:	f854 1b04 	ldr.w	r1, [r4], #4
 800743c:	46e6      	mov	lr, ip
 800743e:	0c08      	lsrs	r0, r1, #16
 8007440:	fa1c fc81 	uxtah	ip, ip, r1
 8007444:	4471      	add	r1, lr
 8007446:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800744a:	b289      	uxth	r1, r1
 800744c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007450:	f846 1b04 	str.w	r1, [r6], #4
 8007454:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007458:	e7dd      	b.n	8007416 <__mdiff+0xd6>
 800745a:	3f01      	subs	r7, #1
 800745c:	e7e7      	b.n	800742e <__mdiff+0xee>
 800745e:	bf00      	nop
 8007460:	080096c1 	.word	0x080096c1
 8007464:	080096d2 	.word	0x080096d2

08007468 <__ulp>:
 8007468:	b082      	sub	sp, #8
 800746a:	ed8d 0b00 	vstr	d0, [sp]
 800746e:	9a01      	ldr	r2, [sp, #4]
 8007470:	4b0f      	ldr	r3, [pc, #60]	@ (80074b0 <__ulp+0x48>)
 8007472:	4013      	ands	r3, r2
 8007474:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007478:	2b00      	cmp	r3, #0
 800747a:	dc08      	bgt.n	800748e <__ulp+0x26>
 800747c:	425b      	negs	r3, r3
 800747e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007482:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007486:	da04      	bge.n	8007492 <__ulp+0x2a>
 8007488:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800748c:	4113      	asrs	r3, r2
 800748e:	2200      	movs	r2, #0
 8007490:	e008      	b.n	80074a4 <__ulp+0x3c>
 8007492:	f1a2 0314 	sub.w	r3, r2, #20
 8007496:	2b1e      	cmp	r3, #30
 8007498:	bfda      	itte	le
 800749a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800749e:	40da      	lsrle	r2, r3
 80074a0:	2201      	movgt	r2, #1
 80074a2:	2300      	movs	r3, #0
 80074a4:	4619      	mov	r1, r3
 80074a6:	4610      	mov	r0, r2
 80074a8:	ec41 0b10 	vmov	d0, r0, r1
 80074ac:	b002      	add	sp, #8
 80074ae:	4770      	bx	lr
 80074b0:	7ff00000 	.word	0x7ff00000

080074b4 <__b2d>:
 80074b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074b8:	6906      	ldr	r6, [r0, #16]
 80074ba:	f100 0814 	add.w	r8, r0, #20
 80074be:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80074c2:	1f37      	subs	r7, r6, #4
 80074c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80074c8:	4610      	mov	r0, r2
 80074ca:	f7ff fd4b 	bl	8006f64 <__hi0bits>
 80074ce:	f1c0 0320 	rsb	r3, r0, #32
 80074d2:	280a      	cmp	r0, #10
 80074d4:	600b      	str	r3, [r1, #0]
 80074d6:	491b      	ldr	r1, [pc, #108]	@ (8007544 <__b2d+0x90>)
 80074d8:	dc15      	bgt.n	8007506 <__b2d+0x52>
 80074da:	f1c0 0c0b 	rsb	ip, r0, #11
 80074de:	fa22 f30c 	lsr.w	r3, r2, ip
 80074e2:	45b8      	cmp	r8, r7
 80074e4:	ea43 0501 	orr.w	r5, r3, r1
 80074e8:	bf34      	ite	cc
 80074ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80074ee:	2300      	movcs	r3, #0
 80074f0:	3015      	adds	r0, #21
 80074f2:	fa02 f000 	lsl.w	r0, r2, r0
 80074f6:	fa23 f30c 	lsr.w	r3, r3, ip
 80074fa:	4303      	orrs	r3, r0
 80074fc:	461c      	mov	r4, r3
 80074fe:	ec45 4b10 	vmov	d0, r4, r5
 8007502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007506:	45b8      	cmp	r8, r7
 8007508:	bf3a      	itte	cc
 800750a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800750e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007512:	2300      	movcs	r3, #0
 8007514:	380b      	subs	r0, #11
 8007516:	d012      	beq.n	800753e <__b2d+0x8a>
 8007518:	f1c0 0120 	rsb	r1, r0, #32
 800751c:	fa23 f401 	lsr.w	r4, r3, r1
 8007520:	4082      	lsls	r2, r0
 8007522:	4322      	orrs	r2, r4
 8007524:	4547      	cmp	r7, r8
 8007526:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800752a:	bf8c      	ite	hi
 800752c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007530:	2200      	movls	r2, #0
 8007532:	4083      	lsls	r3, r0
 8007534:	40ca      	lsrs	r2, r1
 8007536:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800753a:	4313      	orrs	r3, r2
 800753c:	e7de      	b.n	80074fc <__b2d+0x48>
 800753e:	ea42 0501 	orr.w	r5, r2, r1
 8007542:	e7db      	b.n	80074fc <__b2d+0x48>
 8007544:	3ff00000 	.word	0x3ff00000

08007548 <__d2b>:
 8007548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800754c:	460f      	mov	r7, r1
 800754e:	2101      	movs	r1, #1
 8007550:	ec59 8b10 	vmov	r8, r9, d0
 8007554:	4616      	mov	r6, r2
 8007556:	f7ff fc13 	bl	8006d80 <_Balloc>
 800755a:	4604      	mov	r4, r0
 800755c:	b930      	cbnz	r0, 800756c <__d2b+0x24>
 800755e:	4602      	mov	r2, r0
 8007560:	4b23      	ldr	r3, [pc, #140]	@ (80075f0 <__d2b+0xa8>)
 8007562:	4824      	ldr	r0, [pc, #144]	@ (80075f4 <__d2b+0xac>)
 8007564:	f240 310f 	movw	r1, #783	@ 0x30f
 8007568:	f001 f996 	bl	8008898 <__assert_func>
 800756c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007570:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007574:	b10d      	cbz	r5, 800757a <__d2b+0x32>
 8007576:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800757a:	9301      	str	r3, [sp, #4]
 800757c:	f1b8 0300 	subs.w	r3, r8, #0
 8007580:	d023      	beq.n	80075ca <__d2b+0x82>
 8007582:	4668      	mov	r0, sp
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	f7ff fd0c 	bl	8006fa2 <__lo0bits>
 800758a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800758e:	b1d0      	cbz	r0, 80075c6 <__d2b+0x7e>
 8007590:	f1c0 0320 	rsb	r3, r0, #32
 8007594:	fa02 f303 	lsl.w	r3, r2, r3
 8007598:	430b      	orrs	r3, r1
 800759a:	40c2      	lsrs	r2, r0
 800759c:	6163      	str	r3, [r4, #20]
 800759e:	9201      	str	r2, [sp, #4]
 80075a0:	9b01      	ldr	r3, [sp, #4]
 80075a2:	61a3      	str	r3, [r4, #24]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	bf0c      	ite	eq
 80075a8:	2201      	moveq	r2, #1
 80075aa:	2202      	movne	r2, #2
 80075ac:	6122      	str	r2, [r4, #16]
 80075ae:	b1a5      	cbz	r5, 80075da <__d2b+0x92>
 80075b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80075b4:	4405      	add	r5, r0
 80075b6:	603d      	str	r5, [r7, #0]
 80075b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80075bc:	6030      	str	r0, [r6, #0]
 80075be:	4620      	mov	r0, r4
 80075c0:	b003      	add	sp, #12
 80075c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075c6:	6161      	str	r1, [r4, #20]
 80075c8:	e7ea      	b.n	80075a0 <__d2b+0x58>
 80075ca:	a801      	add	r0, sp, #4
 80075cc:	f7ff fce9 	bl	8006fa2 <__lo0bits>
 80075d0:	9b01      	ldr	r3, [sp, #4]
 80075d2:	6163      	str	r3, [r4, #20]
 80075d4:	3020      	adds	r0, #32
 80075d6:	2201      	movs	r2, #1
 80075d8:	e7e8      	b.n	80075ac <__d2b+0x64>
 80075da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80075e2:	6038      	str	r0, [r7, #0]
 80075e4:	6918      	ldr	r0, [r3, #16]
 80075e6:	f7ff fcbd 	bl	8006f64 <__hi0bits>
 80075ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80075ee:	e7e5      	b.n	80075bc <__d2b+0x74>
 80075f0:	080096c1 	.word	0x080096c1
 80075f4:	080096d2 	.word	0x080096d2

080075f8 <__ratio>:
 80075f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	b085      	sub	sp, #20
 80075fe:	e9cd 1000 	strd	r1, r0, [sp]
 8007602:	a902      	add	r1, sp, #8
 8007604:	f7ff ff56 	bl	80074b4 <__b2d>
 8007608:	9800      	ldr	r0, [sp, #0]
 800760a:	a903      	add	r1, sp, #12
 800760c:	ec55 4b10 	vmov	r4, r5, d0
 8007610:	f7ff ff50 	bl	80074b4 <__b2d>
 8007614:	9b01      	ldr	r3, [sp, #4]
 8007616:	6919      	ldr	r1, [r3, #16]
 8007618:	9b00      	ldr	r3, [sp, #0]
 800761a:	691b      	ldr	r3, [r3, #16]
 800761c:	1ac9      	subs	r1, r1, r3
 800761e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007622:	1a9b      	subs	r3, r3, r2
 8007624:	ec5b ab10 	vmov	sl, fp, d0
 8007628:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800762c:	2b00      	cmp	r3, #0
 800762e:	bfce      	itee	gt
 8007630:	462a      	movgt	r2, r5
 8007632:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007636:	465a      	movle	r2, fp
 8007638:	462f      	mov	r7, r5
 800763a:	46d9      	mov	r9, fp
 800763c:	bfcc      	ite	gt
 800763e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007642:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007646:	464b      	mov	r3, r9
 8007648:	4652      	mov	r2, sl
 800764a:	4620      	mov	r0, r4
 800764c:	4639      	mov	r1, r7
 800764e:	f7f9 f8fd 	bl	800084c <__aeabi_ddiv>
 8007652:	ec41 0b10 	vmov	d0, r0, r1
 8007656:	b005      	add	sp, #20
 8007658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800765c <__copybits>:
 800765c:	3901      	subs	r1, #1
 800765e:	b570      	push	{r4, r5, r6, lr}
 8007660:	1149      	asrs	r1, r1, #5
 8007662:	6914      	ldr	r4, [r2, #16]
 8007664:	3101      	adds	r1, #1
 8007666:	f102 0314 	add.w	r3, r2, #20
 800766a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800766e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007672:	1f05      	subs	r5, r0, #4
 8007674:	42a3      	cmp	r3, r4
 8007676:	d30c      	bcc.n	8007692 <__copybits+0x36>
 8007678:	1aa3      	subs	r3, r4, r2
 800767a:	3b11      	subs	r3, #17
 800767c:	f023 0303 	bic.w	r3, r3, #3
 8007680:	3211      	adds	r2, #17
 8007682:	42a2      	cmp	r2, r4
 8007684:	bf88      	it	hi
 8007686:	2300      	movhi	r3, #0
 8007688:	4418      	add	r0, r3
 800768a:	2300      	movs	r3, #0
 800768c:	4288      	cmp	r0, r1
 800768e:	d305      	bcc.n	800769c <__copybits+0x40>
 8007690:	bd70      	pop	{r4, r5, r6, pc}
 8007692:	f853 6b04 	ldr.w	r6, [r3], #4
 8007696:	f845 6f04 	str.w	r6, [r5, #4]!
 800769a:	e7eb      	b.n	8007674 <__copybits+0x18>
 800769c:	f840 3b04 	str.w	r3, [r0], #4
 80076a0:	e7f4      	b.n	800768c <__copybits+0x30>

080076a2 <__any_on>:
 80076a2:	f100 0214 	add.w	r2, r0, #20
 80076a6:	6900      	ldr	r0, [r0, #16]
 80076a8:	114b      	asrs	r3, r1, #5
 80076aa:	4298      	cmp	r0, r3
 80076ac:	b510      	push	{r4, lr}
 80076ae:	db11      	blt.n	80076d4 <__any_on+0x32>
 80076b0:	dd0a      	ble.n	80076c8 <__any_on+0x26>
 80076b2:	f011 011f 	ands.w	r1, r1, #31
 80076b6:	d007      	beq.n	80076c8 <__any_on+0x26>
 80076b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80076bc:	fa24 f001 	lsr.w	r0, r4, r1
 80076c0:	fa00 f101 	lsl.w	r1, r0, r1
 80076c4:	428c      	cmp	r4, r1
 80076c6:	d10b      	bne.n	80076e0 <__any_on+0x3e>
 80076c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d803      	bhi.n	80076d8 <__any_on+0x36>
 80076d0:	2000      	movs	r0, #0
 80076d2:	bd10      	pop	{r4, pc}
 80076d4:	4603      	mov	r3, r0
 80076d6:	e7f7      	b.n	80076c8 <__any_on+0x26>
 80076d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80076dc:	2900      	cmp	r1, #0
 80076de:	d0f5      	beq.n	80076cc <__any_on+0x2a>
 80076e0:	2001      	movs	r0, #1
 80076e2:	e7f6      	b.n	80076d2 <__any_on+0x30>

080076e4 <sulp>:
 80076e4:	b570      	push	{r4, r5, r6, lr}
 80076e6:	4604      	mov	r4, r0
 80076e8:	460d      	mov	r5, r1
 80076ea:	ec45 4b10 	vmov	d0, r4, r5
 80076ee:	4616      	mov	r6, r2
 80076f0:	f7ff feba 	bl	8007468 <__ulp>
 80076f4:	ec51 0b10 	vmov	r0, r1, d0
 80076f8:	b17e      	cbz	r6, 800771a <sulp+0x36>
 80076fa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80076fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007702:	2b00      	cmp	r3, #0
 8007704:	dd09      	ble.n	800771a <sulp+0x36>
 8007706:	051b      	lsls	r3, r3, #20
 8007708:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800770c:	2400      	movs	r4, #0
 800770e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007712:	4622      	mov	r2, r4
 8007714:	462b      	mov	r3, r5
 8007716:	f7f8 ff6f 	bl	80005f8 <__aeabi_dmul>
 800771a:	ec41 0b10 	vmov	d0, r0, r1
 800771e:	bd70      	pop	{r4, r5, r6, pc}

08007720 <_strtod_l>:
 8007720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007724:	b09f      	sub	sp, #124	@ 0x7c
 8007726:	460c      	mov	r4, r1
 8007728:	9217      	str	r2, [sp, #92]	@ 0x5c
 800772a:	2200      	movs	r2, #0
 800772c:	921a      	str	r2, [sp, #104]	@ 0x68
 800772e:	9005      	str	r0, [sp, #20]
 8007730:	f04f 0a00 	mov.w	sl, #0
 8007734:	f04f 0b00 	mov.w	fp, #0
 8007738:	460a      	mov	r2, r1
 800773a:	9219      	str	r2, [sp, #100]	@ 0x64
 800773c:	7811      	ldrb	r1, [r2, #0]
 800773e:	292b      	cmp	r1, #43	@ 0x2b
 8007740:	d04a      	beq.n	80077d8 <_strtod_l+0xb8>
 8007742:	d838      	bhi.n	80077b6 <_strtod_l+0x96>
 8007744:	290d      	cmp	r1, #13
 8007746:	d832      	bhi.n	80077ae <_strtod_l+0x8e>
 8007748:	2908      	cmp	r1, #8
 800774a:	d832      	bhi.n	80077b2 <_strtod_l+0x92>
 800774c:	2900      	cmp	r1, #0
 800774e:	d03b      	beq.n	80077c8 <_strtod_l+0xa8>
 8007750:	2200      	movs	r2, #0
 8007752:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007754:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007756:	782a      	ldrb	r2, [r5, #0]
 8007758:	2a30      	cmp	r2, #48	@ 0x30
 800775a:	f040 80b3 	bne.w	80078c4 <_strtod_l+0x1a4>
 800775e:	786a      	ldrb	r2, [r5, #1]
 8007760:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007764:	2a58      	cmp	r2, #88	@ 0x58
 8007766:	d16e      	bne.n	8007846 <_strtod_l+0x126>
 8007768:	9302      	str	r3, [sp, #8]
 800776a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800776c:	9301      	str	r3, [sp, #4]
 800776e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007770:	9300      	str	r3, [sp, #0]
 8007772:	4a8e      	ldr	r2, [pc, #568]	@ (80079ac <_strtod_l+0x28c>)
 8007774:	9805      	ldr	r0, [sp, #20]
 8007776:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007778:	a919      	add	r1, sp, #100	@ 0x64
 800777a:	f001 f927 	bl	80089cc <__gethex>
 800777e:	f010 060f 	ands.w	r6, r0, #15
 8007782:	4604      	mov	r4, r0
 8007784:	d005      	beq.n	8007792 <_strtod_l+0x72>
 8007786:	2e06      	cmp	r6, #6
 8007788:	d128      	bne.n	80077dc <_strtod_l+0xbc>
 800778a:	3501      	adds	r5, #1
 800778c:	2300      	movs	r3, #0
 800778e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007790:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007792:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007794:	2b00      	cmp	r3, #0
 8007796:	f040 858e 	bne.w	80082b6 <_strtod_l+0xb96>
 800779a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800779c:	b1cb      	cbz	r3, 80077d2 <_strtod_l+0xb2>
 800779e:	4652      	mov	r2, sl
 80077a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80077a4:	ec43 2b10 	vmov	d0, r2, r3
 80077a8:	b01f      	add	sp, #124	@ 0x7c
 80077aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ae:	2920      	cmp	r1, #32
 80077b0:	d1ce      	bne.n	8007750 <_strtod_l+0x30>
 80077b2:	3201      	adds	r2, #1
 80077b4:	e7c1      	b.n	800773a <_strtod_l+0x1a>
 80077b6:	292d      	cmp	r1, #45	@ 0x2d
 80077b8:	d1ca      	bne.n	8007750 <_strtod_l+0x30>
 80077ba:	2101      	movs	r1, #1
 80077bc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80077be:	1c51      	adds	r1, r2, #1
 80077c0:	9119      	str	r1, [sp, #100]	@ 0x64
 80077c2:	7852      	ldrb	r2, [r2, #1]
 80077c4:	2a00      	cmp	r2, #0
 80077c6:	d1c5      	bne.n	8007754 <_strtod_l+0x34>
 80077c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80077ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f040 8570 	bne.w	80082b2 <_strtod_l+0xb92>
 80077d2:	4652      	mov	r2, sl
 80077d4:	465b      	mov	r3, fp
 80077d6:	e7e5      	b.n	80077a4 <_strtod_l+0x84>
 80077d8:	2100      	movs	r1, #0
 80077da:	e7ef      	b.n	80077bc <_strtod_l+0x9c>
 80077dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80077de:	b13a      	cbz	r2, 80077f0 <_strtod_l+0xd0>
 80077e0:	2135      	movs	r1, #53	@ 0x35
 80077e2:	a81c      	add	r0, sp, #112	@ 0x70
 80077e4:	f7ff ff3a 	bl	800765c <__copybits>
 80077e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077ea:	9805      	ldr	r0, [sp, #20]
 80077ec:	f7ff fb08 	bl	8006e00 <_Bfree>
 80077f0:	3e01      	subs	r6, #1
 80077f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80077f4:	2e04      	cmp	r6, #4
 80077f6:	d806      	bhi.n	8007806 <_strtod_l+0xe6>
 80077f8:	e8df f006 	tbb	[pc, r6]
 80077fc:	201d0314 	.word	0x201d0314
 8007800:	14          	.byte	0x14
 8007801:	00          	.byte	0x00
 8007802:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007806:	05e1      	lsls	r1, r4, #23
 8007808:	bf48      	it	mi
 800780a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800780e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007812:	0d1b      	lsrs	r3, r3, #20
 8007814:	051b      	lsls	r3, r3, #20
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1bb      	bne.n	8007792 <_strtod_l+0x72>
 800781a:	f7fe fb31 	bl	8005e80 <__errno>
 800781e:	2322      	movs	r3, #34	@ 0x22
 8007820:	6003      	str	r3, [r0, #0]
 8007822:	e7b6      	b.n	8007792 <_strtod_l+0x72>
 8007824:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007828:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800782c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007830:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007834:	e7e7      	b.n	8007806 <_strtod_l+0xe6>
 8007836:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80079b4 <_strtod_l+0x294>
 800783a:	e7e4      	b.n	8007806 <_strtod_l+0xe6>
 800783c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007840:	f04f 3aff 	mov.w	sl, #4294967295
 8007844:	e7df      	b.n	8007806 <_strtod_l+0xe6>
 8007846:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007848:	1c5a      	adds	r2, r3, #1
 800784a:	9219      	str	r2, [sp, #100]	@ 0x64
 800784c:	785b      	ldrb	r3, [r3, #1]
 800784e:	2b30      	cmp	r3, #48	@ 0x30
 8007850:	d0f9      	beq.n	8007846 <_strtod_l+0x126>
 8007852:	2b00      	cmp	r3, #0
 8007854:	d09d      	beq.n	8007792 <_strtod_l+0x72>
 8007856:	2301      	movs	r3, #1
 8007858:	9309      	str	r3, [sp, #36]	@ 0x24
 800785a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800785c:	930c      	str	r3, [sp, #48]	@ 0x30
 800785e:	2300      	movs	r3, #0
 8007860:	9308      	str	r3, [sp, #32]
 8007862:	930a      	str	r3, [sp, #40]	@ 0x28
 8007864:	461f      	mov	r7, r3
 8007866:	220a      	movs	r2, #10
 8007868:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800786a:	7805      	ldrb	r5, [r0, #0]
 800786c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007870:	b2d9      	uxtb	r1, r3
 8007872:	2909      	cmp	r1, #9
 8007874:	d928      	bls.n	80078c8 <_strtod_l+0x1a8>
 8007876:	494e      	ldr	r1, [pc, #312]	@ (80079b0 <_strtod_l+0x290>)
 8007878:	2201      	movs	r2, #1
 800787a:	f000 ffd5 	bl	8008828 <strncmp>
 800787e:	2800      	cmp	r0, #0
 8007880:	d032      	beq.n	80078e8 <_strtod_l+0x1c8>
 8007882:	2000      	movs	r0, #0
 8007884:	462a      	mov	r2, r5
 8007886:	4681      	mov	r9, r0
 8007888:	463d      	mov	r5, r7
 800788a:	4603      	mov	r3, r0
 800788c:	2a65      	cmp	r2, #101	@ 0x65
 800788e:	d001      	beq.n	8007894 <_strtod_l+0x174>
 8007890:	2a45      	cmp	r2, #69	@ 0x45
 8007892:	d114      	bne.n	80078be <_strtod_l+0x19e>
 8007894:	b91d      	cbnz	r5, 800789e <_strtod_l+0x17e>
 8007896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007898:	4302      	orrs	r2, r0
 800789a:	d095      	beq.n	80077c8 <_strtod_l+0xa8>
 800789c:	2500      	movs	r5, #0
 800789e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80078a0:	1c62      	adds	r2, r4, #1
 80078a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80078a4:	7862      	ldrb	r2, [r4, #1]
 80078a6:	2a2b      	cmp	r2, #43	@ 0x2b
 80078a8:	d077      	beq.n	800799a <_strtod_l+0x27a>
 80078aa:	2a2d      	cmp	r2, #45	@ 0x2d
 80078ac:	d07b      	beq.n	80079a6 <_strtod_l+0x286>
 80078ae:	f04f 0c00 	mov.w	ip, #0
 80078b2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80078b6:	2909      	cmp	r1, #9
 80078b8:	f240 8082 	bls.w	80079c0 <_strtod_l+0x2a0>
 80078bc:	9419      	str	r4, [sp, #100]	@ 0x64
 80078be:	f04f 0800 	mov.w	r8, #0
 80078c2:	e0a2      	b.n	8007a0a <_strtod_l+0x2ea>
 80078c4:	2300      	movs	r3, #0
 80078c6:	e7c7      	b.n	8007858 <_strtod_l+0x138>
 80078c8:	2f08      	cmp	r7, #8
 80078ca:	bfd5      	itete	le
 80078cc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80078ce:	9908      	ldrgt	r1, [sp, #32]
 80078d0:	fb02 3301 	mlale	r3, r2, r1, r3
 80078d4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80078d8:	f100 0001 	add.w	r0, r0, #1
 80078dc:	bfd4      	ite	le
 80078de:	930a      	strle	r3, [sp, #40]	@ 0x28
 80078e0:	9308      	strgt	r3, [sp, #32]
 80078e2:	3701      	adds	r7, #1
 80078e4:	9019      	str	r0, [sp, #100]	@ 0x64
 80078e6:	e7bf      	b.n	8007868 <_strtod_l+0x148>
 80078e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078ea:	1c5a      	adds	r2, r3, #1
 80078ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80078ee:	785a      	ldrb	r2, [r3, #1]
 80078f0:	b37f      	cbz	r7, 8007952 <_strtod_l+0x232>
 80078f2:	4681      	mov	r9, r0
 80078f4:	463d      	mov	r5, r7
 80078f6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80078fa:	2b09      	cmp	r3, #9
 80078fc:	d912      	bls.n	8007924 <_strtod_l+0x204>
 80078fe:	2301      	movs	r3, #1
 8007900:	e7c4      	b.n	800788c <_strtod_l+0x16c>
 8007902:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007904:	1c5a      	adds	r2, r3, #1
 8007906:	9219      	str	r2, [sp, #100]	@ 0x64
 8007908:	785a      	ldrb	r2, [r3, #1]
 800790a:	3001      	adds	r0, #1
 800790c:	2a30      	cmp	r2, #48	@ 0x30
 800790e:	d0f8      	beq.n	8007902 <_strtod_l+0x1e2>
 8007910:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007914:	2b08      	cmp	r3, #8
 8007916:	f200 84d3 	bhi.w	80082c0 <_strtod_l+0xba0>
 800791a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800791c:	930c      	str	r3, [sp, #48]	@ 0x30
 800791e:	4681      	mov	r9, r0
 8007920:	2000      	movs	r0, #0
 8007922:	4605      	mov	r5, r0
 8007924:	3a30      	subs	r2, #48	@ 0x30
 8007926:	f100 0301 	add.w	r3, r0, #1
 800792a:	d02a      	beq.n	8007982 <_strtod_l+0x262>
 800792c:	4499      	add	r9, r3
 800792e:	eb00 0c05 	add.w	ip, r0, r5
 8007932:	462b      	mov	r3, r5
 8007934:	210a      	movs	r1, #10
 8007936:	4563      	cmp	r3, ip
 8007938:	d10d      	bne.n	8007956 <_strtod_l+0x236>
 800793a:	1c69      	adds	r1, r5, #1
 800793c:	4401      	add	r1, r0
 800793e:	4428      	add	r0, r5
 8007940:	2808      	cmp	r0, #8
 8007942:	dc16      	bgt.n	8007972 <_strtod_l+0x252>
 8007944:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007946:	230a      	movs	r3, #10
 8007948:	fb03 2300 	mla	r3, r3, r0, r2
 800794c:	930a      	str	r3, [sp, #40]	@ 0x28
 800794e:	2300      	movs	r3, #0
 8007950:	e018      	b.n	8007984 <_strtod_l+0x264>
 8007952:	4638      	mov	r0, r7
 8007954:	e7da      	b.n	800790c <_strtod_l+0x1ec>
 8007956:	2b08      	cmp	r3, #8
 8007958:	f103 0301 	add.w	r3, r3, #1
 800795c:	dc03      	bgt.n	8007966 <_strtod_l+0x246>
 800795e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007960:	434e      	muls	r6, r1
 8007962:	960a      	str	r6, [sp, #40]	@ 0x28
 8007964:	e7e7      	b.n	8007936 <_strtod_l+0x216>
 8007966:	2b10      	cmp	r3, #16
 8007968:	bfde      	ittt	le
 800796a:	9e08      	ldrle	r6, [sp, #32]
 800796c:	434e      	mulle	r6, r1
 800796e:	9608      	strle	r6, [sp, #32]
 8007970:	e7e1      	b.n	8007936 <_strtod_l+0x216>
 8007972:	280f      	cmp	r0, #15
 8007974:	dceb      	bgt.n	800794e <_strtod_l+0x22e>
 8007976:	9808      	ldr	r0, [sp, #32]
 8007978:	230a      	movs	r3, #10
 800797a:	fb03 2300 	mla	r3, r3, r0, r2
 800797e:	9308      	str	r3, [sp, #32]
 8007980:	e7e5      	b.n	800794e <_strtod_l+0x22e>
 8007982:	4629      	mov	r1, r5
 8007984:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007986:	1c50      	adds	r0, r2, #1
 8007988:	9019      	str	r0, [sp, #100]	@ 0x64
 800798a:	7852      	ldrb	r2, [r2, #1]
 800798c:	4618      	mov	r0, r3
 800798e:	460d      	mov	r5, r1
 8007990:	e7b1      	b.n	80078f6 <_strtod_l+0x1d6>
 8007992:	f04f 0900 	mov.w	r9, #0
 8007996:	2301      	movs	r3, #1
 8007998:	e77d      	b.n	8007896 <_strtod_l+0x176>
 800799a:	f04f 0c00 	mov.w	ip, #0
 800799e:	1ca2      	adds	r2, r4, #2
 80079a0:	9219      	str	r2, [sp, #100]	@ 0x64
 80079a2:	78a2      	ldrb	r2, [r4, #2]
 80079a4:	e785      	b.n	80078b2 <_strtod_l+0x192>
 80079a6:	f04f 0c01 	mov.w	ip, #1
 80079aa:	e7f8      	b.n	800799e <_strtod_l+0x27e>
 80079ac:	08009840 	.word	0x08009840
 80079b0:	08009828 	.word	0x08009828
 80079b4:	7ff00000 	.word	0x7ff00000
 80079b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079ba:	1c51      	adds	r1, r2, #1
 80079bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80079be:	7852      	ldrb	r2, [r2, #1]
 80079c0:	2a30      	cmp	r2, #48	@ 0x30
 80079c2:	d0f9      	beq.n	80079b8 <_strtod_l+0x298>
 80079c4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80079c8:	2908      	cmp	r1, #8
 80079ca:	f63f af78 	bhi.w	80078be <_strtod_l+0x19e>
 80079ce:	3a30      	subs	r2, #48	@ 0x30
 80079d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80079d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079d4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80079d6:	f04f 080a 	mov.w	r8, #10
 80079da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80079dc:	1c56      	adds	r6, r2, #1
 80079de:	9619      	str	r6, [sp, #100]	@ 0x64
 80079e0:	7852      	ldrb	r2, [r2, #1]
 80079e2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80079e6:	f1be 0f09 	cmp.w	lr, #9
 80079ea:	d939      	bls.n	8007a60 <_strtod_l+0x340>
 80079ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80079ee:	1a76      	subs	r6, r6, r1
 80079f0:	2e08      	cmp	r6, #8
 80079f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80079f6:	dc03      	bgt.n	8007a00 <_strtod_l+0x2e0>
 80079f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80079fa:	4588      	cmp	r8, r1
 80079fc:	bfa8      	it	ge
 80079fe:	4688      	movge	r8, r1
 8007a00:	f1bc 0f00 	cmp.w	ip, #0
 8007a04:	d001      	beq.n	8007a0a <_strtod_l+0x2ea>
 8007a06:	f1c8 0800 	rsb	r8, r8, #0
 8007a0a:	2d00      	cmp	r5, #0
 8007a0c:	d14e      	bne.n	8007aac <_strtod_l+0x38c>
 8007a0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a10:	4308      	orrs	r0, r1
 8007a12:	f47f aebe 	bne.w	8007792 <_strtod_l+0x72>
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	f47f aed6 	bne.w	80077c8 <_strtod_l+0xa8>
 8007a1c:	2a69      	cmp	r2, #105	@ 0x69
 8007a1e:	d028      	beq.n	8007a72 <_strtod_l+0x352>
 8007a20:	dc25      	bgt.n	8007a6e <_strtod_l+0x34e>
 8007a22:	2a49      	cmp	r2, #73	@ 0x49
 8007a24:	d025      	beq.n	8007a72 <_strtod_l+0x352>
 8007a26:	2a4e      	cmp	r2, #78	@ 0x4e
 8007a28:	f47f aece 	bne.w	80077c8 <_strtod_l+0xa8>
 8007a2c:	499b      	ldr	r1, [pc, #620]	@ (8007c9c <_strtod_l+0x57c>)
 8007a2e:	a819      	add	r0, sp, #100	@ 0x64
 8007a30:	f001 f9ee 	bl	8008e10 <__match>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	f43f aec7 	beq.w	80077c8 <_strtod_l+0xa8>
 8007a3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	2b28      	cmp	r3, #40	@ 0x28
 8007a40:	d12e      	bne.n	8007aa0 <_strtod_l+0x380>
 8007a42:	4997      	ldr	r1, [pc, #604]	@ (8007ca0 <_strtod_l+0x580>)
 8007a44:	aa1c      	add	r2, sp, #112	@ 0x70
 8007a46:	a819      	add	r0, sp, #100	@ 0x64
 8007a48:	f001 f9f6 	bl	8008e38 <__hexnan>
 8007a4c:	2805      	cmp	r0, #5
 8007a4e:	d127      	bne.n	8007aa0 <_strtod_l+0x380>
 8007a50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a52:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007a56:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007a5a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007a5e:	e698      	b.n	8007792 <_strtod_l+0x72>
 8007a60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007a62:	fb08 2101 	mla	r1, r8, r1, r2
 8007a66:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007a6a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a6c:	e7b5      	b.n	80079da <_strtod_l+0x2ba>
 8007a6e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007a70:	e7da      	b.n	8007a28 <_strtod_l+0x308>
 8007a72:	498c      	ldr	r1, [pc, #560]	@ (8007ca4 <_strtod_l+0x584>)
 8007a74:	a819      	add	r0, sp, #100	@ 0x64
 8007a76:	f001 f9cb 	bl	8008e10 <__match>
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	f43f aea4 	beq.w	80077c8 <_strtod_l+0xa8>
 8007a80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a82:	4989      	ldr	r1, [pc, #548]	@ (8007ca8 <_strtod_l+0x588>)
 8007a84:	3b01      	subs	r3, #1
 8007a86:	a819      	add	r0, sp, #100	@ 0x64
 8007a88:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a8a:	f001 f9c1 	bl	8008e10 <__match>
 8007a8e:	b910      	cbnz	r0, 8007a96 <_strtod_l+0x376>
 8007a90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a92:	3301      	adds	r3, #1
 8007a94:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a96:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007cb8 <_strtod_l+0x598>
 8007a9a:	f04f 0a00 	mov.w	sl, #0
 8007a9e:	e678      	b.n	8007792 <_strtod_l+0x72>
 8007aa0:	4882      	ldr	r0, [pc, #520]	@ (8007cac <_strtod_l+0x58c>)
 8007aa2:	f000 fef1 	bl	8008888 <nan>
 8007aa6:	ec5b ab10 	vmov	sl, fp, d0
 8007aaa:	e672      	b.n	8007792 <_strtod_l+0x72>
 8007aac:	eba8 0309 	sub.w	r3, r8, r9
 8007ab0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007ab2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ab4:	2f00      	cmp	r7, #0
 8007ab6:	bf08      	it	eq
 8007ab8:	462f      	moveq	r7, r5
 8007aba:	2d10      	cmp	r5, #16
 8007abc:	462c      	mov	r4, r5
 8007abe:	bfa8      	it	ge
 8007ac0:	2410      	movge	r4, #16
 8007ac2:	f7f8 fd1f 	bl	8000504 <__aeabi_ui2d>
 8007ac6:	2d09      	cmp	r5, #9
 8007ac8:	4682      	mov	sl, r0
 8007aca:	468b      	mov	fp, r1
 8007acc:	dc13      	bgt.n	8007af6 <_strtod_l+0x3d6>
 8007ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f43f ae5e 	beq.w	8007792 <_strtod_l+0x72>
 8007ad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ad8:	dd78      	ble.n	8007bcc <_strtod_l+0x4ac>
 8007ada:	2b16      	cmp	r3, #22
 8007adc:	dc5f      	bgt.n	8007b9e <_strtod_l+0x47e>
 8007ade:	4974      	ldr	r1, [pc, #464]	@ (8007cb0 <_strtod_l+0x590>)
 8007ae0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ae4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ae8:	4652      	mov	r2, sl
 8007aea:	465b      	mov	r3, fp
 8007aec:	f7f8 fd84 	bl	80005f8 <__aeabi_dmul>
 8007af0:	4682      	mov	sl, r0
 8007af2:	468b      	mov	fp, r1
 8007af4:	e64d      	b.n	8007792 <_strtod_l+0x72>
 8007af6:	4b6e      	ldr	r3, [pc, #440]	@ (8007cb0 <_strtod_l+0x590>)
 8007af8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007afc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007b00:	f7f8 fd7a 	bl	80005f8 <__aeabi_dmul>
 8007b04:	4682      	mov	sl, r0
 8007b06:	9808      	ldr	r0, [sp, #32]
 8007b08:	468b      	mov	fp, r1
 8007b0a:	f7f8 fcfb 	bl	8000504 <__aeabi_ui2d>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	4650      	mov	r0, sl
 8007b14:	4659      	mov	r1, fp
 8007b16:	f7f8 fbb9 	bl	800028c <__adddf3>
 8007b1a:	2d0f      	cmp	r5, #15
 8007b1c:	4682      	mov	sl, r0
 8007b1e:	468b      	mov	fp, r1
 8007b20:	ddd5      	ble.n	8007ace <_strtod_l+0x3ae>
 8007b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b24:	1b2c      	subs	r4, r5, r4
 8007b26:	441c      	add	r4, r3
 8007b28:	2c00      	cmp	r4, #0
 8007b2a:	f340 8096 	ble.w	8007c5a <_strtod_l+0x53a>
 8007b2e:	f014 030f 	ands.w	r3, r4, #15
 8007b32:	d00a      	beq.n	8007b4a <_strtod_l+0x42a>
 8007b34:	495e      	ldr	r1, [pc, #376]	@ (8007cb0 <_strtod_l+0x590>)
 8007b36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b3a:	4652      	mov	r2, sl
 8007b3c:	465b      	mov	r3, fp
 8007b3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b42:	f7f8 fd59 	bl	80005f8 <__aeabi_dmul>
 8007b46:	4682      	mov	sl, r0
 8007b48:	468b      	mov	fp, r1
 8007b4a:	f034 040f 	bics.w	r4, r4, #15
 8007b4e:	d073      	beq.n	8007c38 <_strtod_l+0x518>
 8007b50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007b54:	dd48      	ble.n	8007be8 <_strtod_l+0x4c8>
 8007b56:	2400      	movs	r4, #0
 8007b58:	46a0      	mov	r8, r4
 8007b5a:	940a      	str	r4, [sp, #40]	@ 0x28
 8007b5c:	46a1      	mov	r9, r4
 8007b5e:	9a05      	ldr	r2, [sp, #20]
 8007b60:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007cb8 <_strtod_l+0x598>
 8007b64:	2322      	movs	r3, #34	@ 0x22
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	f04f 0a00 	mov.w	sl, #0
 8007b6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f43f ae0f 	beq.w	8007792 <_strtod_l+0x72>
 8007b74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b76:	9805      	ldr	r0, [sp, #20]
 8007b78:	f7ff f942 	bl	8006e00 <_Bfree>
 8007b7c:	9805      	ldr	r0, [sp, #20]
 8007b7e:	4649      	mov	r1, r9
 8007b80:	f7ff f93e 	bl	8006e00 <_Bfree>
 8007b84:	9805      	ldr	r0, [sp, #20]
 8007b86:	4641      	mov	r1, r8
 8007b88:	f7ff f93a 	bl	8006e00 <_Bfree>
 8007b8c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b8e:	9805      	ldr	r0, [sp, #20]
 8007b90:	f7ff f936 	bl	8006e00 <_Bfree>
 8007b94:	9805      	ldr	r0, [sp, #20]
 8007b96:	4621      	mov	r1, r4
 8007b98:	f7ff f932 	bl	8006e00 <_Bfree>
 8007b9c:	e5f9      	b.n	8007792 <_strtod_l+0x72>
 8007b9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ba0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	dbbc      	blt.n	8007b22 <_strtod_l+0x402>
 8007ba8:	4c41      	ldr	r4, [pc, #260]	@ (8007cb0 <_strtod_l+0x590>)
 8007baa:	f1c5 050f 	rsb	r5, r5, #15
 8007bae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007bb2:	4652      	mov	r2, sl
 8007bb4:	465b      	mov	r3, fp
 8007bb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bba:	f7f8 fd1d 	bl	80005f8 <__aeabi_dmul>
 8007bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bc0:	1b5d      	subs	r5, r3, r5
 8007bc2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007bc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007bca:	e78f      	b.n	8007aec <_strtod_l+0x3cc>
 8007bcc:	3316      	adds	r3, #22
 8007bce:	dba8      	blt.n	8007b22 <_strtod_l+0x402>
 8007bd0:	4b37      	ldr	r3, [pc, #220]	@ (8007cb0 <_strtod_l+0x590>)
 8007bd2:	eba9 0808 	sub.w	r8, r9, r8
 8007bd6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007bda:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007bde:	4650      	mov	r0, sl
 8007be0:	4659      	mov	r1, fp
 8007be2:	f7f8 fe33 	bl	800084c <__aeabi_ddiv>
 8007be6:	e783      	b.n	8007af0 <_strtod_l+0x3d0>
 8007be8:	4b32      	ldr	r3, [pc, #200]	@ (8007cb4 <_strtod_l+0x594>)
 8007bea:	9308      	str	r3, [sp, #32]
 8007bec:	2300      	movs	r3, #0
 8007bee:	1124      	asrs	r4, r4, #4
 8007bf0:	4650      	mov	r0, sl
 8007bf2:	4659      	mov	r1, fp
 8007bf4:	461e      	mov	r6, r3
 8007bf6:	2c01      	cmp	r4, #1
 8007bf8:	dc21      	bgt.n	8007c3e <_strtod_l+0x51e>
 8007bfa:	b10b      	cbz	r3, 8007c00 <_strtod_l+0x4e0>
 8007bfc:	4682      	mov	sl, r0
 8007bfe:	468b      	mov	fp, r1
 8007c00:	492c      	ldr	r1, [pc, #176]	@ (8007cb4 <_strtod_l+0x594>)
 8007c02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007c06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007c0a:	4652      	mov	r2, sl
 8007c0c:	465b      	mov	r3, fp
 8007c0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c12:	f7f8 fcf1 	bl	80005f8 <__aeabi_dmul>
 8007c16:	4b28      	ldr	r3, [pc, #160]	@ (8007cb8 <_strtod_l+0x598>)
 8007c18:	460a      	mov	r2, r1
 8007c1a:	400b      	ands	r3, r1
 8007c1c:	4927      	ldr	r1, [pc, #156]	@ (8007cbc <_strtod_l+0x59c>)
 8007c1e:	428b      	cmp	r3, r1
 8007c20:	4682      	mov	sl, r0
 8007c22:	d898      	bhi.n	8007b56 <_strtod_l+0x436>
 8007c24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007c28:	428b      	cmp	r3, r1
 8007c2a:	bf86      	itte	hi
 8007c2c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007cc0 <_strtod_l+0x5a0>
 8007c30:	f04f 3aff 	movhi.w	sl, #4294967295
 8007c34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007c38:	2300      	movs	r3, #0
 8007c3a:	9308      	str	r3, [sp, #32]
 8007c3c:	e07a      	b.n	8007d34 <_strtod_l+0x614>
 8007c3e:	07e2      	lsls	r2, r4, #31
 8007c40:	d505      	bpl.n	8007c4e <_strtod_l+0x52e>
 8007c42:	9b08      	ldr	r3, [sp, #32]
 8007c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c48:	f7f8 fcd6 	bl	80005f8 <__aeabi_dmul>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	9a08      	ldr	r2, [sp, #32]
 8007c50:	3208      	adds	r2, #8
 8007c52:	3601      	adds	r6, #1
 8007c54:	1064      	asrs	r4, r4, #1
 8007c56:	9208      	str	r2, [sp, #32]
 8007c58:	e7cd      	b.n	8007bf6 <_strtod_l+0x4d6>
 8007c5a:	d0ed      	beq.n	8007c38 <_strtod_l+0x518>
 8007c5c:	4264      	negs	r4, r4
 8007c5e:	f014 020f 	ands.w	r2, r4, #15
 8007c62:	d00a      	beq.n	8007c7a <_strtod_l+0x55a>
 8007c64:	4b12      	ldr	r3, [pc, #72]	@ (8007cb0 <_strtod_l+0x590>)
 8007c66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c6a:	4650      	mov	r0, sl
 8007c6c:	4659      	mov	r1, fp
 8007c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c72:	f7f8 fdeb 	bl	800084c <__aeabi_ddiv>
 8007c76:	4682      	mov	sl, r0
 8007c78:	468b      	mov	fp, r1
 8007c7a:	1124      	asrs	r4, r4, #4
 8007c7c:	d0dc      	beq.n	8007c38 <_strtod_l+0x518>
 8007c7e:	2c1f      	cmp	r4, #31
 8007c80:	dd20      	ble.n	8007cc4 <_strtod_l+0x5a4>
 8007c82:	2400      	movs	r4, #0
 8007c84:	46a0      	mov	r8, r4
 8007c86:	940a      	str	r4, [sp, #40]	@ 0x28
 8007c88:	46a1      	mov	r9, r4
 8007c8a:	9a05      	ldr	r2, [sp, #20]
 8007c8c:	2322      	movs	r3, #34	@ 0x22
 8007c8e:	f04f 0a00 	mov.w	sl, #0
 8007c92:	f04f 0b00 	mov.w	fp, #0
 8007c96:	6013      	str	r3, [r2, #0]
 8007c98:	e768      	b.n	8007b6c <_strtod_l+0x44c>
 8007c9a:	bf00      	nop
 8007c9c:	08009619 	.word	0x08009619
 8007ca0:	0800982c 	.word	0x0800982c
 8007ca4:	08009611 	.word	0x08009611
 8007ca8:	08009648 	.word	0x08009648
 8007cac:	080099d5 	.word	0x080099d5
 8007cb0:	08009760 	.word	0x08009760
 8007cb4:	08009738 	.word	0x08009738
 8007cb8:	7ff00000 	.word	0x7ff00000
 8007cbc:	7ca00000 	.word	0x7ca00000
 8007cc0:	7fefffff 	.word	0x7fefffff
 8007cc4:	f014 0310 	ands.w	r3, r4, #16
 8007cc8:	bf18      	it	ne
 8007cca:	236a      	movne	r3, #106	@ 0x6a
 8007ccc:	4ea9      	ldr	r6, [pc, #676]	@ (8007f74 <_strtod_l+0x854>)
 8007cce:	9308      	str	r3, [sp, #32]
 8007cd0:	4650      	mov	r0, sl
 8007cd2:	4659      	mov	r1, fp
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	07e2      	lsls	r2, r4, #31
 8007cd8:	d504      	bpl.n	8007ce4 <_strtod_l+0x5c4>
 8007cda:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007cde:	f7f8 fc8b 	bl	80005f8 <__aeabi_dmul>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	1064      	asrs	r4, r4, #1
 8007ce6:	f106 0608 	add.w	r6, r6, #8
 8007cea:	d1f4      	bne.n	8007cd6 <_strtod_l+0x5b6>
 8007cec:	b10b      	cbz	r3, 8007cf2 <_strtod_l+0x5d2>
 8007cee:	4682      	mov	sl, r0
 8007cf0:	468b      	mov	fp, r1
 8007cf2:	9b08      	ldr	r3, [sp, #32]
 8007cf4:	b1b3      	cbz	r3, 8007d24 <_strtod_l+0x604>
 8007cf6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007cfa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	4659      	mov	r1, fp
 8007d02:	dd0f      	ble.n	8007d24 <_strtod_l+0x604>
 8007d04:	2b1f      	cmp	r3, #31
 8007d06:	dd55      	ble.n	8007db4 <_strtod_l+0x694>
 8007d08:	2b34      	cmp	r3, #52	@ 0x34
 8007d0a:	bfde      	ittt	le
 8007d0c:	f04f 33ff 	movle.w	r3, #4294967295
 8007d10:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007d14:	4093      	lslle	r3, r2
 8007d16:	f04f 0a00 	mov.w	sl, #0
 8007d1a:	bfcc      	ite	gt
 8007d1c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007d20:	ea03 0b01 	andle.w	fp, r3, r1
 8007d24:	2200      	movs	r2, #0
 8007d26:	2300      	movs	r3, #0
 8007d28:	4650      	mov	r0, sl
 8007d2a:	4659      	mov	r1, fp
 8007d2c:	f7f8 fecc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	d1a6      	bne.n	8007c82 <_strtod_l+0x562>
 8007d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d36:	9300      	str	r3, [sp, #0]
 8007d38:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007d3a:	9805      	ldr	r0, [sp, #20]
 8007d3c:	462b      	mov	r3, r5
 8007d3e:	463a      	mov	r2, r7
 8007d40:	f7ff f8c6 	bl	8006ed0 <__s2b>
 8007d44:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d46:	2800      	cmp	r0, #0
 8007d48:	f43f af05 	beq.w	8007b56 <_strtod_l+0x436>
 8007d4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d4e:	2a00      	cmp	r2, #0
 8007d50:	eba9 0308 	sub.w	r3, r9, r8
 8007d54:	bfa8      	it	ge
 8007d56:	2300      	movge	r3, #0
 8007d58:	9312      	str	r3, [sp, #72]	@ 0x48
 8007d5a:	2400      	movs	r4, #0
 8007d5c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d60:	9316      	str	r3, [sp, #88]	@ 0x58
 8007d62:	46a0      	mov	r8, r4
 8007d64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d66:	9805      	ldr	r0, [sp, #20]
 8007d68:	6859      	ldr	r1, [r3, #4]
 8007d6a:	f7ff f809 	bl	8006d80 <_Balloc>
 8007d6e:	4681      	mov	r9, r0
 8007d70:	2800      	cmp	r0, #0
 8007d72:	f43f aef4 	beq.w	8007b5e <_strtod_l+0x43e>
 8007d76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d78:	691a      	ldr	r2, [r3, #16]
 8007d7a:	3202      	adds	r2, #2
 8007d7c:	f103 010c 	add.w	r1, r3, #12
 8007d80:	0092      	lsls	r2, r2, #2
 8007d82:	300c      	adds	r0, #12
 8007d84:	f000 fd72 	bl	800886c <memcpy>
 8007d88:	ec4b ab10 	vmov	d0, sl, fp
 8007d8c:	9805      	ldr	r0, [sp, #20]
 8007d8e:	aa1c      	add	r2, sp, #112	@ 0x70
 8007d90:	a91b      	add	r1, sp, #108	@ 0x6c
 8007d92:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007d96:	f7ff fbd7 	bl	8007548 <__d2b>
 8007d9a:	901a      	str	r0, [sp, #104]	@ 0x68
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	f43f aede 	beq.w	8007b5e <_strtod_l+0x43e>
 8007da2:	9805      	ldr	r0, [sp, #20]
 8007da4:	2101      	movs	r1, #1
 8007da6:	f7ff f929 	bl	8006ffc <__i2b>
 8007daa:	4680      	mov	r8, r0
 8007dac:	b948      	cbnz	r0, 8007dc2 <_strtod_l+0x6a2>
 8007dae:	f04f 0800 	mov.w	r8, #0
 8007db2:	e6d4      	b.n	8007b5e <_strtod_l+0x43e>
 8007db4:	f04f 32ff 	mov.w	r2, #4294967295
 8007db8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbc:	ea03 0a0a 	and.w	sl, r3, sl
 8007dc0:	e7b0      	b.n	8007d24 <_strtod_l+0x604>
 8007dc2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007dc4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007dc6:	2d00      	cmp	r5, #0
 8007dc8:	bfab      	itete	ge
 8007dca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007dcc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007dce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007dd0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007dd2:	bfac      	ite	ge
 8007dd4:	18ef      	addge	r7, r5, r3
 8007dd6:	1b5e      	sublt	r6, r3, r5
 8007dd8:	9b08      	ldr	r3, [sp, #32]
 8007dda:	1aed      	subs	r5, r5, r3
 8007ddc:	4415      	add	r5, r2
 8007dde:	4b66      	ldr	r3, [pc, #408]	@ (8007f78 <_strtod_l+0x858>)
 8007de0:	3d01      	subs	r5, #1
 8007de2:	429d      	cmp	r5, r3
 8007de4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007de8:	da50      	bge.n	8007e8c <_strtod_l+0x76c>
 8007dea:	1b5b      	subs	r3, r3, r5
 8007dec:	2b1f      	cmp	r3, #31
 8007dee:	eba2 0203 	sub.w	r2, r2, r3
 8007df2:	f04f 0101 	mov.w	r1, #1
 8007df6:	dc3d      	bgt.n	8007e74 <_strtod_l+0x754>
 8007df8:	fa01 f303 	lsl.w	r3, r1, r3
 8007dfc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007dfe:	2300      	movs	r3, #0
 8007e00:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e02:	18bd      	adds	r5, r7, r2
 8007e04:	9b08      	ldr	r3, [sp, #32]
 8007e06:	42af      	cmp	r7, r5
 8007e08:	4416      	add	r6, r2
 8007e0a:	441e      	add	r6, r3
 8007e0c:	463b      	mov	r3, r7
 8007e0e:	bfa8      	it	ge
 8007e10:	462b      	movge	r3, r5
 8007e12:	42b3      	cmp	r3, r6
 8007e14:	bfa8      	it	ge
 8007e16:	4633      	movge	r3, r6
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bfc2      	ittt	gt
 8007e1c:	1aed      	subgt	r5, r5, r3
 8007e1e:	1af6      	subgt	r6, r6, r3
 8007e20:	1aff      	subgt	r7, r7, r3
 8007e22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	dd16      	ble.n	8007e56 <_strtod_l+0x736>
 8007e28:	4641      	mov	r1, r8
 8007e2a:	9805      	ldr	r0, [sp, #20]
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	f7ff f9a5 	bl	800717c <__pow5mult>
 8007e32:	4680      	mov	r8, r0
 8007e34:	2800      	cmp	r0, #0
 8007e36:	d0ba      	beq.n	8007dae <_strtod_l+0x68e>
 8007e38:	4601      	mov	r1, r0
 8007e3a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007e3c:	9805      	ldr	r0, [sp, #20]
 8007e3e:	f7ff f8f3 	bl	8007028 <__multiply>
 8007e42:	900e      	str	r0, [sp, #56]	@ 0x38
 8007e44:	2800      	cmp	r0, #0
 8007e46:	f43f ae8a 	beq.w	8007b5e <_strtod_l+0x43e>
 8007e4a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e4c:	9805      	ldr	r0, [sp, #20]
 8007e4e:	f7fe ffd7 	bl	8006e00 <_Bfree>
 8007e52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e54:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e56:	2d00      	cmp	r5, #0
 8007e58:	dc1d      	bgt.n	8007e96 <_strtod_l+0x776>
 8007e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	dd23      	ble.n	8007ea8 <_strtod_l+0x788>
 8007e60:	4649      	mov	r1, r9
 8007e62:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007e64:	9805      	ldr	r0, [sp, #20]
 8007e66:	f7ff f989 	bl	800717c <__pow5mult>
 8007e6a:	4681      	mov	r9, r0
 8007e6c:	b9e0      	cbnz	r0, 8007ea8 <_strtod_l+0x788>
 8007e6e:	f04f 0900 	mov.w	r9, #0
 8007e72:	e674      	b.n	8007b5e <_strtod_l+0x43e>
 8007e74:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007e78:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007e7c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007e80:	35e2      	adds	r5, #226	@ 0xe2
 8007e82:	fa01 f305 	lsl.w	r3, r1, r5
 8007e86:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e88:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007e8a:	e7ba      	b.n	8007e02 <_strtod_l+0x6e2>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e90:	2301      	movs	r3, #1
 8007e92:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e94:	e7b5      	b.n	8007e02 <_strtod_l+0x6e2>
 8007e96:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e98:	9805      	ldr	r0, [sp, #20]
 8007e9a:	462a      	mov	r2, r5
 8007e9c:	f7ff f9c8 	bl	8007230 <__lshift>
 8007ea0:	901a      	str	r0, [sp, #104]	@ 0x68
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d1d9      	bne.n	8007e5a <_strtod_l+0x73a>
 8007ea6:	e65a      	b.n	8007b5e <_strtod_l+0x43e>
 8007ea8:	2e00      	cmp	r6, #0
 8007eaa:	dd07      	ble.n	8007ebc <_strtod_l+0x79c>
 8007eac:	4649      	mov	r1, r9
 8007eae:	9805      	ldr	r0, [sp, #20]
 8007eb0:	4632      	mov	r2, r6
 8007eb2:	f7ff f9bd 	bl	8007230 <__lshift>
 8007eb6:	4681      	mov	r9, r0
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	d0d8      	beq.n	8007e6e <_strtod_l+0x74e>
 8007ebc:	2f00      	cmp	r7, #0
 8007ebe:	dd08      	ble.n	8007ed2 <_strtod_l+0x7b2>
 8007ec0:	4641      	mov	r1, r8
 8007ec2:	9805      	ldr	r0, [sp, #20]
 8007ec4:	463a      	mov	r2, r7
 8007ec6:	f7ff f9b3 	bl	8007230 <__lshift>
 8007eca:	4680      	mov	r8, r0
 8007ecc:	2800      	cmp	r0, #0
 8007ece:	f43f ae46 	beq.w	8007b5e <_strtod_l+0x43e>
 8007ed2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ed4:	9805      	ldr	r0, [sp, #20]
 8007ed6:	464a      	mov	r2, r9
 8007ed8:	f7ff fa32 	bl	8007340 <__mdiff>
 8007edc:	4604      	mov	r4, r0
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	f43f ae3d 	beq.w	8007b5e <_strtod_l+0x43e>
 8007ee4:	68c3      	ldr	r3, [r0, #12]
 8007ee6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ee8:	2300      	movs	r3, #0
 8007eea:	60c3      	str	r3, [r0, #12]
 8007eec:	4641      	mov	r1, r8
 8007eee:	f7ff fa0b 	bl	8007308 <__mcmp>
 8007ef2:	2800      	cmp	r0, #0
 8007ef4:	da46      	bge.n	8007f84 <_strtod_l+0x864>
 8007ef6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ef8:	ea53 030a 	orrs.w	r3, r3, sl
 8007efc:	d16c      	bne.n	8007fd8 <_strtod_l+0x8b8>
 8007efe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d168      	bne.n	8007fd8 <_strtod_l+0x8b8>
 8007f06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f0a:	0d1b      	lsrs	r3, r3, #20
 8007f0c:	051b      	lsls	r3, r3, #20
 8007f0e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007f12:	d961      	bls.n	8007fd8 <_strtod_l+0x8b8>
 8007f14:	6963      	ldr	r3, [r4, #20]
 8007f16:	b913      	cbnz	r3, 8007f1e <_strtod_l+0x7fe>
 8007f18:	6923      	ldr	r3, [r4, #16]
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	dd5c      	ble.n	8007fd8 <_strtod_l+0x8b8>
 8007f1e:	4621      	mov	r1, r4
 8007f20:	2201      	movs	r2, #1
 8007f22:	9805      	ldr	r0, [sp, #20]
 8007f24:	f7ff f984 	bl	8007230 <__lshift>
 8007f28:	4641      	mov	r1, r8
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	f7ff f9ec 	bl	8007308 <__mcmp>
 8007f30:	2800      	cmp	r0, #0
 8007f32:	dd51      	ble.n	8007fd8 <_strtod_l+0x8b8>
 8007f34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f38:	9a08      	ldr	r2, [sp, #32]
 8007f3a:	0d1b      	lsrs	r3, r3, #20
 8007f3c:	051b      	lsls	r3, r3, #20
 8007f3e:	2a00      	cmp	r2, #0
 8007f40:	d06b      	beq.n	800801a <_strtod_l+0x8fa>
 8007f42:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007f46:	d868      	bhi.n	800801a <_strtod_l+0x8fa>
 8007f48:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007f4c:	f67f ae9d 	bls.w	8007c8a <_strtod_l+0x56a>
 8007f50:	4b0a      	ldr	r3, [pc, #40]	@ (8007f7c <_strtod_l+0x85c>)
 8007f52:	4650      	mov	r0, sl
 8007f54:	4659      	mov	r1, fp
 8007f56:	2200      	movs	r2, #0
 8007f58:	f7f8 fb4e 	bl	80005f8 <__aeabi_dmul>
 8007f5c:	4b08      	ldr	r3, [pc, #32]	@ (8007f80 <_strtod_l+0x860>)
 8007f5e:	400b      	ands	r3, r1
 8007f60:	4682      	mov	sl, r0
 8007f62:	468b      	mov	fp, r1
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f47f ae05 	bne.w	8007b74 <_strtod_l+0x454>
 8007f6a:	9a05      	ldr	r2, [sp, #20]
 8007f6c:	2322      	movs	r3, #34	@ 0x22
 8007f6e:	6013      	str	r3, [r2, #0]
 8007f70:	e600      	b.n	8007b74 <_strtod_l+0x454>
 8007f72:	bf00      	nop
 8007f74:	08009858 	.word	0x08009858
 8007f78:	fffffc02 	.word	0xfffffc02
 8007f7c:	39500000 	.word	0x39500000
 8007f80:	7ff00000 	.word	0x7ff00000
 8007f84:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007f88:	d165      	bne.n	8008056 <_strtod_l+0x936>
 8007f8a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007f8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f90:	b35a      	cbz	r2, 8007fea <_strtod_l+0x8ca>
 8007f92:	4a9f      	ldr	r2, [pc, #636]	@ (8008210 <_strtod_l+0xaf0>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d12b      	bne.n	8007ff0 <_strtod_l+0x8d0>
 8007f98:	9b08      	ldr	r3, [sp, #32]
 8007f9a:	4651      	mov	r1, sl
 8007f9c:	b303      	cbz	r3, 8007fe0 <_strtod_l+0x8c0>
 8007f9e:	4b9d      	ldr	r3, [pc, #628]	@ (8008214 <_strtod_l+0xaf4>)
 8007fa0:	465a      	mov	r2, fp
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fac:	d81b      	bhi.n	8007fe6 <_strtod_l+0x8c6>
 8007fae:	0d1b      	lsrs	r3, r3, #20
 8007fb0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb8:	4299      	cmp	r1, r3
 8007fba:	d119      	bne.n	8007ff0 <_strtod_l+0x8d0>
 8007fbc:	4b96      	ldr	r3, [pc, #600]	@ (8008218 <_strtod_l+0xaf8>)
 8007fbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d102      	bne.n	8007fca <_strtod_l+0x8aa>
 8007fc4:	3101      	adds	r1, #1
 8007fc6:	f43f adca 	beq.w	8007b5e <_strtod_l+0x43e>
 8007fca:	4b92      	ldr	r3, [pc, #584]	@ (8008214 <_strtod_l+0xaf4>)
 8007fcc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007fce:	401a      	ands	r2, r3
 8007fd0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007fd4:	f04f 0a00 	mov.w	sl, #0
 8007fd8:	9b08      	ldr	r3, [sp, #32]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1b8      	bne.n	8007f50 <_strtod_l+0x830>
 8007fde:	e5c9      	b.n	8007b74 <_strtod_l+0x454>
 8007fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8007fe4:	e7e8      	b.n	8007fb8 <_strtod_l+0x898>
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	e7e6      	b.n	8007fb8 <_strtod_l+0x898>
 8007fea:	ea53 030a 	orrs.w	r3, r3, sl
 8007fee:	d0a1      	beq.n	8007f34 <_strtod_l+0x814>
 8007ff0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ff2:	b1db      	cbz	r3, 800802c <_strtod_l+0x90c>
 8007ff4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ff6:	4213      	tst	r3, r2
 8007ff8:	d0ee      	beq.n	8007fd8 <_strtod_l+0x8b8>
 8007ffa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ffc:	9a08      	ldr	r2, [sp, #32]
 8007ffe:	4650      	mov	r0, sl
 8008000:	4659      	mov	r1, fp
 8008002:	b1bb      	cbz	r3, 8008034 <_strtod_l+0x914>
 8008004:	f7ff fb6e 	bl	80076e4 <sulp>
 8008008:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800800c:	ec53 2b10 	vmov	r2, r3, d0
 8008010:	f7f8 f93c 	bl	800028c <__adddf3>
 8008014:	4682      	mov	sl, r0
 8008016:	468b      	mov	fp, r1
 8008018:	e7de      	b.n	8007fd8 <_strtod_l+0x8b8>
 800801a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800801e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008022:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008026:	f04f 3aff 	mov.w	sl, #4294967295
 800802a:	e7d5      	b.n	8007fd8 <_strtod_l+0x8b8>
 800802c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800802e:	ea13 0f0a 	tst.w	r3, sl
 8008032:	e7e1      	b.n	8007ff8 <_strtod_l+0x8d8>
 8008034:	f7ff fb56 	bl	80076e4 <sulp>
 8008038:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800803c:	ec53 2b10 	vmov	r2, r3, d0
 8008040:	f7f8 f922 	bl	8000288 <__aeabi_dsub>
 8008044:	2200      	movs	r2, #0
 8008046:	2300      	movs	r3, #0
 8008048:	4682      	mov	sl, r0
 800804a:	468b      	mov	fp, r1
 800804c:	f7f8 fd3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008050:	2800      	cmp	r0, #0
 8008052:	d0c1      	beq.n	8007fd8 <_strtod_l+0x8b8>
 8008054:	e619      	b.n	8007c8a <_strtod_l+0x56a>
 8008056:	4641      	mov	r1, r8
 8008058:	4620      	mov	r0, r4
 800805a:	f7ff facd 	bl	80075f8 <__ratio>
 800805e:	ec57 6b10 	vmov	r6, r7, d0
 8008062:	2200      	movs	r2, #0
 8008064:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008068:	4630      	mov	r0, r6
 800806a:	4639      	mov	r1, r7
 800806c:	f7f8 fd40 	bl	8000af0 <__aeabi_dcmple>
 8008070:	2800      	cmp	r0, #0
 8008072:	d06f      	beq.n	8008154 <_strtod_l+0xa34>
 8008074:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008076:	2b00      	cmp	r3, #0
 8008078:	d17a      	bne.n	8008170 <_strtod_l+0xa50>
 800807a:	f1ba 0f00 	cmp.w	sl, #0
 800807e:	d158      	bne.n	8008132 <_strtod_l+0xa12>
 8008080:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008082:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008086:	2b00      	cmp	r3, #0
 8008088:	d15a      	bne.n	8008140 <_strtod_l+0xa20>
 800808a:	4b64      	ldr	r3, [pc, #400]	@ (800821c <_strtod_l+0xafc>)
 800808c:	2200      	movs	r2, #0
 800808e:	4630      	mov	r0, r6
 8008090:	4639      	mov	r1, r7
 8008092:	f7f8 fd23 	bl	8000adc <__aeabi_dcmplt>
 8008096:	2800      	cmp	r0, #0
 8008098:	d159      	bne.n	800814e <_strtod_l+0xa2e>
 800809a:	4630      	mov	r0, r6
 800809c:	4639      	mov	r1, r7
 800809e:	4b60      	ldr	r3, [pc, #384]	@ (8008220 <_strtod_l+0xb00>)
 80080a0:	2200      	movs	r2, #0
 80080a2:	f7f8 faa9 	bl	80005f8 <__aeabi_dmul>
 80080a6:	4606      	mov	r6, r0
 80080a8:	460f      	mov	r7, r1
 80080aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80080ae:	9606      	str	r6, [sp, #24]
 80080b0:	9307      	str	r3, [sp, #28]
 80080b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080b6:	4d57      	ldr	r5, [pc, #348]	@ (8008214 <_strtod_l+0xaf4>)
 80080b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80080bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080be:	401d      	ands	r5, r3
 80080c0:	4b58      	ldr	r3, [pc, #352]	@ (8008224 <_strtod_l+0xb04>)
 80080c2:	429d      	cmp	r5, r3
 80080c4:	f040 80b2 	bne.w	800822c <_strtod_l+0xb0c>
 80080c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80080ce:	ec4b ab10 	vmov	d0, sl, fp
 80080d2:	f7ff f9c9 	bl	8007468 <__ulp>
 80080d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080da:	ec51 0b10 	vmov	r0, r1, d0
 80080de:	f7f8 fa8b 	bl	80005f8 <__aeabi_dmul>
 80080e2:	4652      	mov	r2, sl
 80080e4:	465b      	mov	r3, fp
 80080e6:	f7f8 f8d1 	bl	800028c <__adddf3>
 80080ea:	460b      	mov	r3, r1
 80080ec:	4949      	ldr	r1, [pc, #292]	@ (8008214 <_strtod_l+0xaf4>)
 80080ee:	4a4e      	ldr	r2, [pc, #312]	@ (8008228 <_strtod_l+0xb08>)
 80080f0:	4019      	ands	r1, r3
 80080f2:	4291      	cmp	r1, r2
 80080f4:	4682      	mov	sl, r0
 80080f6:	d942      	bls.n	800817e <_strtod_l+0xa5e>
 80080f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80080fa:	4b47      	ldr	r3, [pc, #284]	@ (8008218 <_strtod_l+0xaf8>)
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d103      	bne.n	8008108 <_strtod_l+0x9e8>
 8008100:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008102:	3301      	adds	r3, #1
 8008104:	f43f ad2b 	beq.w	8007b5e <_strtod_l+0x43e>
 8008108:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008218 <_strtod_l+0xaf8>
 800810c:	f04f 3aff 	mov.w	sl, #4294967295
 8008110:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008112:	9805      	ldr	r0, [sp, #20]
 8008114:	f7fe fe74 	bl	8006e00 <_Bfree>
 8008118:	9805      	ldr	r0, [sp, #20]
 800811a:	4649      	mov	r1, r9
 800811c:	f7fe fe70 	bl	8006e00 <_Bfree>
 8008120:	9805      	ldr	r0, [sp, #20]
 8008122:	4641      	mov	r1, r8
 8008124:	f7fe fe6c 	bl	8006e00 <_Bfree>
 8008128:	9805      	ldr	r0, [sp, #20]
 800812a:	4621      	mov	r1, r4
 800812c:	f7fe fe68 	bl	8006e00 <_Bfree>
 8008130:	e618      	b.n	8007d64 <_strtod_l+0x644>
 8008132:	f1ba 0f01 	cmp.w	sl, #1
 8008136:	d103      	bne.n	8008140 <_strtod_l+0xa20>
 8008138:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800813a:	2b00      	cmp	r3, #0
 800813c:	f43f ada5 	beq.w	8007c8a <_strtod_l+0x56a>
 8008140:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80081f0 <_strtod_l+0xad0>
 8008144:	4f35      	ldr	r7, [pc, #212]	@ (800821c <_strtod_l+0xafc>)
 8008146:	ed8d 7b06 	vstr	d7, [sp, #24]
 800814a:	2600      	movs	r6, #0
 800814c:	e7b1      	b.n	80080b2 <_strtod_l+0x992>
 800814e:	4f34      	ldr	r7, [pc, #208]	@ (8008220 <_strtod_l+0xb00>)
 8008150:	2600      	movs	r6, #0
 8008152:	e7aa      	b.n	80080aa <_strtod_l+0x98a>
 8008154:	4b32      	ldr	r3, [pc, #200]	@ (8008220 <_strtod_l+0xb00>)
 8008156:	4630      	mov	r0, r6
 8008158:	4639      	mov	r1, r7
 800815a:	2200      	movs	r2, #0
 800815c:	f7f8 fa4c 	bl	80005f8 <__aeabi_dmul>
 8008160:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008162:	4606      	mov	r6, r0
 8008164:	460f      	mov	r7, r1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d09f      	beq.n	80080aa <_strtod_l+0x98a>
 800816a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800816e:	e7a0      	b.n	80080b2 <_strtod_l+0x992>
 8008170:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80081f8 <_strtod_l+0xad8>
 8008174:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008178:	ec57 6b17 	vmov	r6, r7, d7
 800817c:	e799      	b.n	80080b2 <_strtod_l+0x992>
 800817e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008182:	9b08      	ldr	r3, [sp, #32]
 8008184:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008188:	2b00      	cmp	r3, #0
 800818a:	d1c1      	bne.n	8008110 <_strtod_l+0x9f0>
 800818c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008190:	0d1b      	lsrs	r3, r3, #20
 8008192:	051b      	lsls	r3, r3, #20
 8008194:	429d      	cmp	r5, r3
 8008196:	d1bb      	bne.n	8008110 <_strtod_l+0x9f0>
 8008198:	4630      	mov	r0, r6
 800819a:	4639      	mov	r1, r7
 800819c:	f7f8 fd8c 	bl	8000cb8 <__aeabi_d2lz>
 80081a0:	f7f8 f9fc 	bl	800059c <__aeabi_l2d>
 80081a4:	4602      	mov	r2, r0
 80081a6:	460b      	mov	r3, r1
 80081a8:	4630      	mov	r0, r6
 80081aa:	4639      	mov	r1, r7
 80081ac:	f7f8 f86c 	bl	8000288 <__aeabi_dsub>
 80081b0:	460b      	mov	r3, r1
 80081b2:	4602      	mov	r2, r0
 80081b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80081b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80081bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081be:	ea46 060a 	orr.w	r6, r6, sl
 80081c2:	431e      	orrs	r6, r3
 80081c4:	d06f      	beq.n	80082a6 <_strtod_l+0xb86>
 80081c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008200 <_strtod_l+0xae0>)
 80081c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081cc:	f7f8 fc86 	bl	8000adc <__aeabi_dcmplt>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	f47f accf 	bne.w	8007b74 <_strtod_l+0x454>
 80081d6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008208 <_strtod_l+0xae8>)
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80081e0:	f7f8 fc9a 	bl	8000b18 <__aeabi_dcmpgt>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	d093      	beq.n	8008110 <_strtod_l+0x9f0>
 80081e8:	e4c4      	b.n	8007b74 <_strtod_l+0x454>
 80081ea:	bf00      	nop
 80081ec:	f3af 8000 	nop.w
 80081f0:	00000000 	.word	0x00000000
 80081f4:	bff00000 	.word	0xbff00000
 80081f8:	00000000 	.word	0x00000000
 80081fc:	3ff00000 	.word	0x3ff00000
 8008200:	94a03595 	.word	0x94a03595
 8008204:	3fdfffff 	.word	0x3fdfffff
 8008208:	35afe535 	.word	0x35afe535
 800820c:	3fe00000 	.word	0x3fe00000
 8008210:	000fffff 	.word	0x000fffff
 8008214:	7ff00000 	.word	0x7ff00000
 8008218:	7fefffff 	.word	0x7fefffff
 800821c:	3ff00000 	.word	0x3ff00000
 8008220:	3fe00000 	.word	0x3fe00000
 8008224:	7fe00000 	.word	0x7fe00000
 8008228:	7c9fffff 	.word	0x7c9fffff
 800822c:	9b08      	ldr	r3, [sp, #32]
 800822e:	b323      	cbz	r3, 800827a <_strtod_l+0xb5a>
 8008230:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008234:	d821      	bhi.n	800827a <_strtod_l+0xb5a>
 8008236:	a328      	add	r3, pc, #160	@ (adr r3, 80082d8 <_strtod_l+0xbb8>)
 8008238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823c:	4630      	mov	r0, r6
 800823e:	4639      	mov	r1, r7
 8008240:	f7f8 fc56 	bl	8000af0 <__aeabi_dcmple>
 8008244:	b1a0      	cbz	r0, 8008270 <_strtod_l+0xb50>
 8008246:	4639      	mov	r1, r7
 8008248:	4630      	mov	r0, r6
 800824a:	f7f8 fcad 	bl	8000ba8 <__aeabi_d2uiz>
 800824e:	2801      	cmp	r0, #1
 8008250:	bf38      	it	cc
 8008252:	2001      	movcc	r0, #1
 8008254:	f7f8 f956 	bl	8000504 <__aeabi_ui2d>
 8008258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800825a:	4606      	mov	r6, r0
 800825c:	460f      	mov	r7, r1
 800825e:	b9fb      	cbnz	r3, 80082a0 <_strtod_l+0xb80>
 8008260:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008264:	9014      	str	r0, [sp, #80]	@ 0x50
 8008266:	9315      	str	r3, [sp, #84]	@ 0x54
 8008268:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800826c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008270:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008272:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008276:	1b5b      	subs	r3, r3, r5
 8008278:	9311      	str	r3, [sp, #68]	@ 0x44
 800827a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800827e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008282:	f7ff f8f1 	bl	8007468 <__ulp>
 8008286:	4650      	mov	r0, sl
 8008288:	ec53 2b10 	vmov	r2, r3, d0
 800828c:	4659      	mov	r1, fp
 800828e:	f7f8 f9b3 	bl	80005f8 <__aeabi_dmul>
 8008292:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008296:	f7f7 fff9 	bl	800028c <__adddf3>
 800829a:	4682      	mov	sl, r0
 800829c:	468b      	mov	fp, r1
 800829e:	e770      	b.n	8008182 <_strtod_l+0xa62>
 80082a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80082a4:	e7e0      	b.n	8008268 <_strtod_l+0xb48>
 80082a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80082e0 <_strtod_l+0xbc0>)
 80082a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ac:	f7f8 fc16 	bl	8000adc <__aeabi_dcmplt>
 80082b0:	e798      	b.n	80081e4 <_strtod_l+0xac4>
 80082b2:	2300      	movs	r3, #0
 80082b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80082b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082ba:	6013      	str	r3, [r2, #0]
 80082bc:	f7ff ba6d 	b.w	800779a <_strtod_l+0x7a>
 80082c0:	2a65      	cmp	r2, #101	@ 0x65
 80082c2:	f43f ab66 	beq.w	8007992 <_strtod_l+0x272>
 80082c6:	2a45      	cmp	r2, #69	@ 0x45
 80082c8:	f43f ab63 	beq.w	8007992 <_strtod_l+0x272>
 80082cc:	2301      	movs	r3, #1
 80082ce:	f7ff bb9e 	b.w	8007a0e <_strtod_l+0x2ee>
 80082d2:	bf00      	nop
 80082d4:	f3af 8000 	nop.w
 80082d8:	ffc00000 	.word	0xffc00000
 80082dc:	41dfffff 	.word	0x41dfffff
 80082e0:	94a03595 	.word	0x94a03595
 80082e4:	3fcfffff 	.word	0x3fcfffff

080082e8 <_strtod_r>:
 80082e8:	4b01      	ldr	r3, [pc, #4]	@ (80082f0 <_strtod_r+0x8>)
 80082ea:	f7ff ba19 	b.w	8007720 <_strtod_l>
 80082ee:	bf00      	nop
 80082f0:	20000068 	.word	0x20000068

080082f4 <_strtol_l.constprop.0>:
 80082f4:	2b24      	cmp	r3, #36	@ 0x24
 80082f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082fa:	4686      	mov	lr, r0
 80082fc:	4690      	mov	r8, r2
 80082fe:	d801      	bhi.n	8008304 <_strtol_l.constprop.0+0x10>
 8008300:	2b01      	cmp	r3, #1
 8008302:	d106      	bne.n	8008312 <_strtol_l.constprop.0+0x1e>
 8008304:	f7fd fdbc 	bl	8005e80 <__errno>
 8008308:	2316      	movs	r3, #22
 800830a:	6003      	str	r3, [r0, #0]
 800830c:	2000      	movs	r0, #0
 800830e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008312:	4834      	ldr	r0, [pc, #208]	@ (80083e4 <_strtol_l.constprop.0+0xf0>)
 8008314:	460d      	mov	r5, r1
 8008316:	462a      	mov	r2, r5
 8008318:	f815 4b01 	ldrb.w	r4, [r5], #1
 800831c:	5d06      	ldrb	r6, [r0, r4]
 800831e:	f016 0608 	ands.w	r6, r6, #8
 8008322:	d1f8      	bne.n	8008316 <_strtol_l.constprop.0+0x22>
 8008324:	2c2d      	cmp	r4, #45	@ 0x2d
 8008326:	d12d      	bne.n	8008384 <_strtol_l.constprop.0+0x90>
 8008328:	782c      	ldrb	r4, [r5, #0]
 800832a:	2601      	movs	r6, #1
 800832c:	1c95      	adds	r5, r2, #2
 800832e:	f033 0210 	bics.w	r2, r3, #16
 8008332:	d109      	bne.n	8008348 <_strtol_l.constprop.0+0x54>
 8008334:	2c30      	cmp	r4, #48	@ 0x30
 8008336:	d12a      	bne.n	800838e <_strtol_l.constprop.0+0x9a>
 8008338:	782a      	ldrb	r2, [r5, #0]
 800833a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800833e:	2a58      	cmp	r2, #88	@ 0x58
 8008340:	d125      	bne.n	800838e <_strtol_l.constprop.0+0x9a>
 8008342:	786c      	ldrb	r4, [r5, #1]
 8008344:	2310      	movs	r3, #16
 8008346:	3502      	adds	r5, #2
 8008348:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800834c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008350:	2200      	movs	r2, #0
 8008352:	fbbc f9f3 	udiv	r9, ip, r3
 8008356:	4610      	mov	r0, r2
 8008358:	fb03 ca19 	mls	sl, r3, r9, ip
 800835c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008360:	2f09      	cmp	r7, #9
 8008362:	d81b      	bhi.n	800839c <_strtol_l.constprop.0+0xa8>
 8008364:	463c      	mov	r4, r7
 8008366:	42a3      	cmp	r3, r4
 8008368:	dd27      	ble.n	80083ba <_strtol_l.constprop.0+0xc6>
 800836a:	1c57      	adds	r7, r2, #1
 800836c:	d007      	beq.n	800837e <_strtol_l.constprop.0+0x8a>
 800836e:	4581      	cmp	r9, r0
 8008370:	d320      	bcc.n	80083b4 <_strtol_l.constprop.0+0xc0>
 8008372:	d101      	bne.n	8008378 <_strtol_l.constprop.0+0x84>
 8008374:	45a2      	cmp	sl, r4
 8008376:	db1d      	blt.n	80083b4 <_strtol_l.constprop.0+0xc0>
 8008378:	fb00 4003 	mla	r0, r0, r3, r4
 800837c:	2201      	movs	r2, #1
 800837e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008382:	e7eb      	b.n	800835c <_strtol_l.constprop.0+0x68>
 8008384:	2c2b      	cmp	r4, #43	@ 0x2b
 8008386:	bf04      	itt	eq
 8008388:	782c      	ldrbeq	r4, [r5, #0]
 800838a:	1c95      	addeq	r5, r2, #2
 800838c:	e7cf      	b.n	800832e <_strtol_l.constprop.0+0x3a>
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1da      	bne.n	8008348 <_strtol_l.constprop.0+0x54>
 8008392:	2c30      	cmp	r4, #48	@ 0x30
 8008394:	bf0c      	ite	eq
 8008396:	2308      	moveq	r3, #8
 8008398:	230a      	movne	r3, #10
 800839a:	e7d5      	b.n	8008348 <_strtol_l.constprop.0+0x54>
 800839c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80083a0:	2f19      	cmp	r7, #25
 80083a2:	d801      	bhi.n	80083a8 <_strtol_l.constprop.0+0xb4>
 80083a4:	3c37      	subs	r4, #55	@ 0x37
 80083a6:	e7de      	b.n	8008366 <_strtol_l.constprop.0+0x72>
 80083a8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80083ac:	2f19      	cmp	r7, #25
 80083ae:	d804      	bhi.n	80083ba <_strtol_l.constprop.0+0xc6>
 80083b0:	3c57      	subs	r4, #87	@ 0x57
 80083b2:	e7d8      	b.n	8008366 <_strtol_l.constprop.0+0x72>
 80083b4:	f04f 32ff 	mov.w	r2, #4294967295
 80083b8:	e7e1      	b.n	800837e <_strtol_l.constprop.0+0x8a>
 80083ba:	1c53      	adds	r3, r2, #1
 80083bc:	d108      	bne.n	80083d0 <_strtol_l.constprop.0+0xdc>
 80083be:	2322      	movs	r3, #34	@ 0x22
 80083c0:	f8ce 3000 	str.w	r3, [lr]
 80083c4:	4660      	mov	r0, ip
 80083c6:	f1b8 0f00 	cmp.w	r8, #0
 80083ca:	d0a0      	beq.n	800830e <_strtol_l.constprop.0+0x1a>
 80083cc:	1e69      	subs	r1, r5, #1
 80083ce:	e006      	b.n	80083de <_strtol_l.constprop.0+0xea>
 80083d0:	b106      	cbz	r6, 80083d4 <_strtol_l.constprop.0+0xe0>
 80083d2:	4240      	negs	r0, r0
 80083d4:	f1b8 0f00 	cmp.w	r8, #0
 80083d8:	d099      	beq.n	800830e <_strtol_l.constprop.0+0x1a>
 80083da:	2a00      	cmp	r2, #0
 80083dc:	d1f6      	bne.n	80083cc <_strtol_l.constprop.0+0xd8>
 80083de:	f8c8 1000 	str.w	r1, [r8]
 80083e2:	e794      	b.n	800830e <_strtol_l.constprop.0+0x1a>
 80083e4:	08009881 	.word	0x08009881

080083e8 <_strtol_r>:
 80083e8:	f7ff bf84 	b.w	80082f4 <_strtol_l.constprop.0>

080083ec <__ssputs_r>:
 80083ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f0:	688e      	ldr	r6, [r1, #8]
 80083f2:	461f      	mov	r7, r3
 80083f4:	42be      	cmp	r6, r7
 80083f6:	680b      	ldr	r3, [r1, #0]
 80083f8:	4682      	mov	sl, r0
 80083fa:	460c      	mov	r4, r1
 80083fc:	4690      	mov	r8, r2
 80083fe:	d82d      	bhi.n	800845c <__ssputs_r+0x70>
 8008400:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008404:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008408:	d026      	beq.n	8008458 <__ssputs_r+0x6c>
 800840a:	6965      	ldr	r5, [r4, #20]
 800840c:	6909      	ldr	r1, [r1, #16]
 800840e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008412:	eba3 0901 	sub.w	r9, r3, r1
 8008416:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800841a:	1c7b      	adds	r3, r7, #1
 800841c:	444b      	add	r3, r9
 800841e:	106d      	asrs	r5, r5, #1
 8008420:	429d      	cmp	r5, r3
 8008422:	bf38      	it	cc
 8008424:	461d      	movcc	r5, r3
 8008426:	0553      	lsls	r3, r2, #21
 8008428:	d527      	bpl.n	800847a <__ssputs_r+0x8e>
 800842a:	4629      	mov	r1, r5
 800842c:	f7fe fc1c 	bl	8006c68 <_malloc_r>
 8008430:	4606      	mov	r6, r0
 8008432:	b360      	cbz	r0, 800848e <__ssputs_r+0xa2>
 8008434:	6921      	ldr	r1, [r4, #16]
 8008436:	464a      	mov	r2, r9
 8008438:	f000 fa18 	bl	800886c <memcpy>
 800843c:	89a3      	ldrh	r3, [r4, #12]
 800843e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008446:	81a3      	strh	r3, [r4, #12]
 8008448:	6126      	str	r6, [r4, #16]
 800844a:	6165      	str	r5, [r4, #20]
 800844c:	444e      	add	r6, r9
 800844e:	eba5 0509 	sub.w	r5, r5, r9
 8008452:	6026      	str	r6, [r4, #0]
 8008454:	60a5      	str	r5, [r4, #8]
 8008456:	463e      	mov	r6, r7
 8008458:	42be      	cmp	r6, r7
 800845a:	d900      	bls.n	800845e <__ssputs_r+0x72>
 800845c:	463e      	mov	r6, r7
 800845e:	6820      	ldr	r0, [r4, #0]
 8008460:	4632      	mov	r2, r6
 8008462:	4641      	mov	r1, r8
 8008464:	f000 f9c6 	bl	80087f4 <memmove>
 8008468:	68a3      	ldr	r3, [r4, #8]
 800846a:	1b9b      	subs	r3, r3, r6
 800846c:	60a3      	str	r3, [r4, #8]
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	4433      	add	r3, r6
 8008472:	6023      	str	r3, [r4, #0]
 8008474:	2000      	movs	r0, #0
 8008476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800847a:	462a      	mov	r2, r5
 800847c:	f000 fd89 	bl	8008f92 <_realloc_r>
 8008480:	4606      	mov	r6, r0
 8008482:	2800      	cmp	r0, #0
 8008484:	d1e0      	bne.n	8008448 <__ssputs_r+0x5c>
 8008486:	6921      	ldr	r1, [r4, #16]
 8008488:	4650      	mov	r0, sl
 800848a:	f7fe fb79 	bl	8006b80 <_free_r>
 800848e:	230c      	movs	r3, #12
 8008490:	f8ca 3000 	str.w	r3, [sl]
 8008494:	89a3      	ldrh	r3, [r4, #12]
 8008496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800849a:	81a3      	strh	r3, [r4, #12]
 800849c:	f04f 30ff 	mov.w	r0, #4294967295
 80084a0:	e7e9      	b.n	8008476 <__ssputs_r+0x8a>
	...

080084a4 <_svfiprintf_r>:
 80084a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a8:	4698      	mov	r8, r3
 80084aa:	898b      	ldrh	r3, [r1, #12]
 80084ac:	061b      	lsls	r3, r3, #24
 80084ae:	b09d      	sub	sp, #116	@ 0x74
 80084b0:	4607      	mov	r7, r0
 80084b2:	460d      	mov	r5, r1
 80084b4:	4614      	mov	r4, r2
 80084b6:	d510      	bpl.n	80084da <_svfiprintf_r+0x36>
 80084b8:	690b      	ldr	r3, [r1, #16]
 80084ba:	b973      	cbnz	r3, 80084da <_svfiprintf_r+0x36>
 80084bc:	2140      	movs	r1, #64	@ 0x40
 80084be:	f7fe fbd3 	bl	8006c68 <_malloc_r>
 80084c2:	6028      	str	r0, [r5, #0]
 80084c4:	6128      	str	r0, [r5, #16]
 80084c6:	b930      	cbnz	r0, 80084d6 <_svfiprintf_r+0x32>
 80084c8:	230c      	movs	r3, #12
 80084ca:	603b      	str	r3, [r7, #0]
 80084cc:	f04f 30ff 	mov.w	r0, #4294967295
 80084d0:	b01d      	add	sp, #116	@ 0x74
 80084d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d6:	2340      	movs	r3, #64	@ 0x40
 80084d8:	616b      	str	r3, [r5, #20]
 80084da:	2300      	movs	r3, #0
 80084dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084de:	2320      	movs	r3, #32
 80084e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80084e8:	2330      	movs	r3, #48	@ 0x30
 80084ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008688 <_svfiprintf_r+0x1e4>
 80084ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084f2:	f04f 0901 	mov.w	r9, #1
 80084f6:	4623      	mov	r3, r4
 80084f8:	469a      	mov	sl, r3
 80084fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084fe:	b10a      	cbz	r2, 8008504 <_svfiprintf_r+0x60>
 8008500:	2a25      	cmp	r2, #37	@ 0x25
 8008502:	d1f9      	bne.n	80084f8 <_svfiprintf_r+0x54>
 8008504:	ebba 0b04 	subs.w	fp, sl, r4
 8008508:	d00b      	beq.n	8008522 <_svfiprintf_r+0x7e>
 800850a:	465b      	mov	r3, fp
 800850c:	4622      	mov	r2, r4
 800850e:	4629      	mov	r1, r5
 8008510:	4638      	mov	r0, r7
 8008512:	f7ff ff6b 	bl	80083ec <__ssputs_r>
 8008516:	3001      	adds	r0, #1
 8008518:	f000 80a7 	beq.w	800866a <_svfiprintf_r+0x1c6>
 800851c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800851e:	445a      	add	r2, fp
 8008520:	9209      	str	r2, [sp, #36]	@ 0x24
 8008522:	f89a 3000 	ldrb.w	r3, [sl]
 8008526:	2b00      	cmp	r3, #0
 8008528:	f000 809f 	beq.w	800866a <_svfiprintf_r+0x1c6>
 800852c:	2300      	movs	r3, #0
 800852e:	f04f 32ff 	mov.w	r2, #4294967295
 8008532:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008536:	f10a 0a01 	add.w	sl, sl, #1
 800853a:	9304      	str	r3, [sp, #16]
 800853c:	9307      	str	r3, [sp, #28]
 800853e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008542:	931a      	str	r3, [sp, #104]	@ 0x68
 8008544:	4654      	mov	r4, sl
 8008546:	2205      	movs	r2, #5
 8008548:	f814 1b01 	ldrb.w	r1, [r4], #1
 800854c:	484e      	ldr	r0, [pc, #312]	@ (8008688 <_svfiprintf_r+0x1e4>)
 800854e:	f7f7 fe3f 	bl	80001d0 <memchr>
 8008552:	9a04      	ldr	r2, [sp, #16]
 8008554:	b9d8      	cbnz	r0, 800858e <_svfiprintf_r+0xea>
 8008556:	06d0      	lsls	r0, r2, #27
 8008558:	bf44      	itt	mi
 800855a:	2320      	movmi	r3, #32
 800855c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008560:	0711      	lsls	r1, r2, #28
 8008562:	bf44      	itt	mi
 8008564:	232b      	movmi	r3, #43	@ 0x2b
 8008566:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800856a:	f89a 3000 	ldrb.w	r3, [sl]
 800856e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008570:	d015      	beq.n	800859e <_svfiprintf_r+0xfa>
 8008572:	9a07      	ldr	r2, [sp, #28]
 8008574:	4654      	mov	r4, sl
 8008576:	2000      	movs	r0, #0
 8008578:	f04f 0c0a 	mov.w	ip, #10
 800857c:	4621      	mov	r1, r4
 800857e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008582:	3b30      	subs	r3, #48	@ 0x30
 8008584:	2b09      	cmp	r3, #9
 8008586:	d94b      	bls.n	8008620 <_svfiprintf_r+0x17c>
 8008588:	b1b0      	cbz	r0, 80085b8 <_svfiprintf_r+0x114>
 800858a:	9207      	str	r2, [sp, #28]
 800858c:	e014      	b.n	80085b8 <_svfiprintf_r+0x114>
 800858e:	eba0 0308 	sub.w	r3, r0, r8
 8008592:	fa09 f303 	lsl.w	r3, r9, r3
 8008596:	4313      	orrs	r3, r2
 8008598:	9304      	str	r3, [sp, #16]
 800859a:	46a2      	mov	sl, r4
 800859c:	e7d2      	b.n	8008544 <_svfiprintf_r+0xa0>
 800859e:	9b03      	ldr	r3, [sp, #12]
 80085a0:	1d19      	adds	r1, r3, #4
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	9103      	str	r1, [sp, #12]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	bfbb      	ittet	lt
 80085aa:	425b      	neglt	r3, r3
 80085ac:	f042 0202 	orrlt.w	r2, r2, #2
 80085b0:	9307      	strge	r3, [sp, #28]
 80085b2:	9307      	strlt	r3, [sp, #28]
 80085b4:	bfb8      	it	lt
 80085b6:	9204      	strlt	r2, [sp, #16]
 80085b8:	7823      	ldrb	r3, [r4, #0]
 80085ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80085bc:	d10a      	bne.n	80085d4 <_svfiprintf_r+0x130>
 80085be:	7863      	ldrb	r3, [r4, #1]
 80085c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085c2:	d132      	bne.n	800862a <_svfiprintf_r+0x186>
 80085c4:	9b03      	ldr	r3, [sp, #12]
 80085c6:	1d1a      	adds	r2, r3, #4
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	9203      	str	r2, [sp, #12]
 80085cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085d0:	3402      	adds	r4, #2
 80085d2:	9305      	str	r3, [sp, #20]
 80085d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008698 <_svfiprintf_r+0x1f4>
 80085d8:	7821      	ldrb	r1, [r4, #0]
 80085da:	2203      	movs	r2, #3
 80085dc:	4650      	mov	r0, sl
 80085de:	f7f7 fdf7 	bl	80001d0 <memchr>
 80085e2:	b138      	cbz	r0, 80085f4 <_svfiprintf_r+0x150>
 80085e4:	9b04      	ldr	r3, [sp, #16]
 80085e6:	eba0 000a 	sub.w	r0, r0, sl
 80085ea:	2240      	movs	r2, #64	@ 0x40
 80085ec:	4082      	lsls	r2, r0
 80085ee:	4313      	orrs	r3, r2
 80085f0:	3401      	adds	r4, #1
 80085f2:	9304      	str	r3, [sp, #16]
 80085f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085f8:	4824      	ldr	r0, [pc, #144]	@ (800868c <_svfiprintf_r+0x1e8>)
 80085fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085fe:	2206      	movs	r2, #6
 8008600:	f7f7 fde6 	bl	80001d0 <memchr>
 8008604:	2800      	cmp	r0, #0
 8008606:	d036      	beq.n	8008676 <_svfiprintf_r+0x1d2>
 8008608:	4b21      	ldr	r3, [pc, #132]	@ (8008690 <_svfiprintf_r+0x1ec>)
 800860a:	bb1b      	cbnz	r3, 8008654 <_svfiprintf_r+0x1b0>
 800860c:	9b03      	ldr	r3, [sp, #12]
 800860e:	3307      	adds	r3, #7
 8008610:	f023 0307 	bic.w	r3, r3, #7
 8008614:	3308      	adds	r3, #8
 8008616:	9303      	str	r3, [sp, #12]
 8008618:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800861a:	4433      	add	r3, r6
 800861c:	9309      	str	r3, [sp, #36]	@ 0x24
 800861e:	e76a      	b.n	80084f6 <_svfiprintf_r+0x52>
 8008620:	fb0c 3202 	mla	r2, ip, r2, r3
 8008624:	460c      	mov	r4, r1
 8008626:	2001      	movs	r0, #1
 8008628:	e7a8      	b.n	800857c <_svfiprintf_r+0xd8>
 800862a:	2300      	movs	r3, #0
 800862c:	3401      	adds	r4, #1
 800862e:	9305      	str	r3, [sp, #20]
 8008630:	4619      	mov	r1, r3
 8008632:	f04f 0c0a 	mov.w	ip, #10
 8008636:	4620      	mov	r0, r4
 8008638:	f810 2b01 	ldrb.w	r2, [r0], #1
 800863c:	3a30      	subs	r2, #48	@ 0x30
 800863e:	2a09      	cmp	r2, #9
 8008640:	d903      	bls.n	800864a <_svfiprintf_r+0x1a6>
 8008642:	2b00      	cmp	r3, #0
 8008644:	d0c6      	beq.n	80085d4 <_svfiprintf_r+0x130>
 8008646:	9105      	str	r1, [sp, #20]
 8008648:	e7c4      	b.n	80085d4 <_svfiprintf_r+0x130>
 800864a:	fb0c 2101 	mla	r1, ip, r1, r2
 800864e:	4604      	mov	r4, r0
 8008650:	2301      	movs	r3, #1
 8008652:	e7f0      	b.n	8008636 <_svfiprintf_r+0x192>
 8008654:	ab03      	add	r3, sp, #12
 8008656:	9300      	str	r3, [sp, #0]
 8008658:	462a      	mov	r2, r5
 800865a:	4b0e      	ldr	r3, [pc, #56]	@ (8008694 <_svfiprintf_r+0x1f0>)
 800865c:	a904      	add	r1, sp, #16
 800865e:	4638      	mov	r0, r7
 8008660:	f7fc fcca 	bl	8004ff8 <_printf_float>
 8008664:	1c42      	adds	r2, r0, #1
 8008666:	4606      	mov	r6, r0
 8008668:	d1d6      	bne.n	8008618 <_svfiprintf_r+0x174>
 800866a:	89ab      	ldrh	r3, [r5, #12]
 800866c:	065b      	lsls	r3, r3, #25
 800866e:	f53f af2d 	bmi.w	80084cc <_svfiprintf_r+0x28>
 8008672:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008674:	e72c      	b.n	80084d0 <_svfiprintf_r+0x2c>
 8008676:	ab03      	add	r3, sp, #12
 8008678:	9300      	str	r3, [sp, #0]
 800867a:	462a      	mov	r2, r5
 800867c:	4b05      	ldr	r3, [pc, #20]	@ (8008694 <_svfiprintf_r+0x1f0>)
 800867e:	a904      	add	r1, sp, #16
 8008680:	4638      	mov	r0, r7
 8008682:	f7fc ff51 	bl	8005528 <_printf_i>
 8008686:	e7ed      	b.n	8008664 <_svfiprintf_r+0x1c0>
 8008688:	08009981 	.word	0x08009981
 800868c:	0800998b 	.word	0x0800998b
 8008690:	08004ff9 	.word	0x08004ff9
 8008694:	080083ed 	.word	0x080083ed
 8008698:	08009987 	.word	0x08009987

0800869c <__sflush_r>:
 800869c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a4:	0716      	lsls	r6, r2, #28
 80086a6:	4605      	mov	r5, r0
 80086a8:	460c      	mov	r4, r1
 80086aa:	d454      	bmi.n	8008756 <__sflush_r+0xba>
 80086ac:	684b      	ldr	r3, [r1, #4]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	dc02      	bgt.n	80086b8 <__sflush_r+0x1c>
 80086b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	dd48      	ble.n	800874a <__sflush_r+0xae>
 80086b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086ba:	2e00      	cmp	r6, #0
 80086bc:	d045      	beq.n	800874a <__sflush_r+0xae>
 80086be:	2300      	movs	r3, #0
 80086c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086c4:	682f      	ldr	r7, [r5, #0]
 80086c6:	6a21      	ldr	r1, [r4, #32]
 80086c8:	602b      	str	r3, [r5, #0]
 80086ca:	d030      	beq.n	800872e <__sflush_r+0x92>
 80086cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086ce:	89a3      	ldrh	r3, [r4, #12]
 80086d0:	0759      	lsls	r1, r3, #29
 80086d2:	d505      	bpl.n	80086e0 <__sflush_r+0x44>
 80086d4:	6863      	ldr	r3, [r4, #4]
 80086d6:	1ad2      	subs	r2, r2, r3
 80086d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086da:	b10b      	cbz	r3, 80086e0 <__sflush_r+0x44>
 80086dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086de:	1ad2      	subs	r2, r2, r3
 80086e0:	2300      	movs	r3, #0
 80086e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086e4:	6a21      	ldr	r1, [r4, #32]
 80086e6:	4628      	mov	r0, r5
 80086e8:	47b0      	blx	r6
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	89a3      	ldrh	r3, [r4, #12]
 80086ee:	d106      	bne.n	80086fe <__sflush_r+0x62>
 80086f0:	6829      	ldr	r1, [r5, #0]
 80086f2:	291d      	cmp	r1, #29
 80086f4:	d82b      	bhi.n	800874e <__sflush_r+0xb2>
 80086f6:	4a2a      	ldr	r2, [pc, #168]	@ (80087a0 <__sflush_r+0x104>)
 80086f8:	410a      	asrs	r2, r1
 80086fa:	07d6      	lsls	r6, r2, #31
 80086fc:	d427      	bmi.n	800874e <__sflush_r+0xb2>
 80086fe:	2200      	movs	r2, #0
 8008700:	6062      	str	r2, [r4, #4]
 8008702:	04d9      	lsls	r1, r3, #19
 8008704:	6922      	ldr	r2, [r4, #16]
 8008706:	6022      	str	r2, [r4, #0]
 8008708:	d504      	bpl.n	8008714 <__sflush_r+0x78>
 800870a:	1c42      	adds	r2, r0, #1
 800870c:	d101      	bne.n	8008712 <__sflush_r+0x76>
 800870e:	682b      	ldr	r3, [r5, #0]
 8008710:	b903      	cbnz	r3, 8008714 <__sflush_r+0x78>
 8008712:	6560      	str	r0, [r4, #84]	@ 0x54
 8008714:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008716:	602f      	str	r7, [r5, #0]
 8008718:	b1b9      	cbz	r1, 800874a <__sflush_r+0xae>
 800871a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800871e:	4299      	cmp	r1, r3
 8008720:	d002      	beq.n	8008728 <__sflush_r+0x8c>
 8008722:	4628      	mov	r0, r5
 8008724:	f7fe fa2c 	bl	8006b80 <_free_r>
 8008728:	2300      	movs	r3, #0
 800872a:	6363      	str	r3, [r4, #52]	@ 0x34
 800872c:	e00d      	b.n	800874a <__sflush_r+0xae>
 800872e:	2301      	movs	r3, #1
 8008730:	4628      	mov	r0, r5
 8008732:	47b0      	blx	r6
 8008734:	4602      	mov	r2, r0
 8008736:	1c50      	adds	r0, r2, #1
 8008738:	d1c9      	bne.n	80086ce <__sflush_r+0x32>
 800873a:	682b      	ldr	r3, [r5, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d0c6      	beq.n	80086ce <__sflush_r+0x32>
 8008740:	2b1d      	cmp	r3, #29
 8008742:	d001      	beq.n	8008748 <__sflush_r+0xac>
 8008744:	2b16      	cmp	r3, #22
 8008746:	d11e      	bne.n	8008786 <__sflush_r+0xea>
 8008748:	602f      	str	r7, [r5, #0]
 800874a:	2000      	movs	r0, #0
 800874c:	e022      	b.n	8008794 <__sflush_r+0xf8>
 800874e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008752:	b21b      	sxth	r3, r3
 8008754:	e01b      	b.n	800878e <__sflush_r+0xf2>
 8008756:	690f      	ldr	r7, [r1, #16]
 8008758:	2f00      	cmp	r7, #0
 800875a:	d0f6      	beq.n	800874a <__sflush_r+0xae>
 800875c:	0793      	lsls	r3, r2, #30
 800875e:	680e      	ldr	r6, [r1, #0]
 8008760:	bf08      	it	eq
 8008762:	694b      	ldreq	r3, [r1, #20]
 8008764:	600f      	str	r7, [r1, #0]
 8008766:	bf18      	it	ne
 8008768:	2300      	movne	r3, #0
 800876a:	eba6 0807 	sub.w	r8, r6, r7
 800876e:	608b      	str	r3, [r1, #8]
 8008770:	f1b8 0f00 	cmp.w	r8, #0
 8008774:	dde9      	ble.n	800874a <__sflush_r+0xae>
 8008776:	6a21      	ldr	r1, [r4, #32]
 8008778:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800877a:	4643      	mov	r3, r8
 800877c:	463a      	mov	r2, r7
 800877e:	4628      	mov	r0, r5
 8008780:	47b0      	blx	r6
 8008782:	2800      	cmp	r0, #0
 8008784:	dc08      	bgt.n	8008798 <__sflush_r+0xfc>
 8008786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800878a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800878e:	81a3      	strh	r3, [r4, #12]
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
 8008794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008798:	4407      	add	r7, r0
 800879a:	eba8 0800 	sub.w	r8, r8, r0
 800879e:	e7e7      	b.n	8008770 <__sflush_r+0xd4>
 80087a0:	dfbffffe 	.word	0xdfbffffe

080087a4 <_fflush_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	690b      	ldr	r3, [r1, #16]
 80087a8:	4605      	mov	r5, r0
 80087aa:	460c      	mov	r4, r1
 80087ac:	b913      	cbnz	r3, 80087b4 <_fflush_r+0x10>
 80087ae:	2500      	movs	r5, #0
 80087b0:	4628      	mov	r0, r5
 80087b2:	bd38      	pop	{r3, r4, r5, pc}
 80087b4:	b118      	cbz	r0, 80087be <_fflush_r+0x1a>
 80087b6:	6a03      	ldr	r3, [r0, #32]
 80087b8:	b90b      	cbnz	r3, 80087be <_fflush_r+0x1a>
 80087ba:	f7fd fa75 	bl	8005ca8 <__sinit>
 80087be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d0f3      	beq.n	80087ae <_fflush_r+0xa>
 80087c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087c8:	07d0      	lsls	r0, r2, #31
 80087ca:	d404      	bmi.n	80087d6 <_fflush_r+0x32>
 80087cc:	0599      	lsls	r1, r3, #22
 80087ce:	d402      	bmi.n	80087d6 <_fflush_r+0x32>
 80087d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087d2:	f7fd fb80 	bl	8005ed6 <__retarget_lock_acquire_recursive>
 80087d6:	4628      	mov	r0, r5
 80087d8:	4621      	mov	r1, r4
 80087da:	f7ff ff5f 	bl	800869c <__sflush_r>
 80087de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087e0:	07da      	lsls	r2, r3, #31
 80087e2:	4605      	mov	r5, r0
 80087e4:	d4e4      	bmi.n	80087b0 <_fflush_r+0xc>
 80087e6:	89a3      	ldrh	r3, [r4, #12]
 80087e8:	059b      	lsls	r3, r3, #22
 80087ea:	d4e1      	bmi.n	80087b0 <_fflush_r+0xc>
 80087ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ee:	f7fd fb73 	bl	8005ed8 <__retarget_lock_release_recursive>
 80087f2:	e7dd      	b.n	80087b0 <_fflush_r+0xc>

080087f4 <memmove>:
 80087f4:	4288      	cmp	r0, r1
 80087f6:	b510      	push	{r4, lr}
 80087f8:	eb01 0402 	add.w	r4, r1, r2
 80087fc:	d902      	bls.n	8008804 <memmove+0x10>
 80087fe:	4284      	cmp	r4, r0
 8008800:	4623      	mov	r3, r4
 8008802:	d807      	bhi.n	8008814 <memmove+0x20>
 8008804:	1e43      	subs	r3, r0, #1
 8008806:	42a1      	cmp	r1, r4
 8008808:	d008      	beq.n	800881c <memmove+0x28>
 800880a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800880e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008812:	e7f8      	b.n	8008806 <memmove+0x12>
 8008814:	4402      	add	r2, r0
 8008816:	4601      	mov	r1, r0
 8008818:	428a      	cmp	r2, r1
 800881a:	d100      	bne.n	800881e <memmove+0x2a>
 800881c:	bd10      	pop	{r4, pc}
 800881e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008822:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008826:	e7f7      	b.n	8008818 <memmove+0x24>

08008828 <strncmp>:
 8008828:	b510      	push	{r4, lr}
 800882a:	b16a      	cbz	r2, 8008848 <strncmp+0x20>
 800882c:	3901      	subs	r1, #1
 800882e:	1884      	adds	r4, r0, r2
 8008830:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008834:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008838:	429a      	cmp	r2, r3
 800883a:	d103      	bne.n	8008844 <strncmp+0x1c>
 800883c:	42a0      	cmp	r0, r4
 800883e:	d001      	beq.n	8008844 <strncmp+0x1c>
 8008840:	2a00      	cmp	r2, #0
 8008842:	d1f5      	bne.n	8008830 <strncmp+0x8>
 8008844:	1ad0      	subs	r0, r2, r3
 8008846:	bd10      	pop	{r4, pc}
 8008848:	4610      	mov	r0, r2
 800884a:	e7fc      	b.n	8008846 <strncmp+0x1e>

0800884c <_sbrk_r>:
 800884c:	b538      	push	{r3, r4, r5, lr}
 800884e:	4d06      	ldr	r5, [pc, #24]	@ (8008868 <_sbrk_r+0x1c>)
 8008850:	2300      	movs	r3, #0
 8008852:	4604      	mov	r4, r0
 8008854:	4608      	mov	r0, r1
 8008856:	602b      	str	r3, [r5, #0]
 8008858:	f7f8 ff7e 	bl	8001758 <_sbrk>
 800885c:	1c43      	adds	r3, r0, #1
 800885e:	d102      	bne.n	8008866 <_sbrk_r+0x1a>
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	b103      	cbz	r3, 8008866 <_sbrk_r+0x1a>
 8008864:	6023      	str	r3, [r4, #0]
 8008866:	bd38      	pop	{r3, r4, r5, pc}
 8008868:	20000420 	.word	0x20000420

0800886c <memcpy>:
 800886c:	440a      	add	r2, r1
 800886e:	4291      	cmp	r1, r2
 8008870:	f100 33ff 	add.w	r3, r0, #4294967295
 8008874:	d100      	bne.n	8008878 <memcpy+0xc>
 8008876:	4770      	bx	lr
 8008878:	b510      	push	{r4, lr}
 800887a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800887e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008882:	4291      	cmp	r1, r2
 8008884:	d1f9      	bne.n	800887a <memcpy+0xe>
 8008886:	bd10      	pop	{r4, pc}

08008888 <nan>:
 8008888:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008890 <nan+0x8>
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop
 8008890:	00000000 	.word	0x00000000
 8008894:	7ff80000 	.word	0x7ff80000

08008898 <__assert_func>:
 8008898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800889a:	4614      	mov	r4, r2
 800889c:	461a      	mov	r2, r3
 800889e:	4b09      	ldr	r3, [pc, #36]	@ (80088c4 <__assert_func+0x2c>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4605      	mov	r5, r0
 80088a4:	68d8      	ldr	r0, [r3, #12]
 80088a6:	b954      	cbnz	r4, 80088be <__assert_func+0x26>
 80088a8:	4b07      	ldr	r3, [pc, #28]	@ (80088c8 <__assert_func+0x30>)
 80088aa:	461c      	mov	r4, r3
 80088ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088b0:	9100      	str	r1, [sp, #0]
 80088b2:	462b      	mov	r3, r5
 80088b4:	4905      	ldr	r1, [pc, #20]	@ (80088cc <__assert_func+0x34>)
 80088b6:	f000 fba7 	bl	8009008 <fiprintf>
 80088ba:	f000 fbb7 	bl	800902c <abort>
 80088be:	4b04      	ldr	r3, [pc, #16]	@ (80088d0 <__assert_func+0x38>)
 80088c0:	e7f4      	b.n	80088ac <__assert_func+0x14>
 80088c2:	bf00      	nop
 80088c4:	20000018 	.word	0x20000018
 80088c8:	080099d5 	.word	0x080099d5
 80088cc:	080099a7 	.word	0x080099a7
 80088d0:	0800999a 	.word	0x0800999a

080088d4 <_calloc_r>:
 80088d4:	b570      	push	{r4, r5, r6, lr}
 80088d6:	fba1 5402 	umull	r5, r4, r1, r2
 80088da:	b93c      	cbnz	r4, 80088ec <_calloc_r+0x18>
 80088dc:	4629      	mov	r1, r5
 80088de:	f7fe f9c3 	bl	8006c68 <_malloc_r>
 80088e2:	4606      	mov	r6, r0
 80088e4:	b928      	cbnz	r0, 80088f2 <_calloc_r+0x1e>
 80088e6:	2600      	movs	r6, #0
 80088e8:	4630      	mov	r0, r6
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	220c      	movs	r2, #12
 80088ee:	6002      	str	r2, [r0, #0]
 80088f0:	e7f9      	b.n	80088e6 <_calloc_r+0x12>
 80088f2:	462a      	mov	r2, r5
 80088f4:	4621      	mov	r1, r4
 80088f6:	f7fd fa70 	bl	8005dda <memset>
 80088fa:	e7f5      	b.n	80088e8 <_calloc_r+0x14>

080088fc <rshift>:
 80088fc:	6903      	ldr	r3, [r0, #16]
 80088fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008902:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008906:	ea4f 1261 	mov.w	r2, r1, asr #5
 800890a:	f100 0414 	add.w	r4, r0, #20
 800890e:	dd45      	ble.n	800899c <rshift+0xa0>
 8008910:	f011 011f 	ands.w	r1, r1, #31
 8008914:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008918:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800891c:	d10c      	bne.n	8008938 <rshift+0x3c>
 800891e:	f100 0710 	add.w	r7, r0, #16
 8008922:	4629      	mov	r1, r5
 8008924:	42b1      	cmp	r1, r6
 8008926:	d334      	bcc.n	8008992 <rshift+0x96>
 8008928:	1a9b      	subs	r3, r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	1eea      	subs	r2, r5, #3
 800892e:	4296      	cmp	r6, r2
 8008930:	bf38      	it	cc
 8008932:	2300      	movcc	r3, #0
 8008934:	4423      	add	r3, r4
 8008936:	e015      	b.n	8008964 <rshift+0x68>
 8008938:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800893c:	f1c1 0820 	rsb	r8, r1, #32
 8008940:	40cf      	lsrs	r7, r1
 8008942:	f105 0e04 	add.w	lr, r5, #4
 8008946:	46a1      	mov	r9, r4
 8008948:	4576      	cmp	r6, lr
 800894a:	46f4      	mov	ip, lr
 800894c:	d815      	bhi.n	800897a <rshift+0x7e>
 800894e:	1a9a      	subs	r2, r3, r2
 8008950:	0092      	lsls	r2, r2, #2
 8008952:	3a04      	subs	r2, #4
 8008954:	3501      	adds	r5, #1
 8008956:	42ae      	cmp	r6, r5
 8008958:	bf38      	it	cc
 800895a:	2200      	movcc	r2, #0
 800895c:	18a3      	adds	r3, r4, r2
 800895e:	50a7      	str	r7, [r4, r2]
 8008960:	b107      	cbz	r7, 8008964 <rshift+0x68>
 8008962:	3304      	adds	r3, #4
 8008964:	1b1a      	subs	r2, r3, r4
 8008966:	42a3      	cmp	r3, r4
 8008968:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800896c:	bf08      	it	eq
 800896e:	2300      	moveq	r3, #0
 8008970:	6102      	str	r2, [r0, #16]
 8008972:	bf08      	it	eq
 8008974:	6143      	streq	r3, [r0, #20]
 8008976:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800897a:	f8dc c000 	ldr.w	ip, [ip]
 800897e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008982:	ea4c 0707 	orr.w	r7, ip, r7
 8008986:	f849 7b04 	str.w	r7, [r9], #4
 800898a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800898e:	40cf      	lsrs	r7, r1
 8008990:	e7da      	b.n	8008948 <rshift+0x4c>
 8008992:	f851 cb04 	ldr.w	ip, [r1], #4
 8008996:	f847 cf04 	str.w	ip, [r7, #4]!
 800899a:	e7c3      	b.n	8008924 <rshift+0x28>
 800899c:	4623      	mov	r3, r4
 800899e:	e7e1      	b.n	8008964 <rshift+0x68>

080089a0 <__hexdig_fun>:
 80089a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80089a4:	2b09      	cmp	r3, #9
 80089a6:	d802      	bhi.n	80089ae <__hexdig_fun+0xe>
 80089a8:	3820      	subs	r0, #32
 80089aa:	b2c0      	uxtb	r0, r0
 80089ac:	4770      	bx	lr
 80089ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80089b2:	2b05      	cmp	r3, #5
 80089b4:	d801      	bhi.n	80089ba <__hexdig_fun+0x1a>
 80089b6:	3847      	subs	r0, #71	@ 0x47
 80089b8:	e7f7      	b.n	80089aa <__hexdig_fun+0xa>
 80089ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80089be:	2b05      	cmp	r3, #5
 80089c0:	d801      	bhi.n	80089c6 <__hexdig_fun+0x26>
 80089c2:	3827      	subs	r0, #39	@ 0x27
 80089c4:	e7f1      	b.n	80089aa <__hexdig_fun+0xa>
 80089c6:	2000      	movs	r0, #0
 80089c8:	4770      	bx	lr
	...

080089cc <__gethex>:
 80089cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d0:	b085      	sub	sp, #20
 80089d2:	468a      	mov	sl, r1
 80089d4:	9302      	str	r3, [sp, #8]
 80089d6:	680b      	ldr	r3, [r1, #0]
 80089d8:	9001      	str	r0, [sp, #4]
 80089da:	4690      	mov	r8, r2
 80089dc:	1c9c      	adds	r4, r3, #2
 80089de:	46a1      	mov	r9, r4
 80089e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80089e4:	2830      	cmp	r0, #48	@ 0x30
 80089e6:	d0fa      	beq.n	80089de <__gethex+0x12>
 80089e8:	eba9 0303 	sub.w	r3, r9, r3
 80089ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80089f0:	f7ff ffd6 	bl	80089a0 <__hexdig_fun>
 80089f4:	4605      	mov	r5, r0
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d168      	bne.n	8008acc <__gethex+0x100>
 80089fa:	49a0      	ldr	r1, [pc, #640]	@ (8008c7c <__gethex+0x2b0>)
 80089fc:	2201      	movs	r2, #1
 80089fe:	4648      	mov	r0, r9
 8008a00:	f7ff ff12 	bl	8008828 <strncmp>
 8008a04:	4607      	mov	r7, r0
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d167      	bne.n	8008ada <__gethex+0x10e>
 8008a0a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008a0e:	4626      	mov	r6, r4
 8008a10:	f7ff ffc6 	bl	80089a0 <__hexdig_fun>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	d062      	beq.n	8008ade <__gethex+0x112>
 8008a18:	4623      	mov	r3, r4
 8008a1a:	7818      	ldrb	r0, [r3, #0]
 8008a1c:	2830      	cmp	r0, #48	@ 0x30
 8008a1e:	4699      	mov	r9, r3
 8008a20:	f103 0301 	add.w	r3, r3, #1
 8008a24:	d0f9      	beq.n	8008a1a <__gethex+0x4e>
 8008a26:	f7ff ffbb 	bl	80089a0 <__hexdig_fun>
 8008a2a:	fab0 f580 	clz	r5, r0
 8008a2e:	096d      	lsrs	r5, r5, #5
 8008a30:	f04f 0b01 	mov.w	fp, #1
 8008a34:	464a      	mov	r2, r9
 8008a36:	4616      	mov	r6, r2
 8008a38:	3201      	adds	r2, #1
 8008a3a:	7830      	ldrb	r0, [r6, #0]
 8008a3c:	f7ff ffb0 	bl	80089a0 <__hexdig_fun>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	d1f8      	bne.n	8008a36 <__gethex+0x6a>
 8008a44:	498d      	ldr	r1, [pc, #564]	@ (8008c7c <__gethex+0x2b0>)
 8008a46:	2201      	movs	r2, #1
 8008a48:	4630      	mov	r0, r6
 8008a4a:	f7ff feed 	bl	8008828 <strncmp>
 8008a4e:	2800      	cmp	r0, #0
 8008a50:	d13f      	bne.n	8008ad2 <__gethex+0x106>
 8008a52:	b944      	cbnz	r4, 8008a66 <__gethex+0x9a>
 8008a54:	1c74      	adds	r4, r6, #1
 8008a56:	4622      	mov	r2, r4
 8008a58:	4616      	mov	r6, r2
 8008a5a:	3201      	adds	r2, #1
 8008a5c:	7830      	ldrb	r0, [r6, #0]
 8008a5e:	f7ff ff9f 	bl	80089a0 <__hexdig_fun>
 8008a62:	2800      	cmp	r0, #0
 8008a64:	d1f8      	bne.n	8008a58 <__gethex+0x8c>
 8008a66:	1ba4      	subs	r4, r4, r6
 8008a68:	00a7      	lsls	r7, r4, #2
 8008a6a:	7833      	ldrb	r3, [r6, #0]
 8008a6c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008a70:	2b50      	cmp	r3, #80	@ 0x50
 8008a72:	d13e      	bne.n	8008af2 <__gethex+0x126>
 8008a74:	7873      	ldrb	r3, [r6, #1]
 8008a76:	2b2b      	cmp	r3, #43	@ 0x2b
 8008a78:	d033      	beq.n	8008ae2 <__gethex+0x116>
 8008a7a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008a7c:	d034      	beq.n	8008ae8 <__gethex+0x11c>
 8008a7e:	1c71      	adds	r1, r6, #1
 8008a80:	2400      	movs	r4, #0
 8008a82:	7808      	ldrb	r0, [r1, #0]
 8008a84:	f7ff ff8c 	bl	80089a0 <__hexdig_fun>
 8008a88:	1e43      	subs	r3, r0, #1
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	2b18      	cmp	r3, #24
 8008a8e:	d830      	bhi.n	8008af2 <__gethex+0x126>
 8008a90:	f1a0 0210 	sub.w	r2, r0, #16
 8008a94:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a98:	f7ff ff82 	bl	80089a0 <__hexdig_fun>
 8008a9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008aa0:	fa5f fc8c 	uxtb.w	ip, ip
 8008aa4:	f1bc 0f18 	cmp.w	ip, #24
 8008aa8:	f04f 030a 	mov.w	r3, #10
 8008aac:	d91e      	bls.n	8008aec <__gethex+0x120>
 8008aae:	b104      	cbz	r4, 8008ab2 <__gethex+0xe6>
 8008ab0:	4252      	negs	r2, r2
 8008ab2:	4417      	add	r7, r2
 8008ab4:	f8ca 1000 	str.w	r1, [sl]
 8008ab8:	b1ed      	cbz	r5, 8008af6 <__gethex+0x12a>
 8008aba:	f1bb 0f00 	cmp.w	fp, #0
 8008abe:	bf0c      	ite	eq
 8008ac0:	2506      	moveq	r5, #6
 8008ac2:	2500      	movne	r5, #0
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	b005      	add	sp, #20
 8008ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008acc:	2500      	movs	r5, #0
 8008ace:	462c      	mov	r4, r5
 8008ad0:	e7b0      	b.n	8008a34 <__gethex+0x68>
 8008ad2:	2c00      	cmp	r4, #0
 8008ad4:	d1c7      	bne.n	8008a66 <__gethex+0x9a>
 8008ad6:	4627      	mov	r7, r4
 8008ad8:	e7c7      	b.n	8008a6a <__gethex+0x9e>
 8008ada:	464e      	mov	r6, r9
 8008adc:	462f      	mov	r7, r5
 8008ade:	2501      	movs	r5, #1
 8008ae0:	e7c3      	b.n	8008a6a <__gethex+0x9e>
 8008ae2:	2400      	movs	r4, #0
 8008ae4:	1cb1      	adds	r1, r6, #2
 8008ae6:	e7cc      	b.n	8008a82 <__gethex+0xb6>
 8008ae8:	2401      	movs	r4, #1
 8008aea:	e7fb      	b.n	8008ae4 <__gethex+0x118>
 8008aec:	fb03 0002 	mla	r0, r3, r2, r0
 8008af0:	e7ce      	b.n	8008a90 <__gethex+0xc4>
 8008af2:	4631      	mov	r1, r6
 8008af4:	e7de      	b.n	8008ab4 <__gethex+0xe8>
 8008af6:	eba6 0309 	sub.w	r3, r6, r9
 8008afa:	3b01      	subs	r3, #1
 8008afc:	4629      	mov	r1, r5
 8008afe:	2b07      	cmp	r3, #7
 8008b00:	dc0a      	bgt.n	8008b18 <__gethex+0x14c>
 8008b02:	9801      	ldr	r0, [sp, #4]
 8008b04:	f7fe f93c 	bl	8006d80 <_Balloc>
 8008b08:	4604      	mov	r4, r0
 8008b0a:	b940      	cbnz	r0, 8008b1e <__gethex+0x152>
 8008b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8008c80 <__gethex+0x2b4>)
 8008b0e:	4602      	mov	r2, r0
 8008b10:	21e4      	movs	r1, #228	@ 0xe4
 8008b12:	485c      	ldr	r0, [pc, #368]	@ (8008c84 <__gethex+0x2b8>)
 8008b14:	f7ff fec0 	bl	8008898 <__assert_func>
 8008b18:	3101      	adds	r1, #1
 8008b1a:	105b      	asrs	r3, r3, #1
 8008b1c:	e7ef      	b.n	8008afe <__gethex+0x132>
 8008b1e:	f100 0a14 	add.w	sl, r0, #20
 8008b22:	2300      	movs	r3, #0
 8008b24:	4655      	mov	r5, sl
 8008b26:	469b      	mov	fp, r3
 8008b28:	45b1      	cmp	r9, r6
 8008b2a:	d337      	bcc.n	8008b9c <__gethex+0x1d0>
 8008b2c:	f845 bb04 	str.w	fp, [r5], #4
 8008b30:	eba5 050a 	sub.w	r5, r5, sl
 8008b34:	10ad      	asrs	r5, r5, #2
 8008b36:	6125      	str	r5, [r4, #16]
 8008b38:	4658      	mov	r0, fp
 8008b3a:	f7fe fa13 	bl	8006f64 <__hi0bits>
 8008b3e:	016d      	lsls	r5, r5, #5
 8008b40:	f8d8 6000 	ldr.w	r6, [r8]
 8008b44:	1a2d      	subs	r5, r5, r0
 8008b46:	42b5      	cmp	r5, r6
 8008b48:	dd54      	ble.n	8008bf4 <__gethex+0x228>
 8008b4a:	1bad      	subs	r5, r5, r6
 8008b4c:	4629      	mov	r1, r5
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f7fe fda7 	bl	80076a2 <__any_on>
 8008b54:	4681      	mov	r9, r0
 8008b56:	b178      	cbz	r0, 8008b78 <__gethex+0x1ac>
 8008b58:	1e6b      	subs	r3, r5, #1
 8008b5a:	1159      	asrs	r1, r3, #5
 8008b5c:	f003 021f 	and.w	r2, r3, #31
 8008b60:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008b64:	f04f 0901 	mov.w	r9, #1
 8008b68:	fa09 f202 	lsl.w	r2, r9, r2
 8008b6c:	420a      	tst	r2, r1
 8008b6e:	d003      	beq.n	8008b78 <__gethex+0x1ac>
 8008b70:	454b      	cmp	r3, r9
 8008b72:	dc36      	bgt.n	8008be2 <__gethex+0x216>
 8008b74:	f04f 0902 	mov.w	r9, #2
 8008b78:	4629      	mov	r1, r5
 8008b7a:	4620      	mov	r0, r4
 8008b7c:	f7ff febe 	bl	80088fc <rshift>
 8008b80:	442f      	add	r7, r5
 8008b82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b86:	42bb      	cmp	r3, r7
 8008b88:	da42      	bge.n	8008c10 <__gethex+0x244>
 8008b8a:	9801      	ldr	r0, [sp, #4]
 8008b8c:	4621      	mov	r1, r4
 8008b8e:	f7fe f937 	bl	8006e00 <_Bfree>
 8008b92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b94:	2300      	movs	r3, #0
 8008b96:	6013      	str	r3, [r2, #0]
 8008b98:	25a3      	movs	r5, #163	@ 0xa3
 8008b9a:	e793      	b.n	8008ac4 <__gethex+0xf8>
 8008b9c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008ba0:	2a2e      	cmp	r2, #46	@ 0x2e
 8008ba2:	d012      	beq.n	8008bca <__gethex+0x1fe>
 8008ba4:	2b20      	cmp	r3, #32
 8008ba6:	d104      	bne.n	8008bb2 <__gethex+0x1e6>
 8008ba8:	f845 bb04 	str.w	fp, [r5], #4
 8008bac:	f04f 0b00 	mov.w	fp, #0
 8008bb0:	465b      	mov	r3, fp
 8008bb2:	7830      	ldrb	r0, [r6, #0]
 8008bb4:	9303      	str	r3, [sp, #12]
 8008bb6:	f7ff fef3 	bl	80089a0 <__hexdig_fun>
 8008bba:	9b03      	ldr	r3, [sp, #12]
 8008bbc:	f000 000f 	and.w	r0, r0, #15
 8008bc0:	4098      	lsls	r0, r3
 8008bc2:	ea4b 0b00 	orr.w	fp, fp, r0
 8008bc6:	3304      	adds	r3, #4
 8008bc8:	e7ae      	b.n	8008b28 <__gethex+0x15c>
 8008bca:	45b1      	cmp	r9, r6
 8008bcc:	d8ea      	bhi.n	8008ba4 <__gethex+0x1d8>
 8008bce:	492b      	ldr	r1, [pc, #172]	@ (8008c7c <__gethex+0x2b0>)
 8008bd0:	9303      	str	r3, [sp, #12]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	f7ff fe27 	bl	8008828 <strncmp>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	d1e1      	bne.n	8008ba4 <__gethex+0x1d8>
 8008be0:	e7a2      	b.n	8008b28 <__gethex+0x15c>
 8008be2:	1ea9      	subs	r1, r5, #2
 8008be4:	4620      	mov	r0, r4
 8008be6:	f7fe fd5c 	bl	80076a2 <__any_on>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d0c2      	beq.n	8008b74 <__gethex+0x1a8>
 8008bee:	f04f 0903 	mov.w	r9, #3
 8008bf2:	e7c1      	b.n	8008b78 <__gethex+0x1ac>
 8008bf4:	da09      	bge.n	8008c0a <__gethex+0x23e>
 8008bf6:	1b75      	subs	r5, r6, r5
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	9801      	ldr	r0, [sp, #4]
 8008bfc:	462a      	mov	r2, r5
 8008bfe:	f7fe fb17 	bl	8007230 <__lshift>
 8008c02:	1b7f      	subs	r7, r7, r5
 8008c04:	4604      	mov	r4, r0
 8008c06:	f100 0a14 	add.w	sl, r0, #20
 8008c0a:	f04f 0900 	mov.w	r9, #0
 8008c0e:	e7b8      	b.n	8008b82 <__gethex+0x1b6>
 8008c10:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008c14:	42bd      	cmp	r5, r7
 8008c16:	dd6f      	ble.n	8008cf8 <__gethex+0x32c>
 8008c18:	1bed      	subs	r5, r5, r7
 8008c1a:	42ae      	cmp	r6, r5
 8008c1c:	dc34      	bgt.n	8008c88 <__gethex+0x2bc>
 8008c1e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c22:	2b02      	cmp	r3, #2
 8008c24:	d022      	beq.n	8008c6c <__gethex+0x2a0>
 8008c26:	2b03      	cmp	r3, #3
 8008c28:	d024      	beq.n	8008c74 <__gethex+0x2a8>
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d115      	bne.n	8008c5a <__gethex+0x28e>
 8008c2e:	42ae      	cmp	r6, r5
 8008c30:	d113      	bne.n	8008c5a <__gethex+0x28e>
 8008c32:	2e01      	cmp	r6, #1
 8008c34:	d10b      	bne.n	8008c4e <__gethex+0x282>
 8008c36:	9a02      	ldr	r2, [sp, #8]
 8008c38:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	2301      	movs	r3, #1
 8008c40:	6123      	str	r3, [r4, #16]
 8008c42:	f8ca 3000 	str.w	r3, [sl]
 8008c46:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c48:	2562      	movs	r5, #98	@ 0x62
 8008c4a:	601c      	str	r4, [r3, #0]
 8008c4c:	e73a      	b.n	8008ac4 <__gethex+0xf8>
 8008c4e:	1e71      	subs	r1, r6, #1
 8008c50:	4620      	mov	r0, r4
 8008c52:	f7fe fd26 	bl	80076a2 <__any_on>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	d1ed      	bne.n	8008c36 <__gethex+0x26a>
 8008c5a:	9801      	ldr	r0, [sp, #4]
 8008c5c:	4621      	mov	r1, r4
 8008c5e:	f7fe f8cf 	bl	8006e00 <_Bfree>
 8008c62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c64:	2300      	movs	r3, #0
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	2550      	movs	r5, #80	@ 0x50
 8008c6a:	e72b      	b.n	8008ac4 <__gethex+0xf8>
 8008c6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1f3      	bne.n	8008c5a <__gethex+0x28e>
 8008c72:	e7e0      	b.n	8008c36 <__gethex+0x26a>
 8008c74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1dd      	bne.n	8008c36 <__gethex+0x26a>
 8008c7a:	e7ee      	b.n	8008c5a <__gethex+0x28e>
 8008c7c:	08009828 	.word	0x08009828
 8008c80:	080096c1 	.word	0x080096c1
 8008c84:	080099d6 	.word	0x080099d6
 8008c88:	1e6f      	subs	r7, r5, #1
 8008c8a:	f1b9 0f00 	cmp.w	r9, #0
 8008c8e:	d130      	bne.n	8008cf2 <__gethex+0x326>
 8008c90:	b127      	cbz	r7, 8008c9c <__gethex+0x2d0>
 8008c92:	4639      	mov	r1, r7
 8008c94:	4620      	mov	r0, r4
 8008c96:	f7fe fd04 	bl	80076a2 <__any_on>
 8008c9a:	4681      	mov	r9, r0
 8008c9c:	117a      	asrs	r2, r7, #5
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008ca4:	f007 071f 	and.w	r7, r7, #31
 8008ca8:	40bb      	lsls	r3, r7
 8008caa:	4213      	tst	r3, r2
 8008cac:	4629      	mov	r1, r5
 8008cae:	4620      	mov	r0, r4
 8008cb0:	bf18      	it	ne
 8008cb2:	f049 0902 	orrne.w	r9, r9, #2
 8008cb6:	f7ff fe21 	bl	80088fc <rshift>
 8008cba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008cbe:	1b76      	subs	r6, r6, r5
 8008cc0:	2502      	movs	r5, #2
 8008cc2:	f1b9 0f00 	cmp.w	r9, #0
 8008cc6:	d047      	beq.n	8008d58 <__gethex+0x38c>
 8008cc8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ccc:	2b02      	cmp	r3, #2
 8008cce:	d015      	beq.n	8008cfc <__gethex+0x330>
 8008cd0:	2b03      	cmp	r3, #3
 8008cd2:	d017      	beq.n	8008d04 <__gethex+0x338>
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d109      	bne.n	8008cec <__gethex+0x320>
 8008cd8:	f019 0f02 	tst.w	r9, #2
 8008cdc:	d006      	beq.n	8008cec <__gethex+0x320>
 8008cde:	f8da 3000 	ldr.w	r3, [sl]
 8008ce2:	ea49 0903 	orr.w	r9, r9, r3
 8008ce6:	f019 0f01 	tst.w	r9, #1
 8008cea:	d10e      	bne.n	8008d0a <__gethex+0x33e>
 8008cec:	f045 0510 	orr.w	r5, r5, #16
 8008cf0:	e032      	b.n	8008d58 <__gethex+0x38c>
 8008cf2:	f04f 0901 	mov.w	r9, #1
 8008cf6:	e7d1      	b.n	8008c9c <__gethex+0x2d0>
 8008cf8:	2501      	movs	r5, #1
 8008cfa:	e7e2      	b.n	8008cc2 <__gethex+0x2f6>
 8008cfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cfe:	f1c3 0301 	rsb	r3, r3, #1
 8008d02:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d0f0      	beq.n	8008cec <__gethex+0x320>
 8008d0a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008d0e:	f104 0314 	add.w	r3, r4, #20
 8008d12:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008d16:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008d1a:	f04f 0c00 	mov.w	ip, #0
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d24:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008d28:	d01b      	beq.n	8008d62 <__gethex+0x396>
 8008d2a:	3201      	adds	r2, #1
 8008d2c:	6002      	str	r2, [r0, #0]
 8008d2e:	2d02      	cmp	r5, #2
 8008d30:	f104 0314 	add.w	r3, r4, #20
 8008d34:	d13c      	bne.n	8008db0 <__gethex+0x3e4>
 8008d36:	f8d8 2000 	ldr.w	r2, [r8]
 8008d3a:	3a01      	subs	r2, #1
 8008d3c:	42b2      	cmp	r2, r6
 8008d3e:	d109      	bne.n	8008d54 <__gethex+0x388>
 8008d40:	1171      	asrs	r1, r6, #5
 8008d42:	2201      	movs	r2, #1
 8008d44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008d48:	f006 061f 	and.w	r6, r6, #31
 8008d4c:	fa02 f606 	lsl.w	r6, r2, r6
 8008d50:	421e      	tst	r6, r3
 8008d52:	d13a      	bne.n	8008dca <__gethex+0x3fe>
 8008d54:	f045 0520 	orr.w	r5, r5, #32
 8008d58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d5a:	601c      	str	r4, [r3, #0]
 8008d5c:	9b02      	ldr	r3, [sp, #8]
 8008d5e:	601f      	str	r7, [r3, #0]
 8008d60:	e6b0      	b.n	8008ac4 <__gethex+0xf8>
 8008d62:	4299      	cmp	r1, r3
 8008d64:	f843 cc04 	str.w	ip, [r3, #-4]
 8008d68:	d8d9      	bhi.n	8008d1e <__gethex+0x352>
 8008d6a:	68a3      	ldr	r3, [r4, #8]
 8008d6c:	459b      	cmp	fp, r3
 8008d6e:	db17      	blt.n	8008da0 <__gethex+0x3d4>
 8008d70:	6861      	ldr	r1, [r4, #4]
 8008d72:	9801      	ldr	r0, [sp, #4]
 8008d74:	3101      	adds	r1, #1
 8008d76:	f7fe f803 	bl	8006d80 <_Balloc>
 8008d7a:	4681      	mov	r9, r0
 8008d7c:	b918      	cbnz	r0, 8008d86 <__gethex+0x3ba>
 8008d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8008de8 <__gethex+0x41c>)
 8008d80:	4602      	mov	r2, r0
 8008d82:	2184      	movs	r1, #132	@ 0x84
 8008d84:	e6c5      	b.n	8008b12 <__gethex+0x146>
 8008d86:	6922      	ldr	r2, [r4, #16]
 8008d88:	3202      	adds	r2, #2
 8008d8a:	f104 010c 	add.w	r1, r4, #12
 8008d8e:	0092      	lsls	r2, r2, #2
 8008d90:	300c      	adds	r0, #12
 8008d92:	f7ff fd6b 	bl	800886c <memcpy>
 8008d96:	4621      	mov	r1, r4
 8008d98:	9801      	ldr	r0, [sp, #4]
 8008d9a:	f7fe f831 	bl	8006e00 <_Bfree>
 8008d9e:	464c      	mov	r4, r9
 8008da0:	6923      	ldr	r3, [r4, #16]
 8008da2:	1c5a      	adds	r2, r3, #1
 8008da4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008da8:	6122      	str	r2, [r4, #16]
 8008daa:	2201      	movs	r2, #1
 8008dac:	615a      	str	r2, [r3, #20]
 8008dae:	e7be      	b.n	8008d2e <__gethex+0x362>
 8008db0:	6922      	ldr	r2, [r4, #16]
 8008db2:	455a      	cmp	r2, fp
 8008db4:	dd0b      	ble.n	8008dce <__gethex+0x402>
 8008db6:	2101      	movs	r1, #1
 8008db8:	4620      	mov	r0, r4
 8008dba:	f7ff fd9f 	bl	80088fc <rshift>
 8008dbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dc2:	3701      	adds	r7, #1
 8008dc4:	42bb      	cmp	r3, r7
 8008dc6:	f6ff aee0 	blt.w	8008b8a <__gethex+0x1be>
 8008dca:	2501      	movs	r5, #1
 8008dcc:	e7c2      	b.n	8008d54 <__gethex+0x388>
 8008dce:	f016 061f 	ands.w	r6, r6, #31
 8008dd2:	d0fa      	beq.n	8008dca <__gethex+0x3fe>
 8008dd4:	4453      	add	r3, sl
 8008dd6:	f1c6 0620 	rsb	r6, r6, #32
 8008dda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008dde:	f7fe f8c1 	bl	8006f64 <__hi0bits>
 8008de2:	42b0      	cmp	r0, r6
 8008de4:	dbe7      	blt.n	8008db6 <__gethex+0x3ea>
 8008de6:	e7f0      	b.n	8008dca <__gethex+0x3fe>
 8008de8:	080096c1 	.word	0x080096c1

08008dec <L_shift>:
 8008dec:	f1c2 0208 	rsb	r2, r2, #8
 8008df0:	0092      	lsls	r2, r2, #2
 8008df2:	b570      	push	{r4, r5, r6, lr}
 8008df4:	f1c2 0620 	rsb	r6, r2, #32
 8008df8:	6843      	ldr	r3, [r0, #4]
 8008dfa:	6804      	ldr	r4, [r0, #0]
 8008dfc:	fa03 f506 	lsl.w	r5, r3, r6
 8008e00:	432c      	orrs	r4, r5
 8008e02:	40d3      	lsrs	r3, r2
 8008e04:	6004      	str	r4, [r0, #0]
 8008e06:	f840 3f04 	str.w	r3, [r0, #4]!
 8008e0a:	4288      	cmp	r0, r1
 8008e0c:	d3f4      	bcc.n	8008df8 <L_shift+0xc>
 8008e0e:	bd70      	pop	{r4, r5, r6, pc}

08008e10 <__match>:
 8008e10:	b530      	push	{r4, r5, lr}
 8008e12:	6803      	ldr	r3, [r0, #0]
 8008e14:	3301      	adds	r3, #1
 8008e16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e1a:	b914      	cbnz	r4, 8008e22 <__match+0x12>
 8008e1c:	6003      	str	r3, [r0, #0]
 8008e1e:	2001      	movs	r0, #1
 8008e20:	bd30      	pop	{r4, r5, pc}
 8008e22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e26:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008e2a:	2d19      	cmp	r5, #25
 8008e2c:	bf98      	it	ls
 8008e2e:	3220      	addls	r2, #32
 8008e30:	42a2      	cmp	r2, r4
 8008e32:	d0f0      	beq.n	8008e16 <__match+0x6>
 8008e34:	2000      	movs	r0, #0
 8008e36:	e7f3      	b.n	8008e20 <__match+0x10>

08008e38 <__hexnan>:
 8008e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e3c:	680b      	ldr	r3, [r1, #0]
 8008e3e:	6801      	ldr	r1, [r0, #0]
 8008e40:	115e      	asrs	r6, r3, #5
 8008e42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008e46:	f013 031f 	ands.w	r3, r3, #31
 8008e4a:	b087      	sub	sp, #28
 8008e4c:	bf18      	it	ne
 8008e4e:	3604      	addne	r6, #4
 8008e50:	2500      	movs	r5, #0
 8008e52:	1f37      	subs	r7, r6, #4
 8008e54:	4682      	mov	sl, r0
 8008e56:	4690      	mov	r8, r2
 8008e58:	9301      	str	r3, [sp, #4]
 8008e5a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008e5e:	46b9      	mov	r9, r7
 8008e60:	463c      	mov	r4, r7
 8008e62:	9502      	str	r5, [sp, #8]
 8008e64:	46ab      	mov	fp, r5
 8008e66:	784a      	ldrb	r2, [r1, #1]
 8008e68:	1c4b      	adds	r3, r1, #1
 8008e6a:	9303      	str	r3, [sp, #12]
 8008e6c:	b342      	cbz	r2, 8008ec0 <__hexnan+0x88>
 8008e6e:	4610      	mov	r0, r2
 8008e70:	9105      	str	r1, [sp, #20]
 8008e72:	9204      	str	r2, [sp, #16]
 8008e74:	f7ff fd94 	bl	80089a0 <__hexdig_fun>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d151      	bne.n	8008f20 <__hexnan+0xe8>
 8008e7c:	9a04      	ldr	r2, [sp, #16]
 8008e7e:	9905      	ldr	r1, [sp, #20]
 8008e80:	2a20      	cmp	r2, #32
 8008e82:	d818      	bhi.n	8008eb6 <__hexnan+0x7e>
 8008e84:	9b02      	ldr	r3, [sp, #8]
 8008e86:	459b      	cmp	fp, r3
 8008e88:	dd13      	ble.n	8008eb2 <__hexnan+0x7a>
 8008e8a:	454c      	cmp	r4, r9
 8008e8c:	d206      	bcs.n	8008e9c <__hexnan+0x64>
 8008e8e:	2d07      	cmp	r5, #7
 8008e90:	dc04      	bgt.n	8008e9c <__hexnan+0x64>
 8008e92:	462a      	mov	r2, r5
 8008e94:	4649      	mov	r1, r9
 8008e96:	4620      	mov	r0, r4
 8008e98:	f7ff ffa8 	bl	8008dec <L_shift>
 8008e9c:	4544      	cmp	r4, r8
 8008e9e:	d952      	bls.n	8008f46 <__hexnan+0x10e>
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	f1a4 0904 	sub.w	r9, r4, #4
 8008ea6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008eaa:	f8cd b008 	str.w	fp, [sp, #8]
 8008eae:	464c      	mov	r4, r9
 8008eb0:	461d      	mov	r5, r3
 8008eb2:	9903      	ldr	r1, [sp, #12]
 8008eb4:	e7d7      	b.n	8008e66 <__hexnan+0x2e>
 8008eb6:	2a29      	cmp	r2, #41	@ 0x29
 8008eb8:	d157      	bne.n	8008f6a <__hexnan+0x132>
 8008eba:	3102      	adds	r1, #2
 8008ebc:	f8ca 1000 	str.w	r1, [sl]
 8008ec0:	f1bb 0f00 	cmp.w	fp, #0
 8008ec4:	d051      	beq.n	8008f6a <__hexnan+0x132>
 8008ec6:	454c      	cmp	r4, r9
 8008ec8:	d206      	bcs.n	8008ed8 <__hexnan+0xa0>
 8008eca:	2d07      	cmp	r5, #7
 8008ecc:	dc04      	bgt.n	8008ed8 <__hexnan+0xa0>
 8008ece:	462a      	mov	r2, r5
 8008ed0:	4649      	mov	r1, r9
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	f7ff ff8a 	bl	8008dec <L_shift>
 8008ed8:	4544      	cmp	r4, r8
 8008eda:	d936      	bls.n	8008f4a <__hexnan+0x112>
 8008edc:	f1a8 0204 	sub.w	r2, r8, #4
 8008ee0:	4623      	mov	r3, r4
 8008ee2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ee6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008eea:	429f      	cmp	r7, r3
 8008eec:	d2f9      	bcs.n	8008ee2 <__hexnan+0xaa>
 8008eee:	1b3b      	subs	r3, r7, r4
 8008ef0:	f023 0303 	bic.w	r3, r3, #3
 8008ef4:	3304      	adds	r3, #4
 8008ef6:	3401      	adds	r4, #1
 8008ef8:	3e03      	subs	r6, #3
 8008efa:	42b4      	cmp	r4, r6
 8008efc:	bf88      	it	hi
 8008efe:	2304      	movhi	r3, #4
 8008f00:	4443      	add	r3, r8
 8008f02:	2200      	movs	r2, #0
 8008f04:	f843 2b04 	str.w	r2, [r3], #4
 8008f08:	429f      	cmp	r7, r3
 8008f0a:	d2fb      	bcs.n	8008f04 <__hexnan+0xcc>
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	b91b      	cbnz	r3, 8008f18 <__hexnan+0xe0>
 8008f10:	4547      	cmp	r7, r8
 8008f12:	d128      	bne.n	8008f66 <__hexnan+0x12e>
 8008f14:	2301      	movs	r3, #1
 8008f16:	603b      	str	r3, [r7, #0]
 8008f18:	2005      	movs	r0, #5
 8008f1a:	b007      	add	sp, #28
 8008f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f20:	3501      	adds	r5, #1
 8008f22:	2d08      	cmp	r5, #8
 8008f24:	f10b 0b01 	add.w	fp, fp, #1
 8008f28:	dd06      	ble.n	8008f38 <__hexnan+0x100>
 8008f2a:	4544      	cmp	r4, r8
 8008f2c:	d9c1      	bls.n	8008eb2 <__hexnan+0x7a>
 8008f2e:	2300      	movs	r3, #0
 8008f30:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f34:	2501      	movs	r5, #1
 8008f36:	3c04      	subs	r4, #4
 8008f38:	6822      	ldr	r2, [r4, #0]
 8008f3a:	f000 000f 	and.w	r0, r0, #15
 8008f3e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008f42:	6020      	str	r0, [r4, #0]
 8008f44:	e7b5      	b.n	8008eb2 <__hexnan+0x7a>
 8008f46:	2508      	movs	r5, #8
 8008f48:	e7b3      	b.n	8008eb2 <__hexnan+0x7a>
 8008f4a:	9b01      	ldr	r3, [sp, #4]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d0dd      	beq.n	8008f0c <__hexnan+0xd4>
 8008f50:	f1c3 0320 	rsb	r3, r3, #32
 8008f54:	f04f 32ff 	mov.w	r2, #4294967295
 8008f58:	40da      	lsrs	r2, r3
 8008f5a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008f5e:	4013      	ands	r3, r2
 8008f60:	f846 3c04 	str.w	r3, [r6, #-4]
 8008f64:	e7d2      	b.n	8008f0c <__hexnan+0xd4>
 8008f66:	3f04      	subs	r7, #4
 8008f68:	e7d0      	b.n	8008f0c <__hexnan+0xd4>
 8008f6a:	2004      	movs	r0, #4
 8008f6c:	e7d5      	b.n	8008f1a <__hexnan+0xe2>

08008f6e <__ascii_mbtowc>:
 8008f6e:	b082      	sub	sp, #8
 8008f70:	b901      	cbnz	r1, 8008f74 <__ascii_mbtowc+0x6>
 8008f72:	a901      	add	r1, sp, #4
 8008f74:	b142      	cbz	r2, 8008f88 <__ascii_mbtowc+0x1a>
 8008f76:	b14b      	cbz	r3, 8008f8c <__ascii_mbtowc+0x1e>
 8008f78:	7813      	ldrb	r3, [r2, #0]
 8008f7a:	600b      	str	r3, [r1, #0]
 8008f7c:	7812      	ldrb	r2, [r2, #0]
 8008f7e:	1e10      	subs	r0, r2, #0
 8008f80:	bf18      	it	ne
 8008f82:	2001      	movne	r0, #1
 8008f84:	b002      	add	sp, #8
 8008f86:	4770      	bx	lr
 8008f88:	4610      	mov	r0, r2
 8008f8a:	e7fb      	b.n	8008f84 <__ascii_mbtowc+0x16>
 8008f8c:	f06f 0001 	mvn.w	r0, #1
 8008f90:	e7f8      	b.n	8008f84 <__ascii_mbtowc+0x16>

08008f92 <_realloc_r>:
 8008f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f96:	4680      	mov	r8, r0
 8008f98:	4615      	mov	r5, r2
 8008f9a:	460c      	mov	r4, r1
 8008f9c:	b921      	cbnz	r1, 8008fa8 <_realloc_r+0x16>
 8008f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa2:	4611      	mov	r1, r2
 8008fa4:	f7fd be60 	b.w	8006c68 <_malloc_r>
 8008fa8:	b92a      	cbnz	r2, 8008fb6 <_realloc_r+0x24>
 8008faa:	f7fd fde9 	bl	8006b80 <_free_r>
 8008fae:	2400      	movs	r4, #0
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fb6:	f000 f840 	bl	800903a <_malloc_usable_size_r>
 8008fba:	4285      	cmp	r5, r0
 8008fbc:	4606      	mov	r6, r0
 8008fbe:	d802      	bhi.n	8008fc6 <_realloc_r+0x34>
 8008fc0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008fc4:	d8f4      	bhi.n	8008fb0 <_realloc_r+0x1e>
 8008fc6:	4629      	mov	r1, r5
 8008fc8:	4640      	mov	r0, r8
 8008fca:	f7fd fe4d 	bl	8006c68 <_malloc_r>
 8008fce:	4607      	mov	r7, r0
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	d0ec      	beq.n	8008fae <_realloc_r+0x1c>
 8008fd4:	42b5      	cmp	r5, r6
 8008fd6:	462a      	mov	r2, r5
 8008fd8:	4621      	mov	r1, r4
 8008fda:	bf28      	it	cs
 8008fdc:	4632      	movcs	r2, r6
 8008fde:	f7ff fc45 	bl	800886c <memcpy>
 8008fe2:	4621      	mov	r1, r4
 8008fe4:	4640      	mov	r0, r8
 8008fe6:	f7fd fdcb 	bl	8006b80 <_free_r>
 8008fea:	463c      	mov	r4, r7
 8008fec:	e7e0      	b.n	8008fb0 <_realloc_r+0x1e>

08008fee <__ascii_wctomb>:
 8008fee:	4603      	mov	r3, r0
 8008ff0:	4608      	mov	r0, r1
 8008ff2:	b141      	cbz	r1, 8009006 <__ascii_wctomb+0x18>
 8008ff4:	2aff      	cmp	r2, #255	@ 0xff
 8008ff6:	d904      	bls.n	8009002 <__ascii_wctomb+0x14>
 8008ff8:	228a      	movs	r2, #138	@ 0x8a
 8008ffa:	601a      	str	r2, [r3, #0]
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	4770      	bx	lr
 8009002:	700a      	strb	r2, [r1, #0]
 8009004:	2001      	movs	r0, #1
 8009006:	4770      	bx	lr

08009008 <fiprintf>:
 8009008:	b40e      	push	{r1, r2, r3}
 800900a:	b503      	push	{r0, r1, lr}
 800900c:	4601      	mov	r1, r0
 800900e:	ab03      	add	r3, sp, #12
 8009010:	4805      	ldr	r0, [pc, #20]	@ (8009028 <fiprintf+0x20>)
 8009012:	f853 2b04 	ldr.w	r2, [r3], #4
 8009016:	6800      	ldr	r0, [r0, #0]
 8009018:	9301      	str	r3, [sp, #4]
 800901a:	f000 f83f 	bl	800909c <_vfiprintf_r>
 800901e:	b002      	add	sp, #8
 8009020:	f85d eb04 	ldr.w	lr, [sp], #4
 8009024:	b003      	add	sp, #12
 8009026:	4770      	bx	lr
 8009028:	20000018 	.word	0x20000018

0800902c <abort>:
 800902c:	b508      	push	{r3, lr}
 800902e:	2006      	movs	r0, #6
 8009030:	f000 fa08 	bl	8009444 <raise>
 8009034:	2001      	movs	r0, #1
 8009036:	f7f8 fb16 	bl	8001666 <_exit>

0800903a <_malloc_usable_size_r>:
 800903a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800903e:	1f18      	subs	r0, r3, #4
 8009040:	2b00      	cmp	r3, #0
 8009042:	bfbc      	itt	lt
 8009044:	580b      	ldrlt	r3, [r1, r0]
 8009046:	18c0      	addlt	r0, r0, r3
 8009048:	4770      	bx	lr

0800904a <__sfputc_r>:
 800904a:	6893      	ldr	r3, [r2, #8]
 800904c:	3b01      	subs	r3, #1
 800904e:	2b00      	cmp	r3, #0
 8009050:	b410      	push	{r4}
 8009052:	6093      	str	r3, [r2, #8]
 8009054:	da08      	bge.n	8009068 <__sfputc_r+0x1e>
 8009056:	6994      	ldr	r4, [r2, #24]
 8009058:	42a3      	cmp	r3, r4
 800905a:	db01      	blt.n	8009060 <__sfputc_r+0x16>
 800905c:	290a      	cmp	r1, #10
 800905e:	d103      	bne.n	8009068 <__sfputc_r+0x1e>
 8009060:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009064:	f000 b932 	b.w	80092cc <__swbuf_r>
 8009068:	6813      	ldr	r3, [r2, #0]
 800906a:	1c58      	adds	r0, r3, #1
 800906c:	6010      	str	r0, [r2, #0]
 800906e:	7019      	strb	r1, [r3, #0]
 8009070:	4608      	mov	r0, r1
 8009072:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009076:	4770      	bx	lr

08009078 <__sfputs_r>:
 8009078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800907a:	4606      	mov	r6, r0
 800907c:	460f      	mov	r7, r1
 800907e:	4614      	mov	r4, r2
 8009080:	18d5      	adds	r5, r2, r3
 8009082:	42ac      	cmp	r4, r5
 8009084:	d101      	bne.n	800908a <__sfputs_r+0x12>
 8009086:	2000      	movs	r0, #0
 8009088:	e007      	b.n	800909a <__sfputs_r+0x22>
 800908a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800908e:	463a      	mov	r2, r7
 8009090:	4630      	mov	r0, r6
 8009092:	f7ff ffda 	bl	800904a <__sfputc_r>
 8009096:	1c43      	adds	r3, r0, #1
 8009098:	d1f3      	bne.n	8009082 <__sfputs_r+0xa>
 800909a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800909c <_vfiprintf_r>:
 800909c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090a0:	460d      	mov	r5, r1
 80090a2:	b09d      	sub	sp, #116	@ 0x74
 80090a4:	4614      	mov	r4, r2
 80090a6:	4698      	mov	r8, r3
 80090a8:	4606      	mov	r6, r0
 80090aa:	b118      	cbz	r0, 80090b4 <_vfiprintf_r+0x18>
 80090ac:	6a03      	ldr	r3, [r0, #32]
 80090ae:	b90b      	cbnz	r3, 80090b4 <_vfiprintf_r+0x18>
 80090b0:	f7fc fdfa 	bl	8005ca8 <__sinit>
 80090b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090b6:	07d9      	lsls	r1, r3, #31
 80090b8:	d405      	bmi.n	80090c6 <_vfiprintf_r+0x2a>
 80090ba:	89ab      	ldrh	r3, [r5, #12]
 80090bc:	059a      	lsls	r2, r3, #22
 80090be:	d402      	bmi.n	80090c6 <_vfiprintf_r+0x2a>
 80090c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090c2:	f7fc ff08 	bl	8005ed6 <__retarget_lock_acquire_recursive>
 80090c6:	89ab      	ldrh	r3, [r5, #12]
 80090c8:	071b      	lsls	r3, r3, #28
 80090ca:	d501      	bpl.n	80090d0 <_vfiprintf_r+0x34>
 80090cc:	692b      	ldr	r3, [r5, #16]
 80090ce:	b99b      	cbnz	r3, 80090f8 <_vfiprintf_r+0x5c>
 80090d0:	4629      	mov	r1, r5
 80090d2:	4630      	mov	r0, r6
 80090d4:	f000 f938 	bl	8009348 <__swsetup_r>
 80090d8:	b170      	cbz	r0, 80090f8 <_vfiprintf_r+0x5c>
 80090da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090dc:	07dc      	lsls	r4, r3, #31
 80090de:	d504      	bpl.n	80090ea <_vfiprintf_r+0x4e>
 80090e0:	f04f 30ff 	mov.w	r0, #4294967295
 80090e4:	b01d      	add	sp, #116	@ 0x74
 80090e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ea:	89ab      	ldrh	r3, [r5, #12]
 80090ec:	0598      	lsls	r0, r3, #22
 80090ee:	d4f7      	bmi.n	80090e0 <_vfiprintf_r+0x44>
 80090f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090f2:	f7fc fef1 	bl	8005ed8 <__retarget_lock_release_recursive>
 80090f6:	e7f3      	b.n	80090e0 <_vfiprintf_r+0x44>
 80090f8:	2300      	movs	r3, #0
 80090fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80090fc:	2320      	movs	r3, #32
 80090fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009102:	f8cd 800c 	str.w	r8, [sp, #12]
 8009106:	2330      	movs	r3, #48	@ 0x30
 8009108:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80092b8 <_vfiprintf_r+0x21c>
 800910c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009110:	f04f 0901 	mov.w	r9, #1
 8009114:	4623      	mov	r3, r4
 8009116:	469a      	mov	sl, r3
 8009118:	f813 2b01 	ldrb.w	r2, [r3], #1
 800911c:	b10a      	cbz	r2, 8009122 <_vfiprintf_r+0x86>
 800911e:	2a25      	cmp	r2, #37	@ 0x25
 8009120:	d1f9      	bne.n	8009116 <_vfiprintf_r+0x7a>
 8009122:	ebba 0b04 	subs.w	fp, sl, r4
 8009126:	d00b      	beq.n	8009140 <_vfiprintf_r+0xa4>
 8009128:	465b      	mov	r3, fp
 800912a:	4622      	mov	r2, r4
 800912c:	4629      	mov	r1, r5
 800912e:	4630      	mov	r0, r6
 8009130:	f7ff ffa2 	bl	8009078 <__sfputs_r>
 8009134:	3001      	adds	r0, #1
 8009136:	f000 80a7 	beq.w	8009288 <_vfiprintf_r+0x1ec>
 800913a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800913c:	445a      	add	r2, fp
 800913e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009140:	f89a 3000 	ldrb.w	r3, [sl]
 8009144:	2b00      	cmp	r3, #0
 8009146:	f000 809f 	beq.w	8009288 <_vfiprintf_r+0x1ec>
 800914a:	2300      	movs	r3, #0
 800914c:	f04f 32ff 	mov.w	r2, #4294967295
 8009150:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009154:	f10a 0a01 	add.w	sl, sl, #1
 8009158:	9304      	str	r3, [sp, #16]
 800915a:	9307      	str	r3, [sp, #28]
 800915c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009160:	931a      	str	r3, [sp, #104]	@ 0x68
 8009162:	4654      	mov	r4, sl
 8009164:	2205      	movs	r2, #5
 8009166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800916a:	4853      	ldr	r0, [pc, #332]	@ (80092b8 <_vfiprintf_r+0x21c>)
 800916c:	f7f7 f830 	bl	80001d0 <memchr>
 8009170:	9a04      	ldr	r2, [sp, #16]
 8009172:	b9d8      	cbnz	r0, 80091ac <_vfiprintf_r+0x110>
 8009174:	06d1      	lsls	r1, r2, #27
 8009176:	bf44      	itt	mi
 8009178:	2320      	movmi	r3, #32
 800917a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800917e:	0713      	lsls	r3, r2, #28
 8009180:	bf44      	itt	mi
 8009182:	232b      	movmi	r3, #43	@ 0x2b
 8009184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009188:	f89a 3000 	ldrb.w	r3, [sl]
 800918c:	2b2a      	cmp	r3, #42	@ 0x2a
 800918e:	d015      	beq.n	80091bc <_vfiprintf_r+0x120>
 8009190:	9a07      	ldr	r2, [sp, #28]
 8009192:	4654      	mov	r4, sl
 8009194:	2000      	movs	r0, #0
 8009196:	f04f 0c0a 	mov.w	ip, #10
 800919a:	4621      	mov	r1, r4
 800919c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091a0:	3b30      	subs	r3, #48	@ 0x30
 80091a2:	2b09      	cmp	r3, #9
 80091a4:	d94b      	bls.n	800923e <_vfiprintf_r+0x1a2>
 80091a6:	b1b0      	cbz	r0, 80091d6 <_vfiprintf_r+0x13a>
 80091a8:	9207      	str	r2, [sp, #28]
 80091aa:	e014      	b.n	80091d6 <_vfiprintf_r+0x13a>
 80091ac:	eba0 0308 	sub.w	r3, r0, r8
 80091b0:	fa09 f303 	lsl.w	r3, r9, r3
 80091b4:	4313      	orrs	r3, r2
 80091b6:	9304      	str	r3, [sp, #16]
 80091b8:	46a2      	mov	sl, r4
 80091ba:	e7d2      	b.n	8009162 <_vfiprintf_r+0xc6>
 80091bc:	9b03      	ldr	r3, [sp, #12]
 80091be:	1d19      	adds	r1, r3, #4
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	9103      	str	r1, [sp, #12]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	bfbb      	ittet	lt
 80091c8:	425b      	neglt	r3, r3
 80091ca:	f042 0202 	orrlt.w	r2, r2, #2
 80091ce:	9307      	strge	r3, [sp, #28]
 80091d0:	9307      	strlt	r3, [sp, #28]
 80091d2:	bfb8      	it	lt
 80091d4:	9204      	strlt	r2, [sp, #16]
 80091d6:	7823      	ldrb	r3, [r4, #0]
 80091d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80091da:	d10a      	bne.n	80091f2 <_vfiprintf_r+0x156>
 80091dc:	7863      	ldrb	r3, [r4, #1]
 80091de:	2b2a      	cmp	r3, #42	@ 0x2a
 80091e0:	d132      	bne.n	8009248 <_vfiprintf_r+0x1ac>
 80091e2:	9b03      	ldr	r3, [sp, #12]
 80091e4:	1d1a      	adds	r2, r3, #4
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	9203      	str	r2, [sp, #12]
 80091ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091ee:	3402      	adds	r4, #2
 80091f0:	9305      	str	r3, [sp, #20]
 80091f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80092c8 <_vfiprintf_r+0x22c>
 80091f6:	7821      	ldrb	r1, [r4, #0]
 80091f8:	2203      	movs	r2, #3
 80091fa:	4650      	mov	r0, sl
 80091fc:	f7f6 ffe8 	bl	80001d0 <memchr>
 8009200:	b138      	cbz	r0, 8009212 <_vfiprintf_r+0x176>
 8009202:	9b04      	ldr	r3, [sp, #16]
 8009204:	eba0 000a 	sub.w	r0, r0, sl
 8009208:	2240      	movs	r2, #64	@ 0x40
 800920a:	4082      	lsls	r2, r0
 800920c:	4313      	orrs	r3, r2
 800920e:	3401      	adds	r4, #1
 8009210:	9304      	str	r3, [sp, #16]
 8009212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009216:	4829      	ldr	r0, [pc, #164]	@ (80092bc <_vfiprintf_r+0x220>)
 8009218:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800921c:	2206      	movs	r2, #6
 800921e:	f7f6 ffd7 	bl	80001d0 <memchr>
 8009222:	2800      	cmp	r0, #0
 8009224:	d03f      	beq.n	80092a6 <_vfiprintf_r+0x20a>
 8009226:	4b26      	ldr	r3, [pc, #152]	@ (80092c0 <_vfiprintf_r+0x224>)
 8009228:	bb1b      	cbnz	r3, 8009272 <_vfiprintf_r+0x1d6>
 800922a:	9b03      	ldr	r3, [sp, #12]
 800922c:	3307      	adds	r3, #7
 800922e:	f023 0307 	bic.w	r3, r3, #7
 8009232:	3308      	adds	r3, #8
 8009234:	9303      	str	r3, [sp, #12]
 8009236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009238:	443b      	add	r3, r7
 800923a:	9309      	str	r3, [sp, #36]	@ 0x24
 800923c:	e76a      	b.n	8009114 <_vfiprintf_r+0x78>
 800923e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009242:	460c      	mov	r4, r1
 8009244:	2001      	movs	r0, #1
 8009246:	e7a8      	b.n	800919a <_vfiprintf_r+0xfe>
 8009248:	2300      	movs	r3, #0
 800924a:	3401      	adds	r4, #1
 800924c:	9305      	str	r3, [sp, #20]
 800924e:	4619      	mov	r1, r3
 8009250:	f04f 0c0a 	mov.w	ip, #10
 8009254:	4620      	mov	r0, r4
 8009256:	f810 2b01 	ldrb.w	r2, [r0], #1
 800925a:	3a30      	subs	r2, #48	@ 0x30
 800925c:	2a09      	cmp	r2, #9
 800925e:	d903      	bls.n	8009268 <_vfiprintf_r+0x1cc>
 8009260:	2b00      	cmp	r3, #0
 8009262:	d0c6      	beq.n	80091f2 <_vfiprintf_r+0x156>
 8009264:	9105      	str	r1, [sp, #20]
 8009266:	e7c4      	b.n	80091f2 <_vfiprintf_r+0x156>
 8009268:	fb0c 2101 	mla	r1, ip, r1, r2
 800926c:	4604      	mov	r4, r0
 800926e:	2301      	movs	r3, #1
 8009270:	e7f0      	b.n	8009254 <_vfiprintf_r+0x1b8>
 8009272:	ab03      	add	r3, sp, #12
 8009274:	9300      	str	r3, [sp, #0]
 8009276:	462a      	mov	r2, r5
 8009278:	4b12      	ldr	r3, [pc, #72]	@ (80092c4 <_vfiprintf_r+0x228>)
 800927a:	a904      	add	r1, sp, #16
 800927c:	4630      	mov	r0, r6
 800927e:	f7fb febb 	bl	8004ff8 <_printf_float>
 8009282:	4607      	mov	r7, r0
 8009284:	1c78      	adds	r0, r7, #1
 8009286:	d1d6      	bne.n	8009236 <_vfiprintf_r+0x19a>
 8009288:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800928a:	07d9      	lsls	r1, r3, #31
 800928c:	d405      	bmi.n	800929a <_vfiprintf_r+0x1fe>
 800928e:	89ab      	ldrh	r3, [r5, #12]
 8009290:	059a      	lsls	r2, r3, #22
 8009292:	d402      	bmi.n	800929a <_vfiprintf_r+0x1fe>
 8009294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009296:	f7fc fe1f 	bl	8005ed8 <__retarget_lock_release_recursive>
 800929a:	89ab      	ldrh	r3, [r5, #12]
 800929c:	065b      	lsls	r3, r3, #25
 800929e:	f53f af1f 	bmi.w	80090e0 <_vfiprintf_r+0x44>
 80092a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092a4:	e71e      	b.n	80090e4 <_vfiprintf_r+0x48>
 80092a6:	ab03      	add	r3, sp, #12
 80092a8:	9300      	str	r3, [sp, #0]
 80092aa:	462a      	mov	r2, r5
 80092ac:	4b05      	ldr	r3, [pc, #20]	@ (80092c4 <_vfiprintf_r+0x228>)
 80092ae:	a904      	add	r1, sp, #16
 80092b0:	4630      	mov	r0, r6
 80092b2:	f7fc f939 	bl	8005528 <_printf_i>
 80092b6:	e7e4      	b.n	8009282 <_vfiprintf_r+0x1e6>
 80092b8:	08009981 	.word	0x08009981
 80092bc:	0800998b 	.word	0x0800998b
 80092c0:	08004ff9 	.word	0x08004ff9
 80092c4:	08009079 	.word	0x08009079
 80092c8:	08009987 	.word	0x08009987

080092cc <__swbuf_r>:
 80092cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ce:	460e      	mov	r6, r1
 80092d0:	4614      	mov	r4, r2
 80092d2:	4605      	mov	r5, r0
 80092d4:	b118      	cbz	r0, 80092de <__swbuf_r+0x12>
 80092d6:	6a03      	ldr	r3, [r0, #32]
 80092d8:	b90b      	cbnz	r3, 80092de <__swbuf_r+0x12>
 80092da:	f7fc fce5 	bl	8005ca8 <__sinit>
 80092de:	69a3      	ldr	r3, [r4, #24]
 80092e0:	60a3      	str	r3, [r4, #8]
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	071a      	lsls	r2, r3, #28
 80092e6:	d501      	bpl.n	80092ec <__swbuf_r+0x20>
 80092e8:	6923      	ldr	r3, [r4, #16]
 80092ea:	b943      	cbnz	r3, 80092fe <__swbuf_r+0x32>
 80092ec:	4621      	mov	r1, r4
 80092ee:	4628      	mov	r0, r5
 80092f0:	f000 f82a 	bl	8009348 <__swsetup_r>
 80092f4:	b118      	cbz	r0, 80092fe <__swbuf_r+0x32>
 80092f6:	f04f 37ff 	mov.w	r7, #4294967295
 80092fa:	4638      	mov	r0, r7
 80092fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	6922      	ldr	r2, [r4, #16]
 8009302:	1a98      	subs	r0, r3, r2
 8009304:	6963      	ldr	r3, [r4, #20]
 8009306:	b2f6      	uxtb	r6, r6
 8009308:	4283      	cmp	r3, r0
 800930a:	4637      	mov	r7, r6
 800930c:	dc05      	bgt.n	800931a <__swbuf_r+0x4e>
 800930e:	4621      	mov	r1, r4
 8009310:	4628      	mov	r0, r5
 8009312:	f7ff fa47 	bl	80087a4 <_fflush_r>
 8009316:	2800      	cmp	r0, #0
 8009318:	d1ed      	bne.n	80092f6 <__swbuf_r+0x2a>
 800931a:	68a3      	ldr	r3, [r4, #8]
 800931c:	3b01      	subs	r3, #1
 800931e:	60a3      	str	r3, [r4, #8]
 8009320:	6823      	ldr	r3, [r4, #0]
 8009322:	1c5a      	adds	r2, r3, #1
 8009324:	6022      	str	r2, [r4, #0]
 8009326:	701e      	strb	r6, [r3, #0]
 8009328:	6962      	ldr	r2, [r4, #20]
 800932a:	1c43      	adds	r3, r0, #1
 800932c:	429a      	cmp	r2, r3
 800932e:	d004      	beq.n	800933a <__swbuf_r+0x6e>
 8009330:	89a3      	ldrh	r3, [r4, #12]
 8009332:	07db      	lsls	r3, r3, #31
 8009334:	d5e1      	bpl.n	80092fa <__swbuf_r+0x2e>
 8009336:	2e0a      	cmp	r6, #10
 8009338:	d1df      	bne.n	80092fa <__swbuf_r+0x2e>
 800933a:	4621      	mov	r1, r4
 800933c:	4628      	mov	r0, r5
 800933e:	f7ff fa31 	bl	80087a4 <_fflush_r>
 8009342:	2800      	cmp	r0, #0
 8009344:	d0d9      	beq.n	80092fa <__swbuf_r+0x2e>
 8009346:	e7d6      	b.n	80092f6 <__swbuf_r+0x2a>

08009348 <__swsetup_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4b29      	ldr	r3, [pc, #164]	@ (80093f0 <__swsetup_r+0xa8>)
 800934c:	4605      	mov	r5, r0
 800934e:	6818      	ldr	r0, [r3, #0]
 8009350:	460c      	mov	r4, r1
 8009352:	b118      	cbz	r0, 800935c <__swsetup_r+0x14>
 8009354:	6a03      	ldr	r3, [r0, #32]
 8009356:	b90b      	cbnz	r3, 800935c <__swsetup_r+0x14>
 8009358:	f7fc fca6 	bl	8005ca8 <__sinit>
 800935c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009360:	0719      	lsls	r1, r3, #28
 8009362:	d422      	bmi.n	80093aa <__swsetup_r+0x62>
 8009364:	06da      	lsls	r2, r3, #27
 8009366:	d407      	bmi.n	8009378 <__swsetup_r+0x30>
 8009368:	2209      	movs	r2, #9
 800936a:	602a      	str	r2, [r5, #0]
 800936c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009370:	81a3      	strh	r3, [r4, #12]
 8009372:	f04f 30ff 	mov.w	r0, #4294967295
 8009376:	e033      	b.n	80093e0 <__swsetup_r+0x98>
 8009378:	0758      	lsls	r0, r3, #29
 800937a:	d512      	bpl.n	80093a2 <__swsetup_r+0x5a>
 800937c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800937e:	b141      	cbz	r1, 8009392 <__swsetup_r+0x4a>
 8009380:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009384:	4299      	cmp	r1, r3
 8009386:	d002      	beq.n	800938e <__swsetup_r+0x46>
 8009388:	4628      	mov	r0, r5
 800938a:	f7fd fbf9 	bl	8006b80 <_free_r>
 800938e:	2300      	movs	r3, #0
 8009390:	6363      	str	r3, [r4, #52]	@ 0x34
 8009392:	89a3      	ldrh	r3, [r4, #12]
 8009394:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009398:	81a3      	strh	r3, [r4, #12]
 800939a:	2300      	movs	r3, #0
 800939c:	6063      	str	r3, [r4, #4]
 800939e:	6923      	ldr	r3, [r4, #16]
 80093a0:	6023      	str	r3, [r4, #0]
 80093a2:	89a3      	ldrh	r3, [r4, #12]
 80093a4:	f043 0308 	orr.w	r3, r3, #8
 80093a8:	81a3      	strh	r3, [r4, #12]
 80093aa:	6923      	ldr	r3, [r4, #16]
 80093ac:	b94b      	cbnz	r3, 80093c2 <__swsetup_r+0x7a>
 80093ae:	89a3      	ldrh	r3, [r4, #12]
 80093b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80093b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093b8:	d003      	beq.n	80093c2 <__swsetup_r+0x7a>
 80093ba:	4621      	mov	r1, r4
 80093bc:	4628      	mov	r0, r5
 80093be:	f000 f883 	bl	80094c8 <__smakebuf_r>
 80093c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093c6:	f013 0201 	ands.w	r2, r3, #1
 80093ca:	d00a      	beq.n	80093e2 <__swsetup_r+0x9a>
 80093cc:	2200      	movs	r2, #0
 80093ce:	60a2      	str	r2, [r4, #8]
 80093d0:	6962      	ldr	r2, [r4, #20]
 80093d2:	4252      	negs	r2, r2
 80093d4:	61a2      	str	r2, [r4, #24]
 80093d6:	6922      	ldr	r2, [r4, #16]
 80093d8:	b942      	cbnz	r2, 80093ec <__swsetup_r+0xa4>
 80093da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093de:	d1c5      	bne.n	800936c <__swsetup_r+0x24>
 80093e0:	bd38      	pop	{r3, r4, r5, pc}
 80093e2:	0799      	lsls	r1, r3, #30
 80093e4:	bf58      	it	pl
 80093e6:	6962      	ldrpl	r2, [r4, #20]
 80093e8:	60a2      	str	r2, [r4, #8]
 80093ea:	e7f4      	b.n	80093d6 <__swsetup_r+0x8e>
 80093ec:	2000      	movs	r0, #0
 80093ee:	e7f7      	b.n	80093e0 <__swsetup_r+0x98>
 80093f0:	20000018 	.word	0x20000018

080093f4 <_raise_r>:
 80093f4:	291f      	cmp	r1, #31
 80093f6:	b538      	push	{r3, r4, r5, lr}
 80093f8:	4605      	mov	r5, r0
 80093fa:	460c      	mov	r4, r1
 80093fc:	d904      	bls.n	8009408 <_raise_r+0x14>
 80093fe:	2316      	movs	r3, #22
 8009400:	6003      	str	r3, [r0, #0]
 8009402:	f04f 30ff 	mov.w	r0, #4294967295
 8009406:	bd38      	pop	{r3, r4, r5, pc}
 8009408:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800940a:	b112      	cbz	r2, 8009412 <_raise_r+0x1e>
 800940c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009410:	b94b      	cbnz	r3, 8009426 <_raise_r+0x32>
 8009412:	4628      	mov	r0, r5
 8009414:	f000 f830 	bl	8009478 <_getpid_r>
 8009418:	4622      	mov	r2, r4
 800941a:	4601      	mov	r1, r0
 800941c:	4628      	mov	r0, r5
 800941e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009422:	f000 b817 	b.w	8009454 <_kill_r>
 8009426:	2b01      	cmp	r3, #1
 8009428:	d00a      	beq.n	8009440 <_raise_r+0x4c>
 800942a:	1c59      	adds	r1, r3, #1
 800942c:	d103      	bne.n	8009436 <_raise_r+0x42>
 800942e:	2316      	movs	r3, #22
 8009430:	6003      	str	r3, [r0, #0]
 8009432:	2001      	movs	r0, #1
 8009434:	e7e7      	b.n	8009406 <_raise_r+0x12>
 8009436:	2100      	movs	r1, #0
 8009438:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800943c:	4620      	mov	r0, r4
 800943e:	4798      	blx	r3
 8009440:	2000      	movs	r0, #0
 8009442:	e7e0      	b.n	8009406 <_raise_r+0x12>

08009444 <raise>:
 8009444:	4b02      	ldr	r3, [pc, #8]	@ (8009450 <raise+0xc>)
 8009446:	4601      	mov	r1, r0
 8009448:	6818      	ldr	r0, [r3, #0]
 800944a:	f7ff bfd3 	b.w	80093f4 <_raise_r>
 800944e:	bf00      	nop
 8009450:	20000018 	.word	0x20000018

08009454 <_kill_r>:
 8009454:	b538      	push	{r3, r4, r5, lr}
 8009456:	4d07      	ldr	r5, [pc, #28]	@ (8009474 <_kill_r+0x20>)
 8009458:	2300      	movs	r3, #0
 800945a:	4604      	mov	r4, r0
 800945c:	4608      	mov	r0, r1
 800945e:	4611      	mov	r1, r2
 8009460:	602b      	str	r3, [r5, #0]
 8009462:	f7f8 f8f0 	bl	8001646 <_kill>
 8009466:	1c43      	adds	r3, r0, #1
 8009468:	d102      	bne.n	8009470 <_kill_r+0x1c>
 800946a:	682b      	ldr	r3, [r5, #0]
 800946c:	b103      	cbz	r3, 8009470 <_kill_r+0x1c>
 800946e:	6023      	str	r3, [r4, #0]
 8009470:	bd38      	pop	{r3, r4, r5, pc}
 8009472:	bf00      	nop
 8009474:	20000420 	.word	0x20000420

08009478 <_getpid_r>:
 8009478:	f7f8 b8dd 	b.w	8001636 <_getpid>

0800947c <__swhatbuf_r>:
 800947c:	b570      	push	{r4, r5, r6, lr}
 800947e:	460c      	mov	r4, r1
 8009480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009484:	2900      	cmp	r1, #0
 8009486:	b096      	sub	sp, #88	@ 0x58
 8009488:	4615      	mov	r5, r2
 800948a:	461e      	mov	r6, r3
 800948c:	da0d      	bge.n	80094aa <__swhatbuf_r+0x2e>
 800948e:	89a3      	ldrh	r3, [r4, #12]
 8009490:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009494:	f04f 0100 	mov.w	r1, #0
 8009498:	bf14      	ite	ne
 800949a:	2340      	movne	r3, #64	@ 0x40
 800949c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80094a0:	2000      	movs	r0, #0
 80094a2:	6031      	str	r1, [r6, #0]
 80094a4:	602b      	str	r3, [r5, #0]
 80094a6:	b016      	add	sp, #88	@ 0x58
 80094a8:	bd70      	pop	{r4, r5, r6, pc}
 80094aa:	466a      	mov	r2, sp
 80094ac:	f000 f848 	bl	8009540 <_fstat_r>
 80094b0:	2800      	cmp	r0, #0
 80094b2:	dbec      	blt.n	800948e <__swhatbuf_r+0x12>
 80094b4:	9901      	ldr	r1, [sp, #4]
 80094b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80094ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80094be:	4259      	negs	r1, r3
 80094c0:	4159      	adcs	r1, r3
 80094c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094c6:	e7eb      	b.n	80094a0 <__swhatbuf_r+0x24>

080094c8 <__smakebuf_r>:
 80094c8:	898b      	ldrh	r3, [r1, #12]
 80094ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094cc:	079d      	lsls	r5, r3, #30
 80094ce:	4606      	mov	r6, r0
 80094d0:	460c      	mov	r4, r1
 80094d2:	d507      	bpl.n	80094e4 <__smakebuf_r+0x1c>
 80094d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80094d8:	6023      	str	r3, [r4, #0]
 80094da:	6123      	str	r3, [r4, #16]
 80094dc:	2301      	movs	r3, #1
 80094de:	6163      	str	r3, [r4, #20]
 80094e0:	b003      	add	sp, #12
 80094e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094e4:	ab01      	add	r3, sp, #4
 80094e6:	466a      	mov	r2, sp
 80094e8:	f7ff ffc8 	bl	800947c <__swhatbuf_r>
 80094ec:	9f00      	ldr	r7, [sp, #0]
 80094ee:	4605      	mov	r5, r0
 80094f0:	4639      	mov	r1, r7
 80094f2:	4630      	mov	r0, r6
 80094f4:	f7fd fbb8 	bl	8006c68 <_malloc_r>
 80094f8:	b948      	cbnz	r0, 800950e <__smakebuf_r+0x46>
 80094fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094fe:	059a      	lsls	r2, r3, #22
 8009500:	d4ee      	bmi.n	80094e0 <__smakebuf_r+0x18>
 8009502:	f023 0303 	bic.w	r3, r3, #3
 8009506:	f043 0302 	orr.w	r3, r3, #2
 800950a:	81a3      	strh	r3, [r4, #12]
 800950c:	e7e2      	b.n	80094d4 <__smakebuf_r+0xc>
 800950e:	89a3      	ldrh	r3, [r4, #12]
 8009510:	6020      	str	r0, [r4, #0]
 8009512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009516:	81a3      	strh	r3, [r4, #12]
 8009518:	9b01      	ldr	r3, [sp, #4]
 800951a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800951e:	b15b      	cbz	r3, 8009538 <__smakebuf_r+0x70>
 8009520:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009524:	4630      	mov	r0, r6
 8009526:	f000 f81d 	bl	8009564 <_isatty_r>
 800952a:	b128      	cbz	r0, 8009538 <__smakebuf_r+0x70>
 800952c:	89a3      	ldrh	r3, [r4, #12]
 800952e:	f023 0303 	bic.w	r3, r3, #3
 8009532:	f043 0301 	orr.w	r3, r3, #1
 8009536:	81a3      	strh	r3, [r4, #12]
 8009538:	89a3      	ldrh	r3, [r4, #12]
 800953a:	431d      	orrs	r5, r3
 800953c:	81a5      	strh	r5, [r4, #12]
 800953e:	e7cf      	b.n	80094e0 <__smakebuf_r+0x18>

08009540 <_fstat_r>:
 8009540:	b538      	push	{r3, r4, r5, lr}
 8009542:	4d07      	ldr	r5, [pc, #28]	@ (8009560 <_fstat_r+0x20>)
 8009544:	2300      	movs	r3, #0
 8009546:	4604      	mov	r4, r0
 8009548:	4608      	mov	r0, r1
 800954a:	4611      	mov	r1, r2
 800954c:	602b      	str	r3, [r5, #0]
 800954e:	f7f8 f8da 	bl	8001706 <_fstat>
 8009552:	1c43      	adds	r3, r0, #1
 8009554:	d102      	bne.n	800955c <_fstat_r+0x1c>
 8009556:	682b      	ldr	r3, [r5, #0]
 8009558:	b103      	cbz	r3, 800955c <_fstat_r+0x1c>
 800955a:	6023      	str	r3, [r4, #0]
 800955c:	bd38      	pop	{r3, r4, r5, pc}
 800955e:	bf00      	nop
 8009560:	20000420 	.word	0x20000420

08009564 <_isatty_r>:
 8009564:	b538      	push	{r3, r4, r5, lr}
 8009566:	4d06      	ldr	r5, [pc, #24]	@ (8009580 <_isatty_r+0x1c>)
 8009568:	2300      	movs	r3, #0
 800956a:	4604      	mov	r4, r0
 800956c:	4608      	mov	r0, r1
 800956e:	602b      	str	r3, [r5, #0]
 8009570:	f7f8 f8d9 	bl	8001726 <_isatty>
 8009574:	1c43      	adds	r3, r0, #1
 8009576:	d102      	bne.n	800957e <_isatty_r+0x1a>
 8009578:	682b      	ldr	r3, [r5, #0]
 800957a:	b103      	cbz	r3, 800957e <_isatty_r+0x1a>
 800957c:	6023      	str	r3, [r4, #0]
 800957e:	bd38      	pop	{r3, r4, r5, pc}
 8009580:	20000420 	.word	0x20000420

08009584 <_init>:
 8009584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009586:	bf00      	nop
 8009588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800958a:	bc08      	pop	{r3}
 800958c:	469e      	mov	lr, r3
 800958e:	4770      	bx	lr

08009590 <_fini>:
 8009590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009592:	bf00      	nop
 8009594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009596:	bc08      	pop	{r3}
 8009598:	469e      	mov	lr, r3
 800959a:	4770      	bx	lr
