\include{00newheader}

\subtitle{Circuitos Sequenciais: MÃ¡quinas de Estados Finitos} % 

\begin{document}

\begin{frame}
	\titlepage
\end{frame} 

\begin{frame}[fragile]{figure6.29.v}
    \verilogf{figure6.29}{\tiny}
\end{frame} 

\begin{frame}[fragile]{figure6.33.v}
    \verilogf{figure6.33}{\tiny}
\end{frame} 

\begin{frame}[fragile]{figure6.34.v}
    \verilogf{figure6.34}{\tiny}
\end{frame} 

\begin{frame}[fragile]{figure6.35.v}
    \verilogf{figure6.35}{\tiny}
\end{frame} 

\begin{frame}[fragile]{figure6.36.v}
    \verilogf{figure6.36}{\tiny}
\end{frame} 

\begin{frame}{Bibliografia} 
	\begin{itemize}
		\item \href{https://www.google.com.br/search?q=filetype\%3Apdf+Fundamentals+of+Digital+Logic+with+Verilog+Design+&oq=filetype\%3Apdf}{Brown, S. \& Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009}
	\end{itemize}
\end{frame}

\begin{frame}
	\titlepage
\end{frame} 

\end{document}