
*** Running vivado
    with args -log design_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/guzy0/Desktop/dbg/dc/74IP_2017_sysu'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 403.742 ; gain = 99.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_sysu_74LS04_0_0' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS04_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sysu_74LS04_0_0' (1#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS04_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'sysu_74LS04_0' of module 'design_1_sysu_74LS04_0_0' requires 12 connections, but only 7 given [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:69]
INFO: [Synth 8-638] synthesizing module 'design_1_sysu_74LS08_0_0' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS08_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sysu_74LS08_0_0' (2#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS08_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_sysu_74LS283_0_0' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS283_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sysu_74LS283_0_0' (3#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS283_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'sysu_74LS283_0' of module 'design_1_sysu_74LS283_0_0' requires 14 connections, but only 13 given [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:90]
INFO: [Synth 8-638] synthesizing module 'design_1_sysu_74LS32_0_0' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS32_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sysu_74LS32_0_0' (4#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS32_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'sysu_74LS32_0' of module 'design_1_sysu_74LS32_0_0' requires 12 connections, but only 11 given [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:104]
INFO: [Synth 8-638] synthesizing module 'design_1_sysu_74LS86_0_0' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS86_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sysu_74LS86_0_0' (5#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_74LS86_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_sysu_high_level_0_1' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_high_level_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sysu_high_level_0_1' (6#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_high_level_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_sysu_low_level_0_1' [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_low_level_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sysu_low_level_0_1' (7#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/realtime/design_1_sysu_low_level_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (8#1) [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 455.496 ; gain = 150.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 455.496 ; gain = 150.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp7/design_1_sysu_74LS283_0_0_in_context.xdc] for cell 'sysu_74LS283_0'
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp7/design_1_sysu_74LS283_0_0_in_context.xdc] for cell 'sysu_74LS283_0'
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp8/design_1_sysu_74LS86_0_0_in_context.xdc] for cell 'sysu_74LS86_0'
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp8/design_1_sysu_74LS86_0_0_in_context.xdc] for cell 'sysu_74LS86_0'
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp9/design_1_sysu_74LS32_0_0_in_context.xdc] for cell 'sysu_74LS32_0'
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp9/design_1_sysu_74LS32_0_0_in_context.xdc] for cell 'sysu_74LS32_0'
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp10/design_1_sysu_74LS08_0_0_in_context.xdc] for cell 'sysu_74LS08_0'
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp10/design_1_sysu_74LS08_0_0_in_context.xdc] for cell 'sysu_74LS08_0'
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp11/design_1_sysu_74LS04_0_0_in_context.xdc] for cell 'sysu_74LS04_0'
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp11/design_1_sysu_74LS04_0_0_in_context.xdc] for cell 'sysu_74LS04_0'
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp12/design_1_sysu_high_level_1_0_in_context.xdc] for cell 'sysu_high_level_0'
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp12/design_1_sysu_high_level_1_0_in_context.xdc] for cell 'sysu_high_level_0'
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp13/design_1_sysu_low_level_1_0_in_context.xdc] for cell 'sysu_low_level_0'
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/.Xil/Vivado-8016-DESKTOP-B2V7J46/dcp13/design_1_sysu_low_level_1_0_in_context.xdc] for cell 'sysu_low_level_0'
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/constrs_1/new/design_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/constrs_1/new/design_1.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/constrs_1/new/design_1.xdc:23]
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/constrs_1/new/design_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/constrs_1/new/design_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.srcs/constrs_1/new/design_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 718.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 718.559 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 718.559 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sysu_74LS04_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sysu_74LS08_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sysu_74LS283_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sysu_74LS32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sysu_74LS86_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sysu_high_level_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sysu_low_level_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 718.559 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 718.559 ; gain = 414.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 718.559 ; gain = 414.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 761.430 ; gain = 456.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 761.430 ; gain = 456.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_sysu_74LS04_0_0     |         1|
|2     |design_1_sysu_74LS08_0_0     |         1|
|3     |design_1_sysu_74LS283_0_0    |         1|
|4     |design_1_sysu_74LS32_0_0     |         1|
|5     |design_1_sysu_74LS86_0_0     |         1|
|6     |design_1_sysu_high_level_0_1 |         1|
|7     |design_1_sysu_low_level_0_1  |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_sysu_74LS04_0_0     |     1|
|2     |design_1_sysu_74LS08_0_0     |     1|
|3     |design_1_sysu_74LS283_0_0    |     1|
|4     |design_1_sysu_74LS32_0_0     |     1|
|5     |design_1_sysu_74LS86_0_0     |     1|
|6     |design_1_sysu_high_level_0_1 |     1|
|7     |design_1_sysu_low_level_0_1  |     1|
|8     |IBUF                         |     5|
|9     |OBUF                         |     5|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 770.992 ; gain = 203.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 770.992 ; gain = 466.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 781.785 ; gain = 477.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/guzy0/Desktop/dbg/dc/project_1/project_1.runs/synth_1/design_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_utilization_synth.rpt -pb design_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 782.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 09:34:18 2021...
