{COMPONENT N:\PROJECTS\DUODYNE\25 PROCESSOR.80C188\HARDWARE\GALS\STAT188.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sun Oct 20 11:27:03 2024 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P ALE {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P ST2 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P ST1 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P ST0 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P A19 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P UCS' {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P MCS0' {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P MCS1' {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P MCS2' {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P MCS3' {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P PCS0' {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P BUSAK {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P BDREQ {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P PCS1' {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CS0' {Pt "I/O"}{Lq 0}{Ploc 330 20}}
   {P CS1' {Pt "I/O"}{Lq 0}{Ploc 330 40}}
   {P M1' {Pt "I/O"}{Lq 0}{Ploc 330 60}}
   {P MREQ_IO' {Pt "I/O"}{Lq 0}{Ploc 330 80}}
   {P HALT {Pt "I/O"}{Lq 0}{Ploc 330 100}}
   {P IORQ' {Pt "I/O"}{Lq 0}{Ploc 330 120}}
   {P G_DATA' {Pt "I/O"}{Lq 0}{Ploc 330 140}}
   {P BUS_DREQ' {Pt "I/O"}{Lq 0}{Ploc 330 160}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 215 330}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 310}
   [Ts 15][Tj "RC"]
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 310 30}
   {Pnl 310 50}
   {Pnl 310 70}
   {Pnl 310 90}
   {Pnl 310 110}
   {Pnl 310 130}
   {Pnl 310 150}
   {Pnl 310 170}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 21 23 14 15 16 17 18 19 20 22}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 320 300 0}
   {L 130 300 100 300}
   {L 130 310 140 300 130 290}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 120 180 100 180}
   {C 125 180 5}
   {L 120 160 100 160}
   {C 125 160 5}
   {L 120 140 100 140}
   {C 125 140 5}
   {L 120 120 100 120}
   {C 125 120 5}
   {L 120 100 100 100}
   {C 125 100 5}
   {L 120 80 100 80}
   {C 125 80 5}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 120 20 100 20}
   {C 125 20 5}
   {C 305 20 5}
   {L 310 20 330 20}
   {C 305 40 5}
   {L 310 40 330 40}
   {C 305 60 5}
   {L 310 60 330 60}
   {C 305 80 5}
   {L 310 80 330 80}
   {L 300 100 330 100}
   {C 305 120 5}
   {L 310 120 330 120}
   {C 305 140 5}
   {L 310 140 330 140}
   {C 305 160 5}
   {L 310 160 330 160}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "ALE" 140 300}
   {T "ST2" 140 260}
   {T "ST1" 140 240}
   {T "ST0" 140 220}
   {T "A19" 140 200}
   {T "UCS'" 140 180}
   {T "MCS0'" 140 160}
   {T "MCS1'" 140 140}
   {T "MCS2'" 140 120}
   {T "MCS3'" 140 100}
   {T "PCS0'" 140 80}
   {T "BUSAK" 140 60}
   {T "BDREQ" 140 40}
   {T "PCS1'" 140 20}
   [Tj "RC"]
   {T "CS0'" 290 20}
   {T "CS1'" 290 40}
   {T "M1'" 290 60}
   {T "MREQ_IO'" 290 80}
   {T "HALT" 290 100}
   {T "IORQ'" 290 120}
   {T "G_DATA'" 290 140}
   {T "BUS_DREQ'" 290 160}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 215 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD N:\PROJECTS\DUODYNE\25 PROCESSOR.80C188\HARDWARE\GALS\STAT188 215 320}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N ALE
   }
   {N ST2
   }
   {N ST1
   }
   {N ST0
   }
   {N A19
   }
   {N UCS'
   }
   {N MCS0'
   }
   {N MCS1'
   }
   {N MCS2'
   }
   {N MCS3'
   }
   {N PCS0'
   }
   {N BUSAK
   }
   {N BDREQ
   }
   {N PCS1'
   }
   {N CS0'
   }
   {N CS1'
   }
   {N M1'
   }
   {N MREQ_IO'
   }
   {N HALT
   }
   {N IORQ'
   }
   {N G_DATA'
   }
   {N BUS_DREQ'
   }
  }

  {SUBCOMP
  }
 }
}
