<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  

  
  <title>qemu新增Soc | Hexo</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="RISC-V模拟器分类• Functional(QEMU)：采⽤⼆进制翻译，实际执⾏的是翻译之后的机器码，执⾏效率⾼ • Trace-accurate(Spike) :模拟实际代码执⾏过程中的软硬件⾏为，提供指令级别的仿真 • Cycle-accurate：提供硬件级别的仿真，可以针对特定的实现作周期级别的模拟  qemu基本结构 QEMU中Soc的添加Cpu模拟QOM模型： 1234567891">
<meta property="og:type" content="article">
<meta property="og:title" content="qemu新增Soc">
<meta property="og:url" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/index.html">
<meta property="og:site_name" content="Hexo">
<meta property="og:description" content="RISC-V模拟器分类• Functional(QEMU)：采⽤⼆进制翻译，实际执⾏的是翻译之后的机器码，执⾏效率⾼ • Trace-accurate(Spike) :模拟实际代码执⾏过程中的软硬件⾏为，提供指令级别的仿真 • Cycle-accurate：提供硬件级别的仿真，可以针对特定的实现作周期级别的模拟  qemu基本结构 QEMU中Soc的添加Cpu模拟QOM模型： 1234567891">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102144255567.png">
<meta property="og:image" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221103175755756.png">
<meta property="og:image" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102160816431.png">
<meta property="og:image" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102161819367.png">
<meta property="og:image" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102165005081.png">
<meta property="og:image" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102165105726.png">
<meta property="article:published_time" content="2022-11-02T05:25:32.000Z">
<meta property="article:modified_time" content="2022-11-03T10:00:40.684Z">
<meta property="article:author" content="John Doe">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102144255567.png">
  
    <link rel="alternate" href="/atom.xml" title="Hexo" type="application/atom+xml">
  
  
    <link rel="icon" href="/favicon.png">
  
  
    <link href="//fonts.googleapis.com/css?family=Source+Code+Pro" rel="stylesheet" type="text/css">
  
  
<link rel="stylesheet" href="/css/style.css">

<meta name="generator" content="Hexo 5.4.2"></head>

<body>
  <div id="container">
    <div id="wrap">
      <header id="header">
  <div id="banner"></div>
  <div id="header-outer" class="outer">
    <div id="header-title" class="inner">
      <h1 id="logo-wrap">
        <a href="/" id="logo">Hexo</a>
      </h1>
      
    </div>
    <div id="header-inner" class="inner">
      <nav id="main-nav">
        <a id="main-nav-toggle" class="nav-icon"></a>
        
          <a class="main-nav-link" href="/">Home</a>
        
          <a class="main-nav-link" href="/archives">Archives</a>
        
      </nav>
      <nav id="sub-nav">
        
          <a id="nav-rss-link" class="nav-icon" href="/atom.xml" title="RSS Feed"></a>
        
        <a id="nav-search-btn" class="nav-icon" title="Search"></a>
      </nav>
      <div id="search-form-wrap">
        <form action="//google.com/search" method="get" accept-charset="UTF-8" class="search-form"><input type="search" name="q" class="search-form-input" placeholder="Search"><button type="submit" class="search-form-submit">&#xF002;</button><input type="hidden" name="sitesearch" value="http://example.com"></form>
      </div>
    </div>
  </div>
</header>
      <div class="outer">
        <section id="main"><article id="post-qemu新增Soc" class="article article-type-post" itemscope itemprop="blogPost">
  <div class="article-meta">
    <a href="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/" class="article-date">
  <time datetime="2022-11-02T05:25:32.000Z" itemprop="datePublished">2022-11-02</time>
</a>
    
  </div>
  <div class="article-inner">
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      qemu新增Soc
    </h1>
  

      </header>
    
    <div class="article-entry" itemprop="articleBody">
      
        <h2 id="RISC-V模拟器分类"><a href="#RISC-V模拟器分类" class="headerlink" title="RISC-V模拟器分类"></a>RISC-V模拟器分类</h2><p>• Functional(QEMU)：采⽤⼆进制翻译，实际执⾏的是翻译之后的机器码，执⾏效率⾼</p>
<p>• Trace-accurate(Spike) :模拟实际代码执⾏过程中的软硬件⾏为，提供指令级别的仿真</p>
<p>• Cycle-accurate：提供硬件级别的仿真，可以针对特定的实现作周期级别的模拟</p>
<p><img src="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102144255567.png" alt="image-20221102144255567"></p>
<h2 id="qemu基本结构"><a href="#qemu基本结构" class="headerlink" title="qemu基本结构"></a>qemu基本结构</h2><p><img src="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221103175755756.png" alt="image-20221103175755756"></p>
<h2 id="QEMU中Soc的添加"><a href="#QEMU中Soc的添加" class="headerlink" title="QEMU中Soc的添加"></a>QEMU中Soc的添加</h2><h3 id="Cpu模拟"><a href="#Cpu模拟" class="headerlink" title="Cpu模拟"></a>Cpu模拟</h3><p>QOM模型：</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="class"><span class="keyword">struct</span> <span class="title">MyDevice</span>&#123;</span></span><br><span class="line">	DeviceState parent;   <span class="comment">// 父设备</span></span><br><span class="line">	<span class="type">int</span> reg0,reg1;</span><br><span class="line">&#125;MyDevice</span><br><span class="line"></span><br><span class="line"><span class="keyword">typedef</span> <span class="class"><span class="keyword">struct</span> <span class="title">MyDeviceClass</span>&#123;</span></span><br><span class="line">    DeviceClass parent; </span><br><span class="line">    <span class="type">void</span> (*init)(MyDevice *obj);    </span><br><span class="line">&#125;MyDeviceClass;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">void</span> <span class="title function_">my_device_register_types</span><span class="params">(<span class="type">void</span>)</span>&#123;</span><br><span class="line">    type_register_static(&amp;my_device_info);</span><br><span class="line">&#125;</span><br><span class="line">type_init(my_device_register_types);</span><br></pre></td></tr></table></figure>

<p>Risc-V cpu：</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="class"><span class="keyword">struct</span> <span class="title">RISCVCPU</span> &#123;</span></span><br><span class="line">    <span class="comment">/*&lt; private &gt;*/</span></span><br><span class="line">    CPUState parent_obj;</span><br><span class="line">    <span class="comment">/*&lt; public &gt;*/</span></span><br><span class="line">    CPUNegativeOffsetState neg; </span><br><span class="line">    CPURISCVState env;  <span class="comment">//存储riscv cpu相关的寄存器和上下文</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">/* Configuration Settings */</span></span><br><span class="line">    <span class="class"><span class="keyword">struct</span> &#123;</span></span><br><span class="line">        <span class="type">bool</span> ext_i;</span><br><span class="line">        <span class="type">bool</span> ext_e;</span><br><span class="line">        <span class="type">bool</span> ext_g;</span><br><span class="line">        <span class="type">bool</span> ext_m;</span><br><span class="line">        <span class="type">bool</span> ext_a;</span><br><span class="line">        <span class="type">bool</span> ext_f;</span><br><span class="line">        <span class="type">bool</span> ext_d;</span><br><span class="line">        <span class="type">bool</span> ext_c;</span><br><span class="line">        <span class="type">bool</span> ext_s;</span><br><span class="line">        <span class="type">bool</span> ext_u;</span><br><span class="line">        <span class="type">bool</span> ext_h;</span><br><span class="line">        <span class="type">bool</span> ext_counters;</span><br><span class="line">        <span class="type">bool</span> ext_ifencei;</span><br><span class="line">        <span class="type">bool</span> ext_icsr;</span><br><span class="line"></span><br><span class="line">        <span class="type">char</span> *priv_spec;</span><br><span class="line">        <span class="type">char</span> *user_spec;</span><br><span class="line">        <span class="type">bool</span> mmu;</span><br><span class="line">        <span class="type">bool</span> pmp;</span><br><span class="line">    &#125; cfg;</span><br><span class="line">&#125; RISCVCPU;</span><br><span class="line"></span><br><span class="line"><span class="keyword">typedef</span> <span class="class"><span class="keyword">struct</span> <span class="title">RISCVCPUClass</span> &#123;</span></span><br><span class="line">    <span class="comment">/*&lt; private &gt;*/</span></span><br><span class="line">    CPUClass parent_class;</span><br><span class="line">    <span class="comment">/*&lt; public &gt;*/</span></span><br><span class="line">    DeviceRealize parent_realize;</span><br><span class="line">    DeviceReset parent_reset;</span><br><span class="line">&#125; RISCVCPUClass;</span><br><span class="line"></span><br><span class="line"><span class="comment">/*相关寄存器的一些操作*/</span></span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">void</span> <span class="title function_">set_priv_version</span><span class="params">(CPURISCVState *env, <span class="type">int</span> priv_ver)</span></span><br><span class="line">&#123;</span><br><span class="line">    env-&gt;priv_ver = priv_ver;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">void</span> <span class="title function_">set_feature</span><span class="params">(CPURISCVState *env, <span class="type">int</span> feature)</span></span><br><span class="line">&#123;</span><br><span class="line">    env-&gt;features |= (<span class="number">1ULL</span> &lt;&lt; feature);</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">void</span> <span class="title function_">set_resetvec</span><span class="params">(CPURISCVState *env, <span class="type">int</span> resetvec)</span></span><br><span class="line">&#123;</span><br><span class="line"><span class="meta">#<span class="keyword">ifndef</span> CONFIG_USER_ONLY</span></span><br><span class="line">    env-&gt;resetvec = resetvec;</span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">void</span> <span class="title function_">riscv_any_cpu_init</span><span class="params">(Object *obj)</span></span><br><span class="line">&#123;</span><br><span class="line">    CPURISCVState *env = &amp;RISCV_CPU(obj)-&gt;env;</span><br><span class="line">    set_misa(env, RVXLEN | RVI | RVM | RVA | RVF | RVD | RVC | RVU);</span><br><span class="line">    set_priv_version(env, PRIV_VERSION_1_11_0);</span><br><span class="line">    set_resetvec(env, DEFAULT_RSTVEC);</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">/*cpu 注册*/</span></span><br><span class="line"><span class="type">static</span> <span class="type">const</span> TypeInfo riscv_cpu_type_infos[] = &#123;</span><br><span class="line">    &#123;</span><br><span class="line">        .name = TYPE_RISCV_CPU,</span><br><span class="line">        .parent = TYPE_CPU,</span><br><span class="line">        .instance_size = <span class="keyword">sizeof</span>(RISCVCPU),</span><br><span class="line">        .instance_init = riscv_cpu_init,</span><br><span class="line">        .abstract = <span class="literal">true</span>,</span><br><span class="line">        .class_size = <span class="keyword">sizeof</span>(RISCVCPUClass),</span><br><span class="line">        .class_init = riscv_cpu_class_init,</span><br><span class="line">    &#125;,</span><br><span class="line">    DEFINE_CPU(TYPE_RISCV_CPU_ANY,              riscv_any_cpu_init),</span><br><span class="line"><span class="meta">#<span class="keyword">if</span> defined(TARGET_RISCV32)</span></span><br><span class="line">   	。。。。。。。。。</span><br><span class="line">    DEFINE_CPU(TYPE_RISCV_CPU_NUCLEI_N307,    rv32imafcu_nuclei_cpu_init),</span><br><span class="line">    。。。。。。。。。</span><br><span class="line">    <span class="comment">/* Depreacted */</span></span><br><span class="line">   	。。。。。。。。。</span><br><span class="line">    DEFINE_CPU(TYPE_RISCV_CPU_RV64GCSU_V1_10_0, rv64gcsu_priv1_10_0_cpu_init)</span><br><span class="line"><span class="meta">#<span class="keyword">endif</span></span></span><br><span class="line">&#125;;</span><br><span class="line"></span><br><span class="line">DEFINE_TYPES(riscv_cpu_type_infos)</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="RISCV-CPU-指令扩展"><a href="#RISCV-CPU-指令扩展" class="headerlink" title="RISCV  CPU 指令扩展"></a>RISCV  CPU 指令扩展</h3><h3 id="RISCV-SOC-CSR扩展"><a href="#RISCV-SOC-CSR扩展" class="headerlink" title="RISCV SOC CSR扩展"></a>RISCV SOC CSR扩展</h3><p>qemu已经支持了csrrw，csrrs等相关的指令了，只需要调用相关的trans_csrrw等函数</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">bool</span> <span class="title function_">trans_csrrw</span><span class="params">(DisasContext *ctx,arg_csrrw *a)</span>;</span><br><span class="line"><span class="type">static</span> <span class="type">bool</span> <span class="title function_">trans_csrrs</span><span class="params">(DisasContext *ctx,arg_csrrw *a)</span>;</span><br><span class="line"><span class="type">static</span> <span class="type">bool</span> <span class="title function_">trans_csrrc</span><span class="params">(DisasContext *ctx,arg_csrrw *a)</span>;</span><br><span class="line"><span class="type">static</span> <span class="type">bool</span> <span class="title function_">trans_csrrwi</span><span class="params">(DisasContext *ctx,arg_csrrw *a)</span>;</span><br></pre></td></tr></table></figure>

<p>target/riscv/cpu_bits.h</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">...</span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MSCRATCH        0x340</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MEPC            0x341</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MCAUSE          0x342</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MTVAL           0x343</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MIP             0x344</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MNXTI             0x345</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MINTSTATUS        0x346</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MSCRATCHCSW        0x348</span></span><br><span class="line"><span class="meta">#<span class="keyword">define</span> CSR_MSCRATCHCSWL        0x349</span></span><br><span class="line">....</span><br></pre></td></tr></table></figure>

<p>target/riscv/csr.c</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">read_mmisc_ctl</span><span class="params">(CPURISCVState *env, <span class="type">int</span> csrno, target_ulong *val)</span></span><br><span class="line">&#123;</span><br><span class="line">    *val = env-&gt;mmisc_ctl;</span><br><span class="line">    <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">write_mmisc_ctl</span><span class="params">(CPURISCVState *env, <span class="type">int</span> csrno, target_ulong val)</span></span><br><span class="line">&#123;</span><br><span class="line">    env-&gt;mmisc_ctl = val;</span><br><span class="line">    <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">read_msavestatus</span><span class="params">(CPURISCVState *env, <span class="type">int</span> csrno, target_ulong *val)</span></span><br><span class="line">&#123;</span><br><span class="line">    *val = env-&gt;msavestatus;</span><br><span class="line">    <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">write_msavestatus</span><span class="params">(CPURISCVState *env, <span class="type">int</span> csrno, target_ulong val)</span></span><br><span class="line">&#123;</span><br><span class="line">    env-&gt;msavestatus = val;</span><br><span class="line">    <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h2 id="内存虚拟化"><a href="#内存虚拟化" class="headerlink" title="内存虚拟化"></a>内存虚拟化</h2><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">const</span> <span class="class"><span class="keyword">struct</span> <span class="title">MemmapEntry</span> &#123;</span></span><br><span class="line">    hwaddr base;</span><br><span class="line">    hwaddr size;</span><br><span class="line">&#125; nuclei_memmap[] = &#123;</span><br><span class="line">    [GD32VF103_EXMC_SWREG] = &#123; <span class="number">0xA0000000</span>,     <span class="number">0x1000</span> &#125;,</span><br><span class="line">    [GD32VF103_EXMC_SWREG] = &#123; <span class="number">0x60000000</span>,     <span class="number">0x10000000</span> &#125;,</span><br><span class="line">    [GD32VF103_USBFS]      = &#123; <span class="number">0x50000000</span>,     <span class="number">0x100000</span> &#125;,</span><br><span class="line">    [GD32VF103_CRC]        = &#123; <span class="number">0x40023000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_FMC]        = &#123; <span class="number">0x40022000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_RCU]        = &#123; <span class="number">0x40021000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_DMA1]       = &#123; <span class="number">0x40020400</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_DMA0]       = &#123; <span class="number">0x40020000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_UART4]     = &#123; <span class="number">0x40005000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_USART0]     = &#123; <span class="number">0x40013800</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_SRAM]       = &#123; <span class="number">0x20000000</span>,     <span class="number">0x18000</span> &#125;,</span><br><span class="line">    [GD32VF103_OB]         = &#123; <span class="number">0x1FFFF800</span>,     <span class="number">0x10</span> &#125;,</span><br><span class="line">    [GD32VF103_BL]         = &#123; <span class="number">0x1FFFB000</span>,     <span class="number">0x800</span> &#125;,</span><br><span class="line">    [GD32VF103_MAINFLASH]  = &#123; <span class="number">0x8000000</span>,     <span class="number">0x20000</span> &#125;,</span><br><span class="line">    [GD32VF103_MFOL]       = &#123;        <span class="number">0x0</span>,     <span class="number">0x20000</span> &#125;,</span><br><span class="line">    [GD32VF103_ECLIC]      = &#123; <span class="number">0xD2000000</span>,     <span class="number">0x10000</span> &#125;,</span><br><span class="line">    [GD32VF103_TIMER0]      = &#123; <span class="number">0x40012C00</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_SYSTIMER]      = &#123; <span class="number">0xD1000000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_AFIO]      = &#123; <span class="number">0x40010000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_GPIOA]      = &#123; <span class="number">0x40010800</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_GPIOB]      = &#123; <span class="number">0x40010C00</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_GPIOC]      = &#123; <span class="number">0x40011000</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_GPIOD]      = &#123; <span class="number">0x40011400</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">    [GD32VF103_GPIOE]      = &#123; <span class="number">0x40011800</span>,     <span class="number">0x400</span> &#125;,</span><br><span class="line">&#125;;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p><img src="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102160816431.png" alt="image-20221102160816431"></p>
<p>ILM 和DLM示例</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/* Initialize SOC */</span></span><br><span class="line">  object_initialize_child(OBJECT(machine), <span class="string">&quot;soc&quot;</span>, &amp;s-&gt;soc, <span class="keyword">sizeof</span>(s-&gt;soc),</span><br><span class="line">                          TYPE_NUCLEI_SOC, &amp;error_abort, <span class="literal">NULL</span>);</span><br><span class="line">  object_property_set_bool(OBJECT(&amp;s-&gt;soc), <span class="literal">true</span>, <span class="string">&quot;realized&quot;</span>,</span><br><span class="line">                          &amp;error_abort);</span><br><span class="line"></span><br><span class="line">  memory_region_init_ram(&amp;s-&gt;soc.ilm, <span class="literal">NULL</span>, <span class="string">&quot;riscv.nuclei.ram.ilm&quot;</span>,</span><br><span class="line">                         memmap[NUCLEI_ILM].size, &amp;error_fatal);</span><br><span class="line">  memory_region_add_subregion(system_memory, </span><br><span class="line">  memmap[NUCLEI_ILM].base, &amp;s-&gt;soc.ilm);</span><br><span class="line"></span><br><span class="line">  memory_region_init_ram(&amp;s-&gt;soc.dlm, <span class="literal">NULL</span>, <span class="string">&quot;riscv.nuclei.ram.dlm&quot;</span>,</span><br><span class="line">                         memmap[NUCLEI_DLM].size, &amp;error_fatal);</span><br></pre></td></tr></table></figure>

<p>hw/gpio/nrf51_gpio</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">void</span> <span class="title function_">nrf51_gpio_init</span><span class="params">(Object *obj)</span></span><br><span class="line">&#123;</span><br><span class="line">    NRF51GPIOState *s = NRF51_GPIO(obj);</span><br><span class="line"></span><br><span class="line">    memory_region_init_io(&amp;s-&gt;mmio, obj, &amp;gpio_ops, s,</span><br><span class="line">            TYPE_NRF51_GPIO, NRF51_GPIO_SIZE);</span><br><span class="line">    sysbus_init_mmio(SYS_BUS_DEVICE(obj), &amp;s-&gt;mmio);</span><br><span class="line"></span><br><span class="line">    qdev_init_gpio_in(DEVICE(s), nrf51_gpio_set, NRF51_GPIO_PINS);</span><br><span class="line">    qdev_init_gpio_out(DEVICE(s), s-&gt;output, NRF51_GPIO_PINS);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>hw/riscv/nuclei_gd32vf103.c:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">object_property_set_bool(OBJECT(&amp;s-&gt;gpioc), <span class="literal">true</span>, <span class="string">&quot;realized&quot;</span>, &amp;err);</span><br><span class="line"> object_property_set_bool(OBJECT(&amp;s-&gt;gpiod), <span class="literal">true</span>, <span class="string">&quot;realized&quot;</span>, &amp;err);</span><br><span class="line"> sysbus_mmio_map(SYS_BUS_DEVICE(&amp;s-&gt;gpioa), <span class="number">0</span>, memmap[GD32VF103_GPIOA].base);</span><br><span class="line"> sysbus_mmio_map(SYS_BUS_DEVICE(&amp;s-&gt;gpiob), <span class="number">0</span>, memmap[GD32VF103_GPIOB].base);</span><br></pre></td></tr></table></figure>

<h2 id="中断虚拟化"><a href="#中断虚拟化" class="headerlink" title="中断虚拟化"></a>中断虚拟化</h2><p><img src="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102161819367.png" alt="image-20221102161819367"></p>
<h2 id="外设虚拟化"><a href="#外设虚拟化" class="headerlink" title="外设虚拟化"></a>外设虚拟化</h2><p>uart，gpio等等。</p>
<p><img src="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102165005081.png" alt="image-20221102165005081"></p>
<p><img src="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/image-20221102165105726.png" alt="image-20221102165105726"></p>

      
    </div>
    <footer class="article-footer">
      <a data-url="http://example.com/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/" data-id="cl9zgyneg0000wgmj3r2h4vuk" class="article-share-link">Share</a>
      
      
    </footer>
  </div>
  
    
<nav id="article-nav">
  
    <a href="/2022/11/03/spike%E7%9B%B8%E5%85%B3%E7%90%86%E8%A7%A31/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Newer</strong>
      <div class="article-nav-title">
        
          spike相关理解1
        
      </div>
    </a>
  
  
    <a href="/2022/10/28/rtos%E4%B8%AD%E6%96%AD%E6%B5%81%E7%A8%8B/" id="article-nav-older" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Older</strong>
      <div class="article-nav-title">rtos中断流程</div>
    </a>
  
</nav>

  
</article>

</section>
        
          <aside id="sidebar">
  
    

  
    

  
    
  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Archives</h3>
    <div class="widget">
      <ul class="archive-list"><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/11/">November 2022</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/10/">October 2022</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/09/">September 2022</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/08/">August 2022</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/07/">July 2022</a></li></ul>
    </div>
  </div>


  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Recent Posts</h3>
    <div class="widget">
      <ul>
        
          <li>
            <a href="/2022/11/03/spike%E7%9B%B8%E5%85%B3%E7%90%86%E8%A7%A31/">spike相关理解1</a>
          </li>
        
          <li>
            <a href="/2022/11/02/qemu%E6%96%B0%E5%A2%9ESoc/">qemu新增Soc</a>
          </li>
        
          <li>
            <a href="/2022/10/28/rtos%E4%B8%AD%E6%96%AD%E6%B5%81%E7%A8%8B/">rtos中断流程</a>
          </li>
        
          <li>
            <a href="/2022/10/24/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E4%BD%8D%E5%9B%BE/">数据结构位图</a>
          </li>
        
          <li>
            <a href="/2022/10/21/riscv%E6%B1%87%E7%BC%96%E8%AF%AD%E8%A8%80%E7%BC%96%E7%A8%8B/">riscv汇编语言编程</a>
          </li>
        
      </ul>
    </div>
  </div>

  
</aside>
        
      </div>
      <footer id="footer">
  
  <div class="outer">
    <div id="footer-info" class="inner">
      &copy; 2022 John Doe<br>
      Powered by <a href="http://hexo.io/" target="_blank">Hexo</a>
    </div>
  </div>
</footer>
    </div>
    <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link">Home</a>
  
    <a href="/archives" class="mobile-nav-link">Archives</a>
  
</nav>
    

<script src="//ajax.googleapis.com/ajax/libs/jquery/2.0.3/jquery.min.js"></script>


  
<link rel="stylesheet" href="/fancybox/jquery.fancybox.css">

  
<script src="/fancybox/jquery.fancybox.pack.js"></script>




<script src="/js/script.js"></script>




  </div>
</body>
</html>