-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TrackletCalculator_L1L2F is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    innerStubs_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    innerStubs_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    innerStubs_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
    outerStubs_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outerStubs_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    outerStubs_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
    stubPairs_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_1_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_2_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_3_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_4_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_5_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_6_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_7_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_8_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    stubPairs_8_dataarray_data_V_ce0 : OUT STD_LOGIC;
    stubPairs_8_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    stubPairs_0_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_0_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_1_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_1_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_2_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_2_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_3_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_3_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_4_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_4_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_5_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_5_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_6_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_6_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_7_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_7_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_8_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    stubPairs_8_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    trackletParameters_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    trackletParameters_dataarray_data_V_ce0 : OUT STD_LOGIC;
    trackletParameters_dataarray_data_V_we0 : OUT STD_LOGIC;
    trackletParameters_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (69 downto 0);
    projout_barrel_ps_13_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_ps_13_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_ps_13_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_ps_13_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
    projout_barrel_2s_1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_2s_1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_2s_1_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_2s_1_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (57 downto 0);
    projout_barrel_2s_5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_2s_5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_2s_5_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_2s_5_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (57 downto 0);
    projout_barrel_2s_9_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projout_barrel_2s_9_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projout_barrel_2s_9_dataarray_data_V_we0 : OUT STD_LOGIC;
    projout_barrel_2s_9_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
end;


architecture behav of TrackletCalculator_L1L2F is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TrackletCalculator_L1L2F,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.471875,HLS_SYN_LAT=128,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=47,HLS_SYN_FF=3215,HLS_SYN_LUT=3385,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv10_353 : STD_LOGIC_VECTOR (9 downto 0) := "1101010011";
    constant ap_const_lv11_4F5 : STD_LOGIC_VECTOR (10 downto 0) := "10011110101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv21_100000 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv22_300000 : STD_LOGIC_VECTOR (21 downto 0) := "1100000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_1659 : STD_LOGIC_VECTOR (15 downto 0) := "0001011001011001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv20_2425 : STD_LOGIC_VECTOR (19 downto 0) := "00000010010000100101";
    constant ap_const_lv20_DBCD : STD_LOGIC_VECTOR (19 downto 0) := "00001101101111001101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv15_77FF : STD_LOGIC_VECTOR (14 downto 0) := "111011111111111";
    constant ap_const_lv19_1FFFF : STD_LOGIC_VECTOR (18 downto 0) := "0011111111111111111";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv19_1FFF7 : STD_LOGIC_VECTOR (18 downto 0) := "0011111111111110111";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv12_801 : STD_LOGIC_VECTOR (11 downto 0) := "100000000001";
    constant ap_const_lv17_8000 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv14_1000 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv23_AAA : STD_LOGIC_VECTOR (22 downto 0) := "00000000000101010101010";
    constant ap_const_lv35_10E69 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000010000111001101001";
    constant ap_const_lv29_6F8 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000011011111000";
    constant ap_const_lv30_92B : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000100100101011";
    constant ap_const_lv30_B78 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000101101111000";
    constant ap_const_lv30_E71 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000111001110001";
    constant ap_const_lv35_15555 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000010101010101010101";
    constant ap_const_lv30_6F8 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000011011111000";
    constant ap_const_lv31_92B : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000100100101011";
    constant ap_const_lv31_B78 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000101101111000";
    constant ap_const_lv31_E71 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000111001110001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln560_fu_1344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal bx_o_V_1_ack_in : STD_LOGIC;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bx_o_V_1_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal bx_o_V_1_vld_reg : STD_LOGIC := '0';
    signal bx_o_V_1_vld_in : STD_LOGIC;
    signal LUT_drinv_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal LUT_drinv_V_ce0 : STD_LOGIC;
    signal LUT_drinv_V_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal do_init_reg_926 : STD_LOGIC_VECTOR (0 downto 0);
    signal bx_V8_rewind_reg_942 : STD_LOGIC_VECTOR (2 downto 0);
    signal iSP_V7_reg_956 : STD_LOGIC_VECTOR (6 downto 0);
    signal bx_V8_phi_reg_970 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter10_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter11_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter12_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter13_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter14_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter15_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter16_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter17_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter18_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter19_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V8_phi_reg_970_pp0_iter20_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_36_reg_984 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_95_reg_998 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_44_reg_1012 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_53_reg_1026 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_62_reg_1040 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_71_reg_1054 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln209_fu_1214_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_4349_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_4358 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln891_fu_1250_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln891_reg_4365 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln891_1_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_reg_4370 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_1_fu_1276_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln701_1_reg_4375 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln209_2_fu_1282_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_2_reg_4380 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_3_fu_1290_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_3_reg_4386 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_4_fu_1298_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_4_reg_4391 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_4_reg_4391_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_5_fu_1306_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_5_reg_4397 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_5_reg_4397_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_fu_1314_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_reg_4402 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_reg_4402_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_6_reg_4402_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_fu_1322_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_reg_4407 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_reg_4407_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_7_reg_4407_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_fu_1330_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4412 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4412_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4412_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln209_8_reg_4412_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal iSP_V_fu_1338_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal iSP_V_reg_4418 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln560_reg_4423 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_4423_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_3_fu_1418_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln891_3_reg_4427 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln891_2_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_2_reg_4432 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_6_fu_1455_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_6_reg_4438 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_7_fu_1510_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln891_7_reg_4444 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln891_4_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_4_reg_4450 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_10_fu_1547_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_10_reg_4456 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_11_fu_1590_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln891_11_reg_4463 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln891_6_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_6_reg_4468 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_8_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_8_reg_4474 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln701_fu_1643_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln701_reg_4479 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln891_15_fu_1673_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln891_15_reg_4485 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln891_15_reg_4485_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln571_fu_1704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln571_reg_4490_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1730_p11 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter7_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter8_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter19_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_7_reg_4539_pp0_iter20_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_15_fu_1803_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_15_reg_4554 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_4559 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4559_pp0_iter9_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4559_pp0_iter10_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4559_pp0_iter11_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4559_pp0_iter12_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4559_pp0_iter13_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4559_pp0_iter14_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_reg_4559_pp0_iter15_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_17_fu_1849_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_17_reg_4564 : STD_LOGIC_VECTOR (7 downto 0);
    signal dphi_V_fu_1875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dphi_V_reg_4569 : STD_LOGIC_VECTOR (15 downto 0);
    signal dphi_V_reg_4569_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_4579 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1354_1_reg_4584_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal r1abs_V_fu_1923_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4590 : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4590_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4590_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4590_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r1abs_V_reg_4590_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r2abs_V_fu_1932_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r2abs_V_reg_4597 : STD_LOGIC_VECTOR (10 downto 0);
    signal r2abs_V_reg_4597_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal drinv_V_reg_4603 : STD_LOGIC_VECTOR (16 downto 0);
    signal dz_V_fu_1938_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal dz_V_reg_4609 : STD_LOGIC_VECTOR (10 downto 0);
    signal delta0_V_reg_4614 : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4614_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4614_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4614_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal delta0_V_reg_4614_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1_reg_4621 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1503_1_reg_4626 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4626_pp0_iter11_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4626_pp0_iter12_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4626_pp0_iter13_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_1_reg_4626_pp0_iter14_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4632 : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4632_pp0_iter11_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4632_pp0_iter12_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal x2_V_reg_4632_pp0_iter13_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1503_2_reg_4638 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_2_reg_4638_pp0_iter12_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_2_reg_4638_pp0_iter13_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_2_reg_4638_pp0_iter14_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1503_3_reg_4644 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_4649 : STD_LOGIC_VECTOR (14 downto 0);
    signal a2a_V_reg_4654 : STD_LOGIC_VECTOR (17 downto 0);
    signal x6a_V_reg_4659 : STD_LOGIC_VECTOR (17 downto 0);
    signal a2b_V_reg_4664 : STD_LOGIC_VECTOR (17 downto 0);
    signal x6b_V_reg_4669 : STD_LOGIC_VECTOR (17 downto 0);
    signal a2n_V_fu_2112_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal a2n_V_reg_4674 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1503_s_reg_4680 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_reg_4686 : STD_LOGIC_VECTOR (15 downto 0);
    signal z0a_V_reg_4691 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1503_5_reg_4696 : STD_LOGIC_VECTOR (16 downto 0);
    signal x1_1_V_reg_4701 : STD_LOGIC_VECTOR (17 downto 0);
    signal x1_2_V_reg_4706 : STD_LOGIC_VECTOR (17 downto 0);
    signal x1_3_V_reg_4711 : STD_LOGIC_VECTOR (17 downto 0);
    signal rinv_final_V_reg_4716 : STD_LOGIC_VECTOR (14 downto 0);
    signal phi0a_V_reg_4722 : STD_LOGIC_VECTOR (17 downto 0);
    signal t_V_reg_4727 : STD_LOGIC_VECTOR (17 downto 0);
    signal t_V_reg_4727_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal t_V_reg_4727_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln4_reg_4733 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4733_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4733_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4733_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4733_pp0_iter19_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln4_reg_4733_pp0_iter20_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1503_7_reg_4739 : STD_LOGIC_VECTOR (15 downto 0);
    signal x8_0_V_reg_4744 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_0_V_reg_4744_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_0_V_reg_4744_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_0_V_reg_4744_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4750 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4750_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4750_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_1_V_reg_4750_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4756 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4756_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4756_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_V_reg_4756_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4762 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4762_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4762_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_V_reg_4762_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln6_reg_4768 : STD_LOGIC_VECTOR (15 downto 0);
    signal v2_V_17_reg_4773 : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4773_pp0_iter16_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4773_pp0_iter17_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4773_pp0_iter18_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4773_pp0_iter19_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_17_reg_4773_pp0_iter20_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal phi0_V_reg_4779 : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4779_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4779_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4779_pp0_iter19_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal phi0_V_reg_4779_pp0_iter20_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal z0_V_fu_2379_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4786 : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4786_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4786_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal z0_V_reg_4786_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_4_reg_4791 : STD_LOGIC_VECTOR (11 downto 0);
    signal x12_0_V_reg_4796 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12_1_V_reg_4801 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12_2_V_reg_4806 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12_3_V_reg_4811 : STD_LOGIC_VECTOR (17 downto 0);
    signal v2_V_19_reg_4816 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4816_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4816_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4816_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_19_reg_4816_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln314_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_4824 : STD_LOGIC_VECTOR (0 downto 0);
    signal x12A_0_V_reg_4829 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_1_V_reg_4834 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_2_V_reg_4839 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_3_V_reg_4844 : STD_LOGIC_VECTOR (17 downto 0);
    signal success_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4849 : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4849_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4849_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal success_reg_4849_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_reg_4856 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_reg_4856_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_reg_4856_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_reg_4856_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1503_6_reg_4861 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_8_reg_4866 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_9_reg_4871 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_10_reg_4876 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1503_11_reg_4881 : STD_LOGIC_VECTOR (16 downto 0);
    signal x11_1_V_reg_4886 : STD_LOGIC_VECTOR (17 downto 0);
    signal x11_2_V_reg_4891 : STD_LOGIC_VECTOR (17 downto 0);
    signal x11_3_V_reg_4896 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_0_V_reg_4901 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_1_V_reg_4906 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_2_V_reg_4911 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_3_V_reg_4916 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_16_reg_4921 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_reg_4926 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_18_reg_4931 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_reg_4936 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln281_fu_3249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_4941 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln283_fu_3265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln283_reg_4946 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln285_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln285_reg_4951 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln287_fu_3277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln287_reg_4956 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln287_1_fu_3345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln287_1_reg_4961 : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_23_reg_4967 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln287_2_fu_3389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln287_2_reg_4973 : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_24_reg_4978 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln287_3_fu_3433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln287_3_reg_4984 : STD_LOGIC_VECTOR (0 downto 0);
    signal v2_V_25_reg_4989 : STD_LOGIC_VECTOR (7 downto 0);
    signal v2_V_21_fu_3449_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_21_reg_4995 : STD_LOGIC_VECTOR (13 downto 0);
    signal v2_V_20_fu_3457_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal v2_V_20_reg_5001 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_reg_5006 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_5011 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_5016 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_5021 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln879_1_fu_3531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_5026 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_3555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_5031 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_10_fu_3567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_10_reg_5036 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_fu_3591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_reg_5041 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_15_fu_3603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_15_reg_5046 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_phi_mux_do_init_phi_fu_930_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_bx_V8_rewind_phi_fu_946_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_iSP_V7_phi_fu_960_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_bx_V8_phi_phi_fu_975_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_t_V_3_phi_fu_1201_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_9_phi_fu_1189_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_4_phi_fu_1176_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_5_phi_fu_1163_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_6_phi_fu_1150_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_t_V_7_phi_fu_1137_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_npar_1_phi_fu_1071_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal npar_V_fu_3662_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_npar_1_reg_1068 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1078 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_ps_13_V_fu_3808_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln360_1_fu_3802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_success_assign_phi_fu_1094_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_success_assign_reg_1091 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_2s_1_V_fu_3859_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln360_3_fu_3853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_2s_5_V_fu_3919_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln360_5_fu_3914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nproj_barrel_2s_9_V_fu_3979_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln360_7_fu_3974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_7_reg_1133 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_6_reg_1146 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_5_reg_1159 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_4_reg_1172 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_9_reg_1185 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln507_fu_4004_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_reg_pp0_iter21_t_V_3_reg_1197 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln42_fu_1717_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_1_fu_1775_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_2_fu_1788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_1895_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_fu_3677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_1_fu_3822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_2_fu_3873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_3_fu_3933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_4_fu_3993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln209_fu_1218_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln738_fu_1210_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln701_fu_1232_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln701_fu_1236_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln891_fu_1242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln209_1_fu_1254_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln891_1_fu_1262_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln701_1_fu_1272_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln891_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln891_fu_1355_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln700_fu_1359_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln891_2_fu_1378_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln891_2_fu_1388_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln891_1_fu_1384_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln701_2_fu_1397_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_1_fu_1370_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln891_2_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_1_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_1406_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln701_2_fu_1400_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln891_4_fu_1426_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln891_4_fu_1434_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln891_3_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_3_fu_1443_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln891_3_fu_1463_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln700_1_fu_1466_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln891_5_fu_1482_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln891_2_fu_1479_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln701_3_fu_1490_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_5_fu_1472_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_4_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_3_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_2_fu_1499_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln701_4_fu_1493_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_8_fu_1518_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_6_fu_1526_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln891_5_fu_1529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_5_fu_1535_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln700_3_fu_1555_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln891_7_fu_1566_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_9_fu_1560_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_6_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln891_5_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_4_fu_1579_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln701_6_fu_1574_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_12_fu_1598_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_9_fu_1605_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln891_7_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln701_7_fu_1614_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln891_14_fu_1626_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_10_fu_1634_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln891_8_fu_1647_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_5_fu_1650_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln891_13_fu_1656_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln891_7_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_6_fu_1663_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln891_fu_1681_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln891_9_fu_1698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln891_1_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln891_16_fu_1685_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_fu_1710_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal v1_V_fu_1753_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_1767_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_18_fu_1763_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_1780_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_1793_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_1811_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_1839_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_fu_1857_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_1821_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln3_fu_1867_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_1881_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_fu_1885_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_26_fu_1889_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln68_fu_1920_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln68_1_fu_1929_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal delta0_tmp_V_fu_4014_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_4022_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_32_fu_4031_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_27_fu_4038_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_28_fu_4045_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_30_fu_4052_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal a2a_tmp_V_fu_4059_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal x6a_tmp_V_fu_4066_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal a2b_tmp_V_fu_4073_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x6b_tmp_V_fu_4080_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln68_10_fu_2089_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal a2_tmp_V_fu_2092_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_s_fu_2098_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal a2_V_fu_2108_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_15_fu_2118_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal x6m_tmp_V_fu_2121_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal z0a_tmp_V_fu_4087_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_33_fu_4094_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_35_fu_4101_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_37_fu_4108_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_39_fu_4115_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal rinv_tmp_V_fu_4122_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal phi0a_tmp_V_fu_4131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_tmp_V_fu_4138_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal z0b_tmp_V_fu_4146_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x8_0_tmp_V_fu_4153_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_1_tmp_V_fu_4160_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_2_tmp_V_fu_4167_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_3_tmp_V_fu_4174_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_16_fu_2342_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_1_fu_2353_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_fu_2349_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_31_fu_2356_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_4_fu_2372_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_34_fu_4181_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_36_fu_4188_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_38_fu_4195_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_40_fu_4202_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal der_phiL_V_fu_2442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln314_cast_fu_2457_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal abscond678_i_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg677_i_fu_2460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal abs679_i_fu_2471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_2485_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1353_1_fu_2488_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_8_fu_2492_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal x12A_0_tmp_V_fu_4209_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x12A_1_tmp_V_fu_4216_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x12A_2_tmp_V_fu_4223_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x12A_3_tmp_V_fu_4230_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal z0_final_V_fu_2498_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln316_cast_fu_2556_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_fu_2572_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal neg680_i_fu_2560_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal abscond681_i_fu_2566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln316_fu_2582_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_38_fu_2586_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_fu_2596_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_14_fu_2610_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_7_fu_2617_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_7_fu_2620_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_45_fu_2624_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln316_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_fu_2636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_1_fu_2647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln321_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x20_0_tmp_V_fu_4237_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x20_1_tmp_V_fu_4244_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x20_2_tmp_V_fu_4251_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal x20_3_tmp_V_fu_4258_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_41_fu_4265_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_42_fu_4272_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_43_fu_4279_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_44_fu_4286_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x10_0_V_fu_2759_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_0_tmp_V_fu_4293_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x10_1_V_fu_2780_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_1_tmp_V_fu_4300_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x10_2_V_fu_2801_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_2_tmp_V_fu_4307_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x10_3_V_fu_2822_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_3_tmp_V_fu_4314_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal x23_0_tmp_V_fu_4321_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_1_tmp_V_fu_4328_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_2_tmp_V_fu_4335_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_3_tmp_V_fu_4342_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln1503_4_fu_2907_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_fu_2914_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_fu_2917_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_12_fu_2923_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1503_1_fu_2941_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_1_fu_2944_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_fu_2950_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1503_2_fu_2968_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_2_fu_2971_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_14_fu_2977_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1503_3_fu_2995_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1503_3_fu_2998_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_15_fu_3004_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_fu_3022_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_6_fu_3029_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln68_36_fu_3033_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_0_tmp_V_fu_3036_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_12_fu_3042_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1353_2_fu_3052_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_18_fu_3056_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_11_fu_3072_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_7_fu_3079_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_1_tmp_V_fu_3083_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_13_fu_3089_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln5_fu_3099_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_20_fu_3109_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_12_fu_3131_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_8_fu_3138_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_2_tmp_V_fu_3142_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_14_fu_3148_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1353_1_fu_3158_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_22_fu_3168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_13_fu_3190_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1503_9_fu_3197_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zL_3_tmp_V_fu_3201_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1503_15_fu_3207_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1353_2_fu_3217_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_24_fu_3227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zL_0_final_V_fu_3062_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_fu_3255_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_6_fu_2933_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zL_1_final_V_fu_3121_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_21_fu_3305_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_7_fu_2960_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln283_1_fu_3315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln285_1_fu_3321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_1_fu_3299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln287_1_fu_3327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln287_2_fu_3339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln287_fu_3333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1353_2_fu_3115_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zL_2_final_V_fu_3180_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_3367_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_8_fu_2987_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1353_3_fu_3174_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zL_3_final_V_fu_3239_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_fu_3411_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_9_fu_3014_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1353_4_fu_3233_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln891_10_fu_3293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3283_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln341_fu_3497_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_3513_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1503_1_fu_3523_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_3537_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1503_2_fu_3547_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln283_2_fu_3377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln285_2_fu_3383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_9_fu_3561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_2_fu_3361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_3573_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1503_3_fu_3583_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln283_3_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln285_3_fu_3427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_14_fu_3597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_3_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_3609_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1353_fu_3612_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1353_1_fu_3622_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_fu_3616_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal t_final_V_fu_3627_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_10_fu_3647_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_24_fu_3669_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal der_zL_final_V_fu_3637_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal v2_V_22_fu_3696_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_28_fu_3759_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln_fu_3768_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln360_fu_3782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln343_fu_3754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_3776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_4_fu_3791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_6_fu_3797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_2_fu_3786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_3815_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln341_1_fu_3827_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_3832_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln360_8_fu_3848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln343_1_fu_3842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_3866_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln341_2_fu_3878_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_3883_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln343_2_fu_3893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_12_fu_3903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_11_fu_3899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_13_fu_3908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_3926_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln341_3_fu_3938_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_3943_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln343_3_fu_3953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_17_fu_3963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_16_fu_3959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_18_fu_3968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_3986_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trackletIndex_V_fu_3998_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal delta0_tmp_V_fu_4014_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_4022_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_4022_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4022_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_32_fu_4031_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_27_fu_4038_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_28_fu_4045_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln215_fu_1999_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_28_fu_4045_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_30_fu_4052_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_30_fu_4052_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal a2a_tmp_V_fu_4059_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln68_4_fu_2041_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal x6a_tmp_V_fu_4066_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal a2b_tmp_V_fu_4073_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x6b_tmp_V_fu_4080_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal z0a_tmp_V_fu_4087_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_33_fu_4094_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_35_fu_4101_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_35_fu_4101_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_2_fu_2162_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_37_fu_4108_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_37_fu_4108_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_39_fu_4115_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_39_fu_4115_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal t_tmp_V_fu_4138_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal x8_0_tmp_V_fu_4153_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln68_18_fu_2276_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal x8_1_tmp_V_fu_4160_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_2_tmp_V_fu_4167_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x8_3_tmp_V_fu_4174_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_34_fu_4181_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_8_fu_2394_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_34_fu_4181_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_36_fu_4188_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_9_fu_2406_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_36_fu_4188_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_38_fu_4195_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_10_fu_2418_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_38_fu_4195_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_40_fu_4202_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_11_fu_2430_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_40_fu_4202_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_0_tmp_V_fu_4209_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_1_tmp_V_fu_4216_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_2_tmp_V_fu_4223_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x12A_3_tmp_V_fu_4230_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_0_tmp_V_fu_4237_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_1_tmp_V_fu_4244_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_2_tmp_V_fu_4251_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal x20_3_tmp_V_fu_4258_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_41_fu_4265_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_42_fu_4272_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_42_fu_4272_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_6_fu_2717_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_43_fu_4279_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_43_fu_4279_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_44_fu_4286_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_44_fu_4286_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal x22_0_tmp_V_fu_4293_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_1_tmp_V_fu_4300_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_2_tmp_V_fu_4307_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x22_3_tmp_V_fu_4314_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_0_tmp_V_fu_4321_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_1_tmp_V_fu_4328_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_2_tmp_V_fu_4335_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal x23_3_tmp_V_fu_4342_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to20 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal delta0_tmp_V_fu_4014_p00 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_4022_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4022_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_27_fu_4038_p10 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_28_fu_4045_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_30_fu_4052_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_32_fu_4031_p00 : STD_LOGIC_VECTOR (27 downto 0);
    signal t_tmp_V_fu_4138_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal x22_0_tmp_V_fu_4293_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x22_1_tmp_V_fu_4300_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x22_2_tmp_V_fu_4307_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x22_3_tmp_V_fu_4314_p00 : STD_LOGIC_VECTOR (32 downto 0);
    signal x23_0_tmp_V_fu_4321_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_1_tmp_V_fu_4328_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_2_tmp_V_fu_4335_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal x23_3_tmp_V_fu_4342_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal z0a_tmp_V_fu_4087_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_condition_843 : BOOLEAN;
    signal ap_condition_65 : BOOLEAN;

    component TrackletCalculator_L1L2F_mux_94_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (13 downto 0);
        din4 : IN STD_LOGIC_VECTOR (13 downto 0);
        din5 : IN STD_LOGIC_VECTOR (13 downto 0);
        din6 : IN STD_LOGIC_VECTOR (13 downto 0);
        din7 : IN STD_LOGIC_VECTOR (13 downto 0);
        din8 : IN STD_LOGIC_VECTOR (13 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component TrackletCalculator_L1L2F_LUT_drinv_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    LUT_drinv_V_U : component TrackletCalculator_L1L2F_LUT_drinv_V
    generic map (
        DataWidth => 17,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_drinv_V_address0,
        ce0 => LUT_drinv_V_ce0,
        q0 => LUT_drinv_V_q0);

    TrackletCalculator_L1L2F_mux_94_14_1_1_U1 : component TrackletCalculator_L1L2F_mux_94_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 4,
        dout_WIDTH => 14)
    port map (
        din0 => stubPairs_0_dataarray_data_V_q0,
        din1 => stubPairs_1_dataarray_data_V_q0,
        din2 => stubPairs_2_dataarray_data_V_q0,
        din3 => stubPairs_3_dataarray_data_V_q0,
        din4 => stubPairs_4_dataarray_data_V_q0,
        din5 => stubPairs_5_dataarray_data_V_q0,
        din6 => stubPairs_6_dataarray_data_V_q0,
        din7 => stubPairs_7_dataarray_data_V_q0,
        din8 => stubPairs_8_dataarray_data_V_q0,
        din9 => select_ln891_15_reg_4485_pp0_iter5_reg,
        dout => p_Val2_7_fu_1730_p11);

    TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1_U2 : component TrackletCalculator_L1L2F_mul_mul_17ns_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => delta0_tmp_V_fu_4014_p0,
        din1 => dphi_V_reg_4569_pp0_iter9_reg,
        dout => delta0_tmp_V_fu_4014_p2);

    TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1_U3 : component TrackletCalculator_L1L2F_am_addmul_11ns_10ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 10,
        din2_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => grp_fu_4022_p0,
        din1 => grp_fu_4022_p1,
        din2 => grp_fu_4022_p2,
        dout => grp_fu_4022_p3);

    TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1_U4 : component TrackletCalculator_L1L2F_mul_mul_17ns_11s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 11,
        dout_WIDTH => 28)
    port map (
        din0 => ret_V_32_fu_4031_p0,
        din1 => dz_V_reg_4609,
        dout => ret_V_32_fu_4031_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1_U5 : component TrackletCalculator_L1L2F_mul_mul_18s_10ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        dout_WIDTH => 28)
    port map (
        din0 => delta0_V_reg_4614,
        din1 => ret_V_27_fu_4038_p1,
        dout => ret_V_27_fu_4038_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U6 : component TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        dout_WIDTH => 29)
    port map (
        din0 => ret_V_28_fu_4045_p0,
        din1 => ret_V_28_fu_4045_p1,
        dout => ret_V_28_fu_4045_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1_U7 : component TrackletCalculator_L1L2F_mul_mul_18s_11ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        dout_WIDTH => 29)
    port map (
        din0 => ret_V_30_fu_4052_p0,
        din1 => ret_V_30_fu_4052_p1,
        dout => ret_V_30_fu_4052_p2);

    TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1_U8 : component TrackletCalculator_L1L2F_mul_mul_15s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => trunc_ln1503_2_reg_4638,
        din1 => a2a_tmp_V_fu_4059_p1,
        dout => a2a_tmp_V_fu_4059_p2);

    TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1_U9 : component TrackletCalculator_L1L2F_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => x6a_tmp_V_fu_4066_p0,
        din1 => tmp_10_reg_4649,
        dout => x6a_tmp_V_fu_4066_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U10 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => a2b_tmp_V_fu_4073_p0,
        din1 => a2a_V_reg_4654,
        dout => a2b_tmp_V_fu_4073_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U11 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x6b_tmp_V_fu_4080_p0,
        din1 => x6a_V_reg_4659,
        dout => x6b_tmp_V_fu_4080_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1_U12 : component TrackletCalculator_L1L2F_mul_mul_17s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => trunc_ln1503_1_reg_4626_pp0_iter13_reg,
        din1 => z0a_tmp_V_fu_4087_p1,
        dout => z0a_tmp_V_fu_4087_p2);

    TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1_U13 : component TrackletCalculator_L1L2F_mul_mul_12ns_17s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 17,
        dout_WIDTH => 29)
    port map (
        din0 => ret_V_33_fu_4094_p0,
        din1 => x2_V_reg_4632_pp0_iter13_reg,
        dout => ret_V_33_fu_4094_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U14 : component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_35_fu_4101_p0,
        din1 => ret_V_35_fu_4101_p1,
        dout => ret_V_35_fu_4101_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U15 : component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_37_fu_4108_p0,
        din1 => ret_V_37_fu_4108_p1,
        dout => ret_V_37_fu_4108_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1_U16 : component TrackletCalculator_L1L2F_mul_mul_13ns_17s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 17,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_39_fu_4115_p0,
        din1 => ret_V_39_fu_4115_p1,
        dout => ret_V_39_fu_4115_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1_U17 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        din0 => a2n_V_reg_4674,
        din1 => delta0_V_reg_4614_pp0_iter14_reg,
        dout => rinv_tmp_V_fu_4122_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1_U18 : component TrackletCalculator_L1L2F_mul_mul_17s_15s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 15,
        dout_WIDTH => 32)
    port map (
        din0 => trunc_ln1503_s_reg_4680,
        din1 => trunc_ln1503_2_reg_4638_pp0_iter14_reg,
        dout => phi0a_tmp_V_fu_4131_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1_U19 : component TrackletCalculator_L1L2F_mul_mul_17s_16ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => trunc_ln1503_1_reg_4626_pp0_iter14_reg,
        din1 => t_tmp_V_fu_4138_p1,
        dout => t_tmp_V_fu_4138_p2);

    TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1_U20 : component TrackletCalculator_L1L2F_mul_mul_17s_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => trunc_ln1503_s_reg_4680,
        din1 => z0a_V_reg_4691,
        dout => z0b_tmp_V_fu_4146_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1_U21 : component TrackletCalculator_L1L2F_mul_mul_18s_17s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 33)
    port map (
        din0 => x8_0_tmp_V_fu_4153_p0,
        din1 => trunc_ln1503_5_reg_4696,
        dout => x8_0_tmp_V_fu_4153_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U22 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x8_1_tmp_V_fu_4160_p0,
        din1 => x1_1_V_reg_4701,
        dout => x8_1_tmp_V_fu_4160_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U23 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x8_2_tmp_V_fu_4167_p0,
        din1 => x1_2_V_reg_4706,
        dout => x8_2_tmp_V_fu_4167_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1_U24 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x8_3_tmp_V_fu_4174_p0,
        din1 => x1_3_V_reg_4711,
        dout => x8_3_tmp_V_fu_4174_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U25 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_34_fu_4181_p0,
        din1 => ret_V_34_fu_4181_p1,
        dout => ret_V_34_fu_4181_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U26 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_36_fu_4188_p0,
        din1 => ret_V_36_fu_4188_p1,
        dout => ret_V_36_fu_4188_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U27 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_38_fu_4195_p0,
        din1 => ret_V_38_fu_4195_p1,
        dout => ret_V_38_fu_4195_p2);

    TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1_U28 : component TrackletCalculator_L1L2F_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_40_fu_4202_p0,
        din1 => ret_V_40_fu_4202_p1,
        dout => ret_V_40_fu_4202_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U29 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_0_tmp_V_fu_4209_p0,
        din1 => x12_0_V_reg_4796,
        dout => x12A_0_tmp_V_fu_4209_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U30 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_1_tmp_V_fu_4216_p0,
        din1 => x12_1_V_reg_4801,
        dout => x12A_1_tmp_V_fu_4216_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U31 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_2_tmp_V_fu_4223_p0,
        din1 => x12_2_V_reg_4806,
        dout => x12A_2_tmp_V_fu_4223_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U32 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x12A_3_tmp_V_fu_4230_p0,
        din1 => x12_3_V_reg_4811,
        dout => x12A_3_tmp_V_fu_4230_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U33 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_0_tmp_V_fu_4237_p0,
        din1 => x12A_0_V_reg_4829,
        dout => x20_0_tmp_V_fu_4237_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U34 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_1_tmp_V_fu_4244_p0,
        din1 => x12A_1_V_reg_4834,
        dout => x20_1_tmp_V_fu_4244_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U35 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_2_tmp_V_fu_4251_p0,
        din1 => x12A_2_V_reg_4839,
        dout => x20_2_tmp_V_fu_4251_p2);

    TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1_U36 : component TrackletCalculator_L1L2F_mul_mul_18ns_18s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        din0 => x20_3_tmp_V_fu_4258_p0,
        din1 => x12A_3_V_reg_4844,
        dout => x20_3_tmp_V_fu_4258_p2);

    TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1_U37 : component TrackletCalculator_L1L2F_mul_mul_12ns_18s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 18,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_41_fu_4265_p0,
        din1 => t_V_reg_4727_pp0_iter17_reg,
        dout => ret_V_41_fu_4265_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U38 : component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => ret_V_42_fu_4272_p0,
        din1 => ret_V_42_fu_4272_p1,
        dout => ret_V_42_fu_4272_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U39 : component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => ret_V_43_fu_4279_p0,
        din1 => ret_V_43_fu_4279_p1,
        dout => ret_V_43_fu_4279_p2);

    TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1_U40 : component TrackletCalculator_L1L2F_mul_mul_13ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => ret_V_44_fu_4286_p0,
        din1 => ret_V_44_fu_4286_p1,
        dout => ret_V_44_fu_4286_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U41 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_0_tmp_V_fu_4293_p0,
        din1 => x8_0_V_reg_4744_pp0_iter18_reg,
        dout => x22_0_tmp_V_fu_4293_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U42 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_1_tmp_V_fu_4300_p0,
        din1 => x8_1_V_reg_4750_pp0_iter18_reg,
        dout => x22_1_tmp_V_fu_4300_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U43 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_2_tmp_V_fu_4307_p0,
        din1 => x8_2_V_reg_4756_pp0_iter18_reg,
        dout => x22_2_tmp_V_fu_4307_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1_U44 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 33)
    port map (
        din0 => x22_3_tmp_V_fu_4314_p0,
        din1 => x8_3_V_reg_4762_pp0_iter18_reg,
        dout => x22_3_tmp_V_fu_4314_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1_U45 : component TrackletCalculator_L1L2F_mul_mul_16ns_17s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 17,
        dout_WIDTH => 31)
    port map (
        din0 => x23_0_tmp_V_fu_4321_p0,
        din1 => trunc_ln1503_11_reg_4881,
        dout => x23_0_tmp_V_fu_4321_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U46 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => x23_1_tmp_V_fu_4328_p0,
        din1 => x11_1_V_reg_4886,
        dout => x23_1_tmp_V_fu_4328_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U47 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => x23_2_tmp_V_fu_4335_p0,
        din1 => x11_2_V_reg_4891,
        dout => x23_2_tmp_V_fu_4335_p2);

    TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1_U48 : component TrackletCalculator_L1L2F_mul_mul_16ns_18s_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 31)
    port map (
        din0 => x23_3_tmp_V_fu_4342_p0,
        din1 => x11_3_V_reg_4896,
        dout => x23_3_tmp_V_fu_4342_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    bx_V8_phi_reg_970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_65)) then
                if ((ap_phi_mux_do_init_phi_fu_930_p6 = ap_const_lv1_0)) then 
                    bx_V8_phi_reg_970 <= ap_phi_mux_bx_V8_rewind_phi_fu_946_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_930_p6 = ap_const_lv1_1)) then 
                    bx_V8_phi_reg_970 <= bx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    bx_V8_phi_reg_970 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970;
                end if;
            end if; 
        end if;
    end process;

    bx_o_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_1;
            elsif (((bx_o_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    do_init_reg_926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_926 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_926 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    iSP_V7_reg_956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                iSP_V7_reg_956 <= iSP_V_reg_4418;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                iSP_V7_reg_956 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_36_reg_984_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_36_reg_984 <= ap_phi_mux_t_V_3_phi_fu_1201_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_36_reg_984 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_44_reg_1012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_44_reg_1012 <= ap_phi_mux_t_V_4_phi_fu_1176_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_44_reg_1012 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_53_reg_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_53_reg_1026 <= ap_phi_mux_t_V_5_phi_fu_1163_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_53_reg_1026 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_62_reg_1040_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_62_reg_1040 <= ap_phi_mux_t_V_6_phi_fu_1150_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_62_reg_1040 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_71_reg_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_71_reg_1054 <= ap_phi_mux_t_V_7_phi_fu_1137_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_71_reg_1054 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    t_V_95_reg_998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
                t_V_95_reg_998 <= ap_phi_mux_t_V_9_phi_fu_1189_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_V_95_reg_998 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter11_reg = ap_const_lv1_0))) then
                a2a_V_reg_4654 <= a2a_tmp_V_fu_4059_p2(29 downto 12);
                x6a_V_reg_4659 <= x6a_tmp_V_fu_4066_p2(29 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter12_reg = ap_const_lv1_0))) then
                a2b_V_reg_4664 <= a2b_tmp_V_fu_4073_p2(34 downto 17);
                x6b_V_reg_4669 <= x6b_tmp_V_fu_4080_p2(34 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter13_reg = ap_const_lv1_0))) then
                a2n_V_reg_4674 <= a2n_V_fu_2112_p2;
                tmp_11_reg_4686 <= a2_tmp_V_fu_2092_p2(20 downto 5);
                trunc_ln1503_5_reg_4696 <= ret_V_33_fu_4094_p2(28 downto 12);
                trunc_ln1503_s_reg_4680 <= x6m_tmp_V_fu_2121_p2(21 downto 5);
                x1_1_V_reg_4701 <= ret_V_35_fu_4101_p2(29 downto 12);
                x1_2_V_reg_4706 <= ret_V_37_fu_4108_p2(29 downto 12);
                x1_3_V_reg_4711 <= ret_V_39_fu_4115_p2(29 downto 12);
                z0a_V_reg_4691 <= z0a_tmp_V_fu_4087_p2(25 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter19_reg = ap_const_lv1_0))) then
                and_ln287_1_reg_4961 <= and_ln287_1_fu_3345_p2;
                and_ln360_10_reg_5036 <= and_ln360_10_fu_3567_p2;
                and_ln360_15_reg_5046 <= and_ln360_15_fu_3603_p2;
                icmp_ln281_reg_4941 <= icmp_ln281_fu_3249_p2;
                icmp_ln283_reg_4946 <= icmp_ln283_fu_3265_p2;
                icmp_ln285_reg_4951 <= icmp_ln285_fu_3271_p2;
                icmp_ln287_2_reg_4973 <= icmp_ln287_2_fu_3389_p2;
                icmp_ln287_3_reg_4984 <= icmp_ln287_3_fu_3433_p2;
                icmp_ln287_reg_4956 <= icmp_ln287_fu_3277_p2;
                icmp_ln879_1_reg_5026 <= icmp_ln879_1_fu_3531_p2;
                icmp_ln879_2_reg_5031 <= icmp_ln879_2_fu_3555_p2;
                icmp_ln879_3_reg_5041 <= icmp_ln879_3_fu_3591_p2;
                tmp_25_reg_5006 <= sub_ln1503_1_fu_2944_p2(16 downto 1);
                tmp_26_reg_5011 <= sub_ln1503_2_fu_2971_p2(16 downto 1);
                tmp_27_reg_5016 <= sub_ln1503_3_fu_2998_p2(16 downto 1);
                v2_V_20_reg_5001 <= ret_V_18_fu_3056_p2(12 downto 1);
                v2_V_21_reg_4995 <= v2_V_21_fu_3449_p3;
                v2_V_23_reg_4967 <= add_ln1353_2_fu_3115_p2(12 downto 5);
                v2_V_24_reg_4978 <= add_ln1353_3_fu_3174_p2(12 downto 5);
                v2_V_25_reg_4989 <= add_ln1353_4_fu_3233_p2(12 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                bx_V8_phi_reg_970_pp0_iter10_reg <= bx_V8_phi_reg_970_pp0_iter9_reg;
                bx_V8_phi_reg_970_pp0_iter11_reg <= bx_V8_phi_reg_970_pp0_iter10_reg;
                bx_V8_phi_reg_970_pp0_iter12_reg <= bx_V8_phi_reg_970_pp0_iter11_reg;
                bx_V8_phi_reg_970_pp0_iter13_reg <= bx_V8_phi_reg_970_pp0_iter12_reg;
                bx_V8_phi_reg_970_pp0_iter14_reg <= bx_V8_phi_reg_970_pp0_iter13_reg;
                bx_V8_phi_reg_970_pp0_iter15_reg <= bx_V8_phi_reg_970_pp0_iter14_reg;
                bx_V8_phi_reg_970_pp0_iter16_reg <= bx_V8_phi_reg_970_pp0_iter15_reg;
                bx_V8_phi_reg_970_pp0_iter17_reg <= bx_V8_phi_reg_970_pp0_iter16_reg;
                bx_V8_phi_reg_970_pp0_iter18_reg <= bx_V8_phi_reg_970_pp0_iter17_reg;
                bx_V8_phi_reg_970_pp0_iter19_reg <= bx_V8_phi_reg_970_pp0_iter18_reg;
                bx_V8_phi_reg_970_pp0_iter20_reg <= bx_V8_phi_reg_970_pp0_iter19_reg;
                bx_V8_phi_reg_970_pp0_iter2_reg <= bx_V8_phi_reg_970_pp0_iter1_reg;
                bx_V8_phi_reg_970_pp0_iter3_reg <= bx_V8_phi_reg_970_pp0_iter2_reg;
                bx_V8_phi_reg_970_pp0_iter4_reg <= bx_V8_phi_reg_970_pp0_iter3_reg;
                bx_V8_phi_reg_970_pp0_iter5_reg <= bx_V8_phi_reg_970_pp0_iter4_reg;
                bx_V8_phi_reg_970_pp0_iter6_reg <= bx_V8_phi_reg_970_pp0_iter5_reg;
                bx_V8_phi_reg_970_pp0_iter7_reg <= bx_V8_phi_reg_970_pp0_iter6_reg;
                bx_V8_phi_reg_970_pp0_iter8_reg <= bx_V8_phi_reg_970_pp0_iter7_reg;
                bx_V8_phi_reg_970_pp0_iter9_reg <= bx_V8_phi_reg_970_pp0_iter8_reg;
                delta0_V_reg_4614_pp0_iter11_reg <= delta0_V_reg_4614;
                delta0_V_reg_4614_pp0_iter12_reg <= delta0_V_reg_4614_pp0_iter11_reg;
                delta0_V_reg_4614_pp0_iter13_reg <= delta0_V_reg_4614_pp0_iter12_reg;
                delta0_V_reg_4614_pp0_iter14_reg <= delta0_V_reg_4614_pp0_iter13_reg;
                    dphi_V_reg_4569_pp0_iter9_reg(15 downto 3) <= dphi_V_reg_4569(15 downto 3);
                icmp_ln560_reg_4423_pp0_iter10_reg <= icmp_ln560_reg_4423_pp0_iter9_reg;
                icmp_ln560_reg_4423_pp0_iter11_reg <= icmp_ln560_reg_4423_pp0_iter10_reg;
                icmp_ln560_reg_4423_pp0_iter12_reg <= icmp_ln560_reg_4423_pp0_iter11_reg;
                icmp_ln560_reg_4423_pp0_iter13_reg <= icmp_ln560_reg_4423_pp0_iter12_reg;
                icmp_ln560_reg_4423_pp0_iter14_reg <= icmp_ln560_reg_4423_pp0_iter13_reg;
                icmp_ln560_reg_4423_pp0_iter15_reg <= icmp_ln560_reg_4423_pp0_iter14_reg;
                icmp_ln560_reg_4423_pp0_iter16_reg <= icmp_ln560_reg_4423_pp0_iter15_reg;
                icmp_ln560_reg_4423_pp0_iter17_reg <= icmp_ln560_reg_4423_pp0_iter16_reg;
                icmp_ln560_reg_4423_pp0_iter18_reg <= icmp_ln560_reg_4423_pp0_iter17_reg;
                icmp_ln560_reg_4423_pp0_iter19_reg <= icmp_ln560_reg_4423_pp0_iter18_reg;
                icmp_ln560_reg_4423_pp0_iter20_reg <= icmp_ln560_reg_4423_pp0_iter19_reg;
                icmp_ln560_reg_4423_pp0_iter2_reg <= icmp_ln560_reg_4423_pp0_iter1_reg;
                icmp_ln560_reg_4423_pp0_iter3_reg <= icmp_ln560_reg_4423_pp0_iter2_reg;
                icmp_ln560_reg_4423_pp0_iter4_reg <= icmp_ln560_reg_4423_pp0_iter3_reg;
                icmp_ln560_reg_4423_pp0_iter5_reg <= icmp_ln560_reg_4423_pp0_iter4_reg;
                icmp_ln560_reg_4423_pp0_iter6_reg <= icmp_ln560_reg_4423_pp0_iter5_reg;
                icmp_ln560_reg_4423_pp0_iter7_reg <= icmp_ln560_reg_4423_pp0_iter6_reg;
                icmp_ln560_reg_4423_pp0_iter8_reg <= icmp_ln560_reg_4423_pp0_iter7_reg;
                icmp_ln560_reg_4423_pp0_iter9_reg <= icmp_ln560_reg_4423_pp0_iter8_reg;
                icmp_ln891_8_reg_4474 <= icmp_ln891_8_fu_1637_p2;
                or_ln571_reg_4490 <= or_ln571_fu_1704_p2;
                or_ln571_reg_4490_pp0_iter10_reg <= or_ln571_reg_4490_pp0_iter9_reg;
                or_ln571_reg_4490_pp0_iter11_reg <= or_ln571_reg_4490_pp0_iter10_reg;
                or_ln571_reg_4490_pp0_iter12_reg <= or_ln571_reg_4490_pp0_iter11_reg;
                or_ln571_reg_4490_pp0_iter13_reg <= or_ln571_reg_4490_pp0_iter12_reg;
                or_ln571_reg_4490_pp0_iter14_reg <= or_ln571_reg_4490_pp0_iter13_reg;
                or_ln571_reg_4490_pp0_iter15_reg <= or_ln571_reg_4490_pp0_iter14_reg;
                or_ln571_reg_4490_pp0_iter16_reg <= or_ln571_reg_4490_pp0_iter15_reg;
                or_ln571_reg_4490_pp0_iter17_reg <= or_ln571_reg_4490_pp0_iter16_reg;
                or_ln571_reg_4490_pp0_iter18_reg <= or_ln571_reg_4490_pp0_iter17_reg;
                or_ln571_reg_4490_pp0_iter19_reg <= or_ln571_reg_4490_pp0_iter18_reg;
                or_ln571_reg_4490_pp0_iter20_reg <= or_ln571_reg_4490_pp0_iter19_reg;
                or_ln571_reg_4490_pp0_iter5_reg <= or_ln571_reg_4490;
                or_ln571_reg_4490_pp0_iter6_reg <= or_ln571_reg_4490_pp0_iter5_reg;
                or_ln571_reg_4490_pp0_iter7_reg <= or_ln571_reg_4490_pp0_iter6_reg;
                or_ln571_reg_4490_pp0_iter8_reg <= or_ln571_reg_4490_pp0_iter7_reg;
                or_ln571_reg_4490_pp0_iter9_reg <= or_ln571_reg_4490_pp0_iter8_reg;
                or_ln891_4_reg_4450 <= or_ln891_4_fu_1541_p2;
                or_ln891_6_reg_4468 <= or_ln891_6_fu_1620_p2;
                p_Val2_7_reg_4539_pp0_iter10_reg <= p_Val2_7_reg_4539_pp0_iter9_reg;
                p_Val2_7_reg_4539_pp0_iter11_reg <= p_Val2_7_reg_4539_pp0_iter10_reg;
                p_Val2_7_reg_4539_pp0_iter12_reg <= p_Val2_7_reg_4539_pp0_iter11_reg;
                p_Val2_7_reg_4539_pp0_iter13_reg <= p_Val2_7_reg_4539_pp0_iter12_reg;
                p_Val2_7_reg_4539_pp0_iter14_reg <= p_Val2_7_reg_4539_pp0_iter13_reg;
                p_Val2_7_reg_4539_pp0_iter15_reg <= p_Val2_7_reg_4539_pp0_iter14_reg;
                p_Val2_7_reg_4539_pp0_iter16_reg <= p_Val2_7_reg_4539_pp0_iter15_reg;
                p_Val2_7_reg_4539_pp0_iter17_reg <= p_Val2_7_reg_4539_pp0_iter16_reg;
                p_Val2_7_reg_4539_pp0_iter18_reg <= p_Val2_7_reg_4539_pp0_iter17_reg;
                p_Val2_7_reg_4539_pp0_iter19_reg <= p_Val2_7_reg_4539_pp0_iter18_reg;
                p_Val2_7_reg_4539_pp0_iter20_reg <= p_Val2_7_reg_4539_pp0_iter19_reg;
                p_Val2_7_reg_4539_pp0_iter7_reg <= p_Val2_7_reg_4539;
                p_Val2_7_reg_4539_pp0_iter8_reg <= p_Val2_7_reg_4539_pp0_iter7_reg;
                p_Val2_7_reg_4539_pp0_iter9_reg <= p_Val2_7_reg_4539_pp0_iter8_reg;
                phi0_V_reg_4779_pp0_iter17_reg <= phi0_V_reg_4779;
                phi0_V_reg_4779_pp0_iter18_reg <= phi0_V_reg_4779_pp0_iter17_reg;
                phi0_V_reg_4779_pp0_iter19_reg <= phi0_V_reg_4779_pp0_iter18_reg;
                phi0_V_reg_4779_pp0_iter20_reg <= phi0_V_reg_4779_pp0_iter19_reg;
                    r1abs_V_reg_4590_pp0_iter10_reg(9 downto 1) <= r1abs_V_reg_4590(9 downto 1);
                    r1abs_V_reg_4590_pp0_iter11_reg(9 downto 1) <= r1abs_V_reg_4590_pp0_iter10_reg(9 downto 1);
                    r1abs_V_reg_4590_pp0_iter12_reg(9 downto 1) <= r1abs_V_reg_4590_pp0_iter11_reg(9 downto 1);
                    r1abs_V_reg_4590_pp0_iter13_reg(9 downto 1) <= r1abs_V_reg_4590_pp0_iter12_reg(9 downto 1);
                    r2abs_V_reg_4597_pp0_iter10_reg(10 downto 1) <= r2abs_V_reg_4597(10 downto 1);
                select_ln209_6_reg_4402_pp0_iter2_reg <= select_ln209_6_reg_4402_pp0_iter1_reg;
                select_ln209_7_reg_4407_pp0_iter2_reg <= select_ln209_7_reg_4407_pp0_iter1_reg;
                select_ln209_8_reg_4412_pp0_iter2_reg <= select_ln209_8_reg_4412_pp0_iter1_reg;
                select_ln209_8_reg_4412_pp0_iter3_reg <= select_ln209_8_reg_4412_pp0_iter2_reg;
                select_ln891_10_reg_4456 <= select_ln891_10_fu_1547_p3;
                select_ln891_11_reg_4463 <= select_ln891_11_fu_1590_p3;
                select_ln891_15_reg_4485 <= select_ln891_15_fu_1673_p3;
                select_ln891_15_reg_4485_pp0_iter5_reg <= select_ln891_15_reg_4485;
                select_ln891_7_reg_4444 <= select_ln891_7_fu_1510_p3;
                success_reg_4849_pp0_iter18_reg <= success_reg_4849;
                success_reg_4849_pp0_iter19_reg <= success_reg_4849_pp0_iter18_reg;
                success_reg_4849_pp0_iter20_reg <= success_reg_4849_pp0_iter19_reg;
                t_V_reg_4727_pp0_iter16_reg <= t_V_reg_4727;
                t_V_reg_4727_pp0_iter17_reg <= t_V_reg_4727_pp0_iter16_reg;
                tmp_7_reg_4559_pp0_iter10_reg <= tmp_7_reg_4559_pp0_iter9_reg;
                tmp_7_reg_4559_pp0_iter11_reg <= tmp_7_reg_4559_pp0_iter10_reg;
                tmp_7_reg_4559_pp0_iter12_reg <= tmp_7_reg_4559_pp0_iter11_reg;
                tmp_7_reg_4559_pp0_iter13_reg <= tmp_7_reg_4559_pp0_iter12_reg;
                tmp_7_reg_4559_pp0_iter14_reg <= tmp_7_reg_4559_pp0_iter13_reg;
                tmp_7_reg_4559_pp0_iter15_reg <= tmp_7_reg_4559_pp0_iter14_reg;
                tmp_7_reg_4559_pp0_iter9_reg <= tmp_7_reg_4559;
                trunc_ln1354_1_reg_4584_pp0_iter10_reg <= trunc_ln1354_1_reg_4584_pp0_iter9_reg;
                trunc_ln1354_1_reg_4584_pp0_iter11_reg <= trunc_ln1354_1_reg_4584_pp0_iter10_reg;
                trunc_ln1354_1_reg_4584_pp0_iter12_reg <= trunc_ln1354_1_reg_4584_pp0_iter11_reg;
                trunc_ln1354_1_reg_4584_pp0_iter13_reg <= trunc_ln1354_1_reg_4584_pp0_iter12_reg;
                trunc_ln1354_1_reg_4584_pp0_iter14_reg <= trunc_ln1354_1_reg_4584_pp0_iter13_reg;
                trunc_ln1354_1_reg_4584_pp0_iter15_reg <= trunc_ln1354_1_reg_4584_pp0_iter14_reg;
                trunc_ln1354_1_reg_4584_pp0_iter9_reg <= trunc_ln1354_1_reg_4584;
                trunc_ln1503_1_reg_4626_pp0_iter11_reg <= trunc_ln1503_1_reg_4626;
                trunc_ln1503_1_reg_4626_pp0_iter12_reg <= trunc_ln1503_1_reg_4626_pp0_iter11_reg;
                trunc_ln1503_1_reg_4626_pp0_iter13_reg <= trunc_ln1503_1_reg_4626_pp0_iter12_reg;
                trunc_ln1503_1_reg_4626_pp0_iter14_reg <= trunc_ln1503_1_reg_4626_pp0_iter13_reg;
                trunc_ln1503_2_reg_4638_pp0_iter12_reg <= trunc_ln1503_2_reg_4638;
                trunc_ln1503_2_reg_4638_pp0_iter13_reg <= trunc_ln1503_2_reg_4638_pp0_iter12_reg;
                trunc_ln1503_2_reg_4638_pp0_iter14_reg <= trunc_ln1503_2_reg_4638_pp0_iter13_reg;
                trunc_ln209_reg_4349_pp0_iter10_reg <= trunc_ln209_reg_4349_pp0_iter9_reg;
                trunc_ln209_reg_4349_pp0_iter11_reg <= trunc_ln209_reg_4349_pp0_iter10_reg;
                trunc_ln209_reg_4349_pp0_iter12_reg <= trunc_ln209_reg_4349_pp0_iter11_reg;
                trunc_ln209_reg_4349_pp0_iter13_reg <= trunc_ln209_reg_4349_pp0_iter12_reg;
                trunc_ln209_reg_4349_pp0_iter14_reg <= trunc_ln209_reg_4349_pp0_iter13_reg;
                trunc_ln209_reg_4349_pp0_iter15_reg <= trunc_ln209_reg_4349_pp0_iter14_reg;
                trunc_ln209_reg_4349_pp0_iter16_reg <= trunc_ln209_reg_4349_pp0_iter15_reg;
                trunc_ln209_reg_4349_pp0_iter17_reg <= trunc_ln209_reg_4349_pp0_iter16_reg;
                trunc_ln209_reg_4349_pp0_iter18_reg <= trunc_ln209_reg_4349_pp0_iter17_reg;
                trunc_ln209_reg_4349_pp0_iter19_reg <= trunc_ln209_reg_4349_pp0_iter18_reg;
                trunc_ln209_reg_4349_pp0_iter20_reg <= trunc_ln209_reg_4349_pp0_iter19_reg;
                trunc_ln209_reg_4349_pp0_iter2_reg <= trunc_ln209_reg_4349_pp0_iter1_reg;
                trunc_ln209_reg_4349_pp0_iter3_reg <= trunc_ln209_reg_4349_pp0_iter2_reg;
                trunc_ln209_reg_4349_pp0_iter4_reg <= trunc_ln209_reg_4349_pp0_iter3_reg;
                trunc_ln209_reg_4349_pp0_iter5_reg <= trunc_ln209_reg_4349_pp0_iter4_reg;
                trunc_ln209_reg_4349_pp0_iter6_reg <= trunc_ln209_reg_4349_pp0_iter5_reg;
                trunc_ln209_reg_4349_pp0_iter7_reg <= trunc_ln209_reg_4349_pp0_iter6_reg;
                trunc_ln209_reg_4349_pp0_iter8_reg <= trunc_ln209_reg_4349_pp0_iter7_reg;
                trunc_ln209_reg_4349_pp0_iter9_reg <= trunc_ln209_reg_4349_pp0_iter8_reg;
                trunc_ln4_reg_4733_pp0_iter16_reg <= trunc_ln4_reg_4733;
                trunc_ln4_reg_4733_pp0_iter17_reg <= trunc_ln4_reg_4733_pp0_iter16_reg;
                trunc_ln4_reg_4733_pp0_iter18_reg <= trunc_ln4_reg_4733_pp0_iter17_reg;
                trunc_ln4_reg_4733_pp0_iter19_reg <= trunc_ln4_reg_4733_pp0_iter18_reg;
                trunc_ln4_reg_4733_pp0_iter20_reg <= trunc_ln4_reg_4733_pp0_iter19_reg;
                trunc_ln701_reg_4479 <= trunc_ln701_fu_1643_p1;
                v2_V_17_reg_4773_pp0_iter16_reg <= v2_V_17_reg_4773;
                v2_V_17_reg_4773_pp0_iter17_reg <= v2_V_17_reg_4773_pp0_iter16_reg;
                v2_V_17_reg_4773_pp0_iter18_reg <= v2_V_17_reg_4773_pp0_iter17_reg;
                v2_V_17_reg_4773_pp0_iter19_reg <= v2_V_17_reg_4773_pp0_iter18_reg;
                v2_V_17_reg_4773_pp0_iter20_reg <= v2_V_17_reg_4773_pp0_iter19_reg;
                v2_V_19_reg_4816_pp0_iter17_reg <= v2_V_19_reg_4816;
                v2_V_19_reg_4816_pp0_iter18_reg <= v2_V_19_reg_4816_pp0_iter17_reg;
                v2_V_19_reg_4816_pp0_iter19_reg <= v2_V_19_reg_4816_pp0_iter18_reg;
                v2_V_19_reg_4816_pp0_iter20_reg <= v2_V_19_reg_4816_pp0_iter19_reg;
                v2_V_reg_4856_pp0_iter18_reg <= v2_V_reg_4856;
                v2_V_reg_4856_pp0_iter19_reg <= v2_V_reg_4856_pp0_iter18_reg;
                v2_V_reg_4856_pp0_iter20_reg <= v2_V_reg_4856_pp0_iter19_reg;
                x2_V_reg_4632_pp0_iter11_reg <= x2_V_reg_4632;
                x2_V_reg_4632_pp0_iter12_reg <= x2_V_reg_4632_pp0_iter11_reg;
                x2_V_reg_4632_pp0_iter13_reg <= x2_V_reg_4632_pp0_iter12_reg;
                x8_0_V_reg_4744_pp0_iter16_reg <= x8_0_V_reg_4744;
                x8_0_V_reg_4744_pp0_iter17_reg <= x8_0_V_reg_4744_pp0_iter16_reg;
                x8_0_V_reg_4744_pp0_iter18_reg <= x8_0_V_reg_4744_pp0_iter17_reg;
                x8_1_V_reg_4750_pp0_iter16_reg <= x8_1_V_reg_4750;
                x8_1_V_reg_4750_pp0_iter17_reg <= x8_1_V_reg_4750_pp0_iter16_reg;
                x8_1_V_reg_4750_pp0_iter18_reg <= x8_1_V_reg_4750_pp0_iter17_reg;
                x8_2_V_reg_4756_pp0_iter16_reg <= x8_2_V_reg_4756;
                x8_2_V_reg_4756_pp0_iter17_reg <= x8_2_V_reg_4756_pp0_iter16_reg;
                x8_2_V_reg_4756_pp0_iter18_reg <= x8_2_V_reg_4756_pp0_iter17_reg;
                x8_3_V_reg_4762_pp0_iter16_reg <= x8_3_V_reg_4762;
                x8_3_V_reg_4762_pp0_iter17_reg <= x8_3_V_reg_4762_pp0_iter16_reg;
                x8_3_V_reg_4762_pp0_iter18_reg <= x8_3_V_reg_4762_pp0_iter17_reg;
                z0_V_reg_4786_pp0_iter17_reg <= z0_V_reg_4786;
                z0_V_reg_4786_pp0_iter18_reg <= z0_V_reg_4786_pp0_iter17_reg;
                z0_V_reg_4786_pp0_iter19_reg <= z0_V_reg_4786_pp0_iter18_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V8_phi_reg_970_pp0_iter1_reg <= bx_V8_phi_reg_970;
                icmp_ln560_reg_4423 <= icmp_ln560_fu_1344_p2;
                icmp_ln560_reg_4423_pp0_iter1_reg <= icmp_ln560_reg_4423;
                icmp_ln891_1_reg_4370 <= icmp_ln891_1_fu_1266_p2;
                icmp_ln891_reg_4358 <= icmp_ln891_fu_1226_p2;
                or_ln891_2_reg_4432 <= or_ln891_2_fu_1449_p2;
                select_ln209_2_reg_4380 <= select_ln209_2_fu_1282_p3;
                select_ln209_3_reg_4386 <= select_ln209_3_fu_1290_p3;
                select_ln209_4_reg_4391 <= select_ln209_4_fu_1298_p3;
                select_ln209_4_reg_4391_pp0_iter1_reg <= select_ln209_4_reg_4391;
                select_ln209_5_reg_4397 <= select_ln209_5_fu_1306_p3;
                select_ln209_5_reg_4397_pp0_iter1_reg <= select_ln209_5_reg_4397;
                select_ln209_6_reg_4402 <= select_ln209_6_fu_1314_p3;
                select_ln209_6_reg_4402_pp0_iter1_reg <= select_ln209_6_reg_4402;
                select_ln209_7_reg_4407 <= select_ln209_7_fu_1322_p3;
                select_ln209_7_reg_4407_pp0_iter1_reg <= select_ln209_7_reg_4407;
                select_ln209_8_reg_4412 <= select_ln209_8_fu_1330_p3;
                select_ln209_8_reg_4412_pp0_iter1_reg <= select_ln209_8_reg_4412;
                select_ln891_3_reg_4427 <= select_ln891_3_fu_1418_p3;
                select_ln891_6_reg_4438 <= select_ln891_6_fu_1455_p3;
                sext_ln891_reg_4365 <= sext_ln891_fu_1250_p1;
                sub_ln701_1_reg_4375 <= sub_ln701_1_fu_1276_p2;
                trunc_ln209_reg_4349 <= trunc_ln209_fu_1214_p1;
                trunc_ln209_reg_4349_pp0_iter1_reg <= trunc_ln209_reg_4349;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bx_V8_rewind_reg_942 <= bx_V8_phi_reg_970;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_in = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then
                bx_o_V_1_data_reg <= bx_V8_phi_reg_970_pp0_iter19_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter9_reg = ap_const_lv1_0))) then
                delta0_V_reg_4614 <= delta0_tmp_V_fu_4014_p2(29 downto 12);
                tmp_1_reg_4621 <= grp_fu_4022_p3(22 downto 12);
                trunc_ln1503_1_reg_4626 <= ret_V_32_fu_4031_p2(27 downto 11);
                x2_V_reg_4632 <= delta0_tmp_V_fu_4014_p2(29 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter7_reg = ap_const_lv1_0))) then
                    dphi_V_reg_4569(15 downto 3) <= dphi_V_fu_1875_p2(15 downto 3);
                    r_V_15_reg_4554(7 downto 1) <= r_V_15_fu_1803_p3(7 downto 1);
                    r_V_17_reg_4564(7 downto 1) <= r_V_17_fu_1849_p3(7 downto 1);
                tmp_7_reg_4559 <= innerStubs_0_dataarray_data_V_q0(16 downto 3);
                trunc_ln1354_1_reg_4584 <= innerStubs_0_dataarray_data_V_q0(27 downto 17);
                trunc_ln_reg_4579 <= outerStubs_0_dataarray_data_V_q0(27 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter8_reg = ap_const_lv1_0))) then
                drinv_V_reg_4603 <= LUT_drinv_V_q0;
                dz_V_reg_4609 <= dz_V_fu_1938_p2;
                    r1abs_V_reg_4590(9 downto 1) <= r1abs_V_fu_1923_p2(9 downto 1);
                    r2abs_V_reg_4597(10 downto 1) <= r2abs_V_fu_1932_p2(10 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iSP_V_reg_4418 <= iSP_V_fu_1338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter15_reg = ap_const_lv1_0))) then
                icmp_ln314_reg_4824 <= icmp_ln314_fu_2479_p2;
                phi0_V_reg_4779 <= ret_V_31_fu_2356_p2(18 downto 1);
                trunc_ln1503_4_reg_4791 <= z0_V_fu_2379_p2(15 downto 4);
                v2_V_19_reg_4816 <= der_phiL_V_fu_2442_p2(15 downto 6);
                x12_0_V_reg_4796 <= ret_V_34_fu_4181_p2(35 downto 18);
                x12_1_V_reg_4801 <= ret_V_36_fu_4188_p2(35 downto 18);
                x12_2_V_reg_4806 <= ret_V_38_fu_4195_p2(35 downto 18);
                x12_3_V_reg_4811 <= ret_V_40_fu_4202_p2(35 downto 18);
                z0_V_reg_4786 <= z0_V_fu_2379_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter5_reg = ap_const_lv1_0))) then
                p_Val2_7_reg_4539 <= p_Val2_7_fu_1730_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter14_reg = ap_const_lv1_0))) then
                phi0a_V_reg_4722 <= phi0a_tmp_V_fu_4131_p2(31 downto 14);
                rinv_final_V_reg_4716 <= rinv_tmp_V_fu_4122_p2(33 downto 19);
                t_V_reg_4727 <= t_tmp_V_fu_4138_p2(30 downto 13);
                trunc_ln1503_7_reg_4739 <= z0b_tmp_V_fu_4146_p2(30 downto 15);
                trunc_ln4_reg_4733 <= t_tmp_V_fu_4138_p2(30 downto 17);
                trunc_ln6_reg_4768 <= rinv_tmp_V_fu_4122_p2(32 downto 17);
                v2_V_17_reg_4773 <= rinv_tmp_V_fu_4122_p2(32 downto 19);
                x8_0_V_reg_4744 <= x8_0_tmp_V_fu_4153_p2(32 downto 15);
                x8_1_V_reg_4750 <= x8_1_tmp_V_fu_4160_p2(32 downto 15);
                x8_2_V_reg_4756 <= x8_2_tmp_V_fu_4167_p2(32 downto 15);
                x8_3_V_reg_4762 <= x8_3_tmp_V_fu_4174_p2(32 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter16_reg = ap_const_lv1_0))) then
                success_reg_4849 <= success_fu_2653_p2;
                v2_V_reg_4856 <= ret_V_8_fu_2492_p2(10 downto 1);
                x12A_0_V_reg_4829 <= x12A_0_tmp_V_fu_4209_p2(34 downto 17);
                x12A_1_V_reg_4834 <= x12A_1_tmp_V_fu_4216_p2(34 downto 17);
                x12A_2_V_reg_4839 <= x12A_2_tmp_V_fu_4223_p2(34 downto 17);
                x12A_3_V_reg_4844 <= x12A_3_tmp_V_fu_4230_p2(34 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter10_reg = ap_const_lv1_0))) then
                tmp_10_reg_4649 <= ret_V_30_fu_4052_p2(28 downto 14);
                trunc_ln1503_2_reg_4638 <= ret_V_27_fu_4038_p2(27 downto 13);
                trunc_ln1503_3_reg_4644 <= ret_V_28_fu_4045_p2(28 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter18_reg = ap_const_lv1_0))) then
                tmp_16_reg_4921 <= x23_0_tmp_V_fu_4321_p2(30 downto 13);
                tmp_17_reg_4926 <= x23_1_tmp_V_fu_4328_p2(30 downto 13);
                tmp_18_reg_4931 <= x23_2_tmp_V_fu_4335_p2(30 downto 13);
                tmp_19_reg_4936 <= x23_3_tmp_V_fu_4342_p2(30 downto 13);
                x22_0_V_reg_4901 <= x22_0_tmp_V_fu_4293_p2(32 downto 15);
                x22_1_V_reg_4906 <= x22_1_tmp_V_fu_4300_p2(32 downto 15);
                x22_2_V_reg_4911 <= x22_2_tmp_V_fu_4307_p2(32 downto 15);
                x22_3_V_reg_4916 <= x22_3_tmp_V_fu_4314_p2(32 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter19_reg = ap_const_lv1_0) and (success_reg_4849_pp0_iter19_reg = ap_const_lv1_1))) then
                tmp_39_reg_5021 <= add_ln341_fu_3497_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter17_reg = ap_const_lv1_0))) then
                trunc_ln1503_10_reg_4876 <= x20_3_tmp_V_fu_4258_p2(34 downto 19);
                trunc_ln1503_11_reg_4881 <= ret_V_41_fu_4265_p2(29 downto 13);
                trunc_ln1503_6_reg_4861 <= x20_0_tmp_V_fu_4237_p2(34 downto 19);
                trunc_ln1503_8_reg_4866 <= x20_1_tmp_V_fu_4244_p2(34 downto 19);
                trunc_ln1503_9_reg_4871 <= x20_2_tmp_V_fu_4251_p2(34 downto 19);
                x11_1_V_reg_4886 <= ret_V_42_fu_4272_p2(30 downto 13);
                x11_2_V_reg_4891 <= ret_V_43_fu_4279_p2(30 downto 13);
                x11_3_V_reg_4896 <= ret_V_44_fu_4286_p2(30 downto 13);
            end if;
        end if;
    end process;
    r_V_15_reg_4554(0) <= '0';
    r_V_17_reg_4564(0) <= '0';
    dphi_V_reg_4569(2 downto 0) <= "000";
    dphi_V_reg_4569_pp0_iter9_reg(2 downto 0) <= "000";
    r1abs_V_reg_4590(0) <= '1';
    r1abs_V_reg_4590_pp0_iter10_reg(0) <= '1';
    r1abs_V_reg_4590_pp0_iter11_reg(0) <= '1';
    r1abs_V_reg_4590_pp0_iter12_reg(0) <= '1';
    r1abs_V_reg_4590_pp0_iter13_reg(0) <= '1';
    r2abs_V_reg_4597(0) <= '1';
    r2abs_V_reg_4597_pp0_iter10_reg(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    LUT_drinv_V_address0 <= zext_ln544_fu_1895_p1(9 - 1 downto 0);

    LUT_drinv_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            LUT_drinv_V_ce0 <= ap_const_logic_1;
        else 
            LUT_drinv_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    a2_V_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_2098_p4),18));
    a2_tmp_V_fu_2092_p2 <= std_logic_vector(signed(ap_const_lv21_100000) - signed(sext_ln68_10_fu_2089_p1));
    a2a_tmp_V_fu_4059_p1 <= sext_ln68_4_fu_2041_p1(16 - 1 downto 0);
    a2b_tmp_V_fu_4073_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    a2n_V_fu_2112_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(a2_V_fu_2108_p1));
    abs679_i_fu_2471_p3 <= 
        sext_ln314_cast_fu_2457_p1 when (abscond678_i_fu_2466_p2(0) = '1') else 
        neg677_i_fu_2460_p2;
    abscond678_i_fu_2466_p2 <= "1" when (signed(rinv_final_V_reg_4716) > signed(ap_const_lv15_0)) else "0";
    abscond681_i_fu_2566_p2 <= "1" when (signed(z0_final_V_fu_2498_p4) > signed(ap_const_lv11_0)) else "0";
    add_ln1353_1_fu_3622_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(trunc_ln4_reg_4733_pp0_iter20_reg));
    add_ln1353_2_fu_3115_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(trunc_ln5_fu_3099_p4));
    add_ln1353_3_fu_3174_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(trunc_ln1353_1_fu_3158_p4));
    add_ln1353_4_fu_3233_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(trunc_ln1353_2_fu_3217_p4));
    add_ln341_1_fu_3827_p2 <= std_logic_vector(unsigned(v2_V_23_reg_4967) + unsigned(ap_const_lv8_81));
    add_ln341_2_fu_3878_p2 <= std_logic_vector(unsigned(v2_V_24_reg_4978) + unsigned(ap_const_lv8_81));
    add_ln341_3_fu_3938_p2 <= std_logic_vector(unsigned(v2_V_25_reg_4989) + unsigned(ap_const_lv8_81));
    add_ln341_fu_3497_p2 <= std_logic_vector(unsigned(v2_V_20_fu_3457_p4) + unsigned(ap_const_lv12_801));
    add_ln700_1_fu_1466_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(zext_ln891_3_fu_1463_p1));
    add_ln700_2_fu_1499_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln891_5_fu_1472_p3));
    add_ln700_3_fu_1555_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln891_7_reg_4444));
    add_ln700_4_fu_1579_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln891_9_fu_1560_p3));
    add_ln700_5_fu_1650_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(zext_ln891_8_fu_1647_p1));
    add_ln700_6_fu_1663_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln891_13_fu_1656_p3));
    add_ln700_fu_1406_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(select_ln891_1_fu_1370_p3));
    and_ln1503_1_fu_3523_p3 <= (tmp_30_fu_3513_p4 & ap_const_lv15_0);
    and_ln1503_2_fu_3547_p3 <= (tmp_32_fu_3537_p4 & ap_const_lv15_0);
    and_ln1503_3_fu_3583_p3 <= (tmp_34_fu_3573_p4 & ap_const_lv15_0);
    and_ln287_1_fu_3345_p2 <= (and_ln287_fu_3333_p2 and and_ln287_2_fu_3339_p2);
    and_ln287_2_fu_3339_p2 <= (icmp_ln287_1_fu_3327_p2 and icmp_ln281_1_fu_3299_p2);
    and_ln287_fu_3333_p2 <= (icmp_ln285_1_fu_3321_p2 and icmp_ln283_1_fu_3315_p2);
    and_ln321_1_fu_2647_p2 <= (icmp_ln895_fu_2630_p2 and icmp_ln887_fu_2636_p2);
    and_ln321_fu_2642_p2 <= (icmp_ln316_fu_2604_p2 and icmp_ln314_reg_4824);
    and_ln360_10_fu_3567_p2 <= (icmp_ln281_2_fu_3361_p2 and and_ln360_9_fu_3561_p2);
    and_ln360_11_fu_3899_p2 <= (success_reg_4849_pp0_iter20_reg and icmp_ln287_2_reg_4973);
    and_ln360_12_fu_3903_p2 <= (icmp_ln879_2_reg_5031 and icmp_ln343_2_fu_3893_p2);
    and_ln360_13_fu_3908_p2 <= (and_ln360_12_fu_3903_p2 and and_ln360_11_fu_3899_p2);
    and_ln360_14_fu_3597_p2 <= (icmp_ln285_3_fu_3427_p2 and icmp_ln283_3_fu_3421_p2);
    and_ln360_15_fu_3603_p2 <= (icmp_ln281_3_fu_3405_p2 and and_ln360_14_fu_3597_p2);
    and_ln360_16_fu_3959_p2 <= (success_reg_4849_pp0_iter20_reg and icmp_ln287_3_reg_4984);
    and_ln360_17_fu_3963_p2 <= (icmp_ln879_3_reg_5041 and icmp_ln343_3_fu_3953_p2);
    and_ln360_18_fu_3968_p2 <= (and_ln360_17_fu_3963_p2 and and_ln360_16_fu_3959_p2);
    and_ln360_1_fu_3802_p2 <= (and_ln360_6_fu_3797_p2 and and_ln360_2_fu_3786_p2);
    and_ln360_2_fu_3786_p2 <= (icmp_ln281_reg_4941 and and_ln360_fu_3782_p2);
    and_ln360_3_fu_3853_p2 <= (icmp_ln343_1_fu_3842_p2 and and_ln360_8_fu_3848_p2);
    and_ln360_4_fu_3791_p2 <= (icmp_ln879_fu_3776_p2 and icmp_ln343_fu_3754_p2);
    and_ln360_5_fu_3914_p2 <= (and_ln360_13_fu_3908_p2 and and_ln360_10_reg_5036);
    and_ln360_6_fu_3797_p2 <= (icmp_ln287_reg_4956 and and_ln360_4_fu_3791_p2);
    and_ln360_7_fu_3974_p2 <= (and_ln360_18_fu_3968_p2 and and_ln360_15_reg_5046);
    and_ln360_8_fu_3848_p2 <= (icmp_ln879_1_reg_5026 and ap_phi_mux_success_assign_phi_fu_1094_p6);
    and_ln360_9_fu_3561_p2 <= (icmp_ln285_2_fu_3383_p2 and icmp_ln283_2_fu_3377_p2);
    and_ln360_fu_3782_p2 <= (icmp_ln285_reg_4951 and icmp_ln283_reg_4946);
    and_ln_fu_3768_p3 <= (tmp_28_fu_3759_p4 & ap_const_lv12_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter21)
    begin
                ap_block_pp0_stage0_01001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter21)
    begin
                ap_block_pp0_stage0_11001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter21)
    begin
                ap_block_pp0_stage0_subdone <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_pp0_stage0_iter21_assign_proc : process(bx_o_V_1_ack_in)
    begin
                ap_block_state23_pp0_stage0_iter21 <= (bx_o_V_1_ack_in = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_65_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_65 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_843_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_843 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, icmp_ln560_reg_4423_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to20_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to20 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_bx_V8_phi_phi_fu_975_p4_assign_proc : process(bx_V, ap_phi_mux_do_init_phi_fu_930_p6, ap_phi_mux_bx_V8_rewind_phi_fu_946_p6, ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970)
    begin
        if ((ap_phi_mux_do_init_phi_fu_930_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_bx_V8_phi_phi_fu_975_p4 <= ap_phi_mux_bx_V8_rewind_phi_fu_946_p6;
        elsif ((ap_phi_mux_do_init_phi_fu_930_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_bx_V8_phi_phi_fu_975_p4 <= bx_V;
        else 
            ap_phi_mux_bx_V8_phi_phi_fu_975_p4 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970;
        end if; 
    end process;


    ap_phi_mux_bx_V8_rewind_phi_fu_946_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, bx_V8_rewind_reg_942, bx_V8_phi_reg_970, icmp_ln560_reg_4423, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln560_reg_4423 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_bx_V8_rewind_phi_fu_946_p6 <= bx_V8_phi_reg_970;
        else 
            ap_phi_mux_bx_V8_rewind_phi_fu_946_p6 <= bx_V8_rewind_reg_942;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_930_p6_assign_proc : process(do_init_reg_926, icmp_ln560_reg_4423, ap_condition_843)
    begin
        if ((ap_const_boolean_1 = ap_condition_843)) then
            if ((icmp_ln560_reg_4423 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_930_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln560_reg_4423 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_930_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_930_p6 <= do_init_reg_926;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_930_p6 <= do_init_reg_926;
        end if; 
    end process;


    ap_phi_mux_iSP_V7_phi_fu_960_p6_assign_proc : process(iSP_V7_reg_956, iSP_V_reg_4418, icmp_ln560_reg_4423, ap_condition_843)
    begin
        if ((ap_const_boolean_1 = ap_condition_843)) then
            if ((icmp_ln560_reg_4423 = ap_const_lv1_1)) then 
                ap_phi_mux_iSP_V7_phi_fu_960_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln560_reg_4423 = ap_const_lv1_0)) then 
                ap_phi_mux_iSP_V7_phi_fu_960_p6 <= iSP_V_reg_4418;
            else 
                ap_phi_mux_iSP_V7_phi_fu_960_p6 <= iSP_V7_reg_956;
            end if;
        else 
            ap_phi_mux_iSP_V7_phi_fu_960_p6 <= iSP_V7_reg_956;
        end if; 
    end process;


    ap_phi_mux_npar_1_phi_fu_1071_p4_assign_proc : process(t_V_36_reg_984, or_ln571_reg_4490_pp0_iter20_reg, success_reg_4849_pp0_iter20_reg, npar_V_fu_3662_p2, ap_phi_reg_pp0_iter21_npar_1_reg_1068)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((success_reg_4849_pp0_iter20_reg = ap_const_lv1_0)) then 
                ap_phi_mux_npar_1_phi_fu_1071_p4 <= t_V_36_reg_984;
            elsif ((success_reg_4849_pp0_iter20_reg = ap_const_lv1_1)) then 
                ap_phi_mux_npar_1_phi_fu_1071_p4 <= npar_V_fu_3662_p2;
            else 
                ap_phi_mux_npar_1_phi_fu_1071_p4 <= ap_phi_reg_pp0_iter21_npar_1_reg_1068;
            end if;
        else 
            ap_phi_mux_npar_1_phi_fu_1071_p4 <= ap_phi_reg_pp0_iter21_npar_1_reg_1068;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4_assign_proc : process(t_V_53_reg_1026, or_ln571_reg_4490_pp0_iter20_reg, nproj_barrel_2s_1_V_fu_3859_p2, ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103, and_ln360_3_fu_3853_p2)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((ap_const_lv1_0 = and_ln360_3_fu_3853_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 <= t_V_53_reg_1026;
            elsif ((ap_const_lv1_1 = and_ln360_3_fu_3853_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 <= nproj_barrel_2s_1_V_fu_3859_p2;
            else 
                ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103;
            end if;
        else 
            ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4_assign_proc : process(t_V_62_reg_1040, or_ln571_reg_4490_pp0_iter20_reg, nproj_barrel_2s_5_V_fu_3919_p2, ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113, and_ln360_5_fu_3914_p2)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((ap_const_lv1_0 = and_ln360_5_fu_3914_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 <= t_V_62_reg_1040;
            elsif ((ap_const_lv1_1 = and_ln360_5_fu_3914_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 <= nproj_barrel_2s_5_V_fu_3919_p2;
            else 
                ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113;
            end if;
        else 
            ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4_assign_proc : process(t_V_71_reg_1054, or_ln571_reg_4490_pp0_iter20_reg, nproj_barrel_2s_9_V_fu_3979_p2, ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123, and_ln360_7_fu_3974_p2)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then
            if ((ap_const_lv1_0 = and_ln360_7_fu_3974_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 <= t_V_71_reg_1054;
            elsif ((ap_const_lv1_1 = and_ln360_7_fu_3974_p2)) then 
                ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 <= nproj_barrel_2s_9_V_fu_3979_p2;
            else 
                ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123;
            end if;
        else 
            ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4 <= ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123;
        end if; 
    end process;


    ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6_assign_proc : process(t_V_44_reg_1012, or_ln571_reg_4490_pp0_iter20_reg, success_reg_4849_pp0_iter20_reg, ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1078, nproj_barrel_ps_13_V_fu_3808_p2, and_ln360_1_fu_3802_p2)
    begin
        if (((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln360_1_fu_3802_p2) and (success_reg_4849_pp0_iter20_reg = ap_const_lv1_1))) then 
            ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6 <= nproj_barrel_ps_13_V_fu_3808_p2;
        elsif ((((success_reg_4849_pp0_iter20_reg = ap_const_lv1_0) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) or ((ap_const_lv1_0 = and_ln360_1_fu_3802_p2) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (success_reg_4849_pp0_iter20_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6 <= t_V_44_reg_1012;
        else 
            ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6 <= ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1078;
        end if; 
    end process;


    ap_phi_mux_success_assign_phi_fu_1094_p6_assign_proc : process(or_ln571_reg_4490_pp0_iter20_reg, success_reg_4849_pp0_iter20_reg, and_ln287_1_reg_4961, and_ln360_1_fu_3802_p2, ap_phi_reg_pp0_iter21_success_assign_reg_1091)
    begin
        if ((((ap_const_lv1_0 = and_ln360_1_fu_3802_p2) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (success_reg_4849_pp0_iter20_reg = ap_const_lv1_1)) or ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln360_1_fu_3802_p2) and (success_reg_4849_pp0_iter20_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_success_assign_phi_fu_1094_p6 <= and_ln287_1_reg_4961;
        elsif (((success_reg_4849_pp0_iter20_reg = ap_const_lv1_0) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0))) then 
            ap_phi_mux_success_assign_phi_fu_1094_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_success_assign_phi_fu_1094_p6 <= ap_phi_reg_pp0_iter21_success_assign_reg_1091;
        end if; 
    end process;


    ap_phi_mux_t_V_3_phi_fu_1201_p4_assign_proc : process(t_V_36_reg_984, or_ln571_reg_4490_pp0_iter20_reg, ap_phi_mux_npar_1_phi_fu_1071_p4, ap_phi_reg_pp0_iter21_t_V_3_reg_1197)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_3_phi_fu_1201_p4 <= ap_phi_mux_npar_1_phi_fu_1071_p4;
        elsif ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_3_phi_fu_1201_p4 <= t_V_36_reg_984;
        else 
            ap_phi_mux_t_V_3_phi_fu_1201_p4 <= ap_phi_reg_pp0_iter21_t_V_3_reg_1197;
        end if; 
    end process;


    ap_phi_mux_t_V_4_phi_fu_1176_p4_assign_proc : process(t_V_44_reg_1012, or_ln571_reg_4490_pp0_iter20_reg, ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6, ap_phi_reg_pp0_iter21_t_V_4_reg_1172)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_4_phi_fu_1176_p4 <= ap_phi_mux_nproj_barrel_ps_V_13_2_phi_fu_1081_p6;
        elsif ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_4_phi_fu_1176_p4 <= t_V_44_reg_1012;
        else 
            ap_phi_mux_t_V_4_phi_fu_1176_p4 <= ap_phi_reg_pp0_iter21_t_V_4_reg_1172;
        end if; 
    end process;


    ap_phi_mux_t_V_5_phi_fu_1163_p4_assign_proc : process(t_V_53_reg_1026, or_ln571_reg_4490_pp0_iter20_reg, ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4, ap_phi_reg_pp0_iter21_t_V_5_reg_1159)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_5_phi_fu_1163_p4 <= ap_phi_mux_nproj_barrel_2s_V_1_1_phi_fu_1106_p4;
        elsif ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_5_phi_fu_1163_p4 <= t_V_53_reg_1026;
        else 
            ap_phi_mux_t_V_5_phi_fu_1163_p4 <= ap_phi_reg_pp0_iter21_t_V_5_reg_1159;
        end if; 
    end process;


    ap_phi_mux_t_V_6_phi_fu_1150_p4_assign_proc : process(t_V_62_reg_1040, or_ln571_reg_4490_pp0_iter20_reg, ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4, ap_phi_reg_pp0_iter21_t_V_6_reg_1146)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_6_phi_fu_1150_p4 <= ap_phi_mux_nproj_barrel_2s_V_5_1_phi_fu_1116_p4;
        elsif ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_6_phi_fu_1150_p4 <= t_V_62_reg_1040;
        else 
            ap_phi_mux_t_V_6_phi_fu_1150_p4 <= ap_phi_reg_pp0_iter21_t_V_6_reg_1146;
        end if; 
    end process;


    ap_phi_mux_t_V_7_phi_fu_1137_p4_assign_proc : process(t_V_71_reg_1054, or_ln571_reg_4490_pp0_iter20_reg, ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4, ap_phi_reg_pp0_iter21_t_V_7_reg_1133)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_7_phi_fu_1137_p4 <= ap_phi_mux_nproj_barrel_2s_V_9_1_phi_fu_1126_p4;
        elsif ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_7_phi_fu_1137_p4 <= t_V_71_reg_1054;
        else 
            ap_phi_mux_t_V_7_phi_fu_1137_p4 <= ap_phi_reg_pp0_iter21_t_V_7_reg_1133;
        end if; 
    end process;


    ap_phi_mux_t_V_9_phi_fu_1189_p4_assign_proc : process(t_V_95_reg_998, or_ln571_reg_4490_pp0_iter20_reg, ap_phi_reg_pp0_iter21_t_V_9_reg_1185, select_ln507_fu_4004_p3)
    begin
        if ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0)) then 
            ap_phi_mux_t_V_9_phi_fu_1189_p4 <= select_ln507_fu_4004_p3;
        elsif ((or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_1)) then 
            ap_phi_mux_t_V_9_phi_fu_1189_p4 <= t_V_95_reg_998;
        else 
            ap_phi_mux_t_V_9_phi_fu_1189_p4 <= ap_phi_reg_pp0_iter21_t_V_9_reg_1185;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_bx_V8_phi_reg_970 <= "XXX";
    ap_phi_reg_pp0_iter21_npar_1_reg_1068 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_1_1_reg_1103 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_5_1_reg_1113 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_2s_V_9_1_reg_1123 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_nproj_barrel_ps_V_13_2_reg_1078 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_success_assign_reg_1091 <= "X";
    ap_phi_reg_pp0_iter21_t_V_3_reg_1197 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_4_reg_1172 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_5_reg_1159 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_6_reg_1146 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_7_reg_1133 <= "XXXXXXX";
    ap_phi_reg_pp0_iter21_t_V_9_reg_1185 <= "XXXXXXX";

    ap_ready_assign_proc : process(icmp_ln560_fu_1344_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_fu_1344_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to20)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to20 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V <= bx_o_V_1_data_reg;

    bx_o_V_1_ack_in_assign_proc : process(bx_o_V_1_vld_reg)
    begin
        if (((bx_o_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then 
            bx_o_V_1_ack_in <= ap_const_logic_1;
        else 
            bx_o_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    bx_o_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln560_reg_4423_pp0_iter19_reg, ap_enable_reg_pp0_iter20)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_4423_pp0_iter19_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
            bx_o_V_1_vld_in <= ap_const_logic_1;
        else 
            bx_o_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V_ap_vld <= bx_o_V_1_vld_reg;
    delta0_tmp_V_fu_4014_p0 <= delta0_tmp_V_fu_4014_p00(17 - 1 downto 0);
    delta0_tmp_V_fu_4014_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(drinv_V_reg_4603),30));
    der_phiL_V_fu_2442_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln6_reg_4768));
    der_zL_final_V_fu_3637_p4 <= ret_V_fu_3616_p2(13 downto 4);
    dphi_V_fu_1875_p2 <= std_logic_vector(unsigned(shl_ln_fu_1821_p3) - unsigned(trunc_ln3_fu_1867_p3));
    dz_V_fu_1938_p2 <= std_logic_vector(unsigned(trunc_ln_reg_4579) - unsigned(trunc_ln1354_1_reg_4584));
    empty_fu_2596_p3 <= 
        sext_ln316_fu_2582_p1 when (abscond681_i_fu_2566_p2(0) = '1') else 
        tmp_38_fu_2586_p4;
    grp_fu_4022_p0 <= grp_fu_4022_p00(11 - 1 downto 0);
    grp_fu_4022_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r2abs_V_reg_4597),12));
    grp_fu_4022_p1 <= grp_fu_4022_p10(10 - 1 downto 0);
    grp_fu_4022_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r1abs_V_reg_4590),12));
    grp_fu_4022_p2 <= ap_const_lv23_AAA(13 - 1 downto 0);
    iSP_V_fu_1338_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_iSP_V7_phi_fu_960_p6));
    icmp_ln281_1_fu_3299_p2 <= "1" when (signed(zL_1_final_V_fu_3121_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln281_2_fu_3361_p2 <= "1" when (signed(zL_2_final_V_fu_3180_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln281_3_fu_3405_p2 <= "1" when (signed(zL_3_final_V_fu_3239_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln281_fu_3249_p2 <= "1" when (signed(zL_0_final_V_fu_3062_p4) > signed(ap_const_lv15_77FF)) else "0";
    icmp_ln283_1_fu_3315_p2 <= "1" when (signed(tmp_21_fu_3305_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln283_2_fu_3377_p2 <= "1" when (signed(tmp_22_fu_3367_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln283_3_fu_3421_p2 <= "1" when (signed(tmp_36_fu_3411_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln283_fu_3265_p2 <= "1" when (signed(tmp_20_fu_3255_p4) < signed(ap_const_lv4_1)) else "0";
    icmp_ln285_1_fu_3321_p2 <= "1" when (unsigned(r_V_7_fu_2960_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln285_2_fu_3383_p2 <= "1" when (unsigned(r_V_8_fu_2987_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln285_3_fu_3427_p2 <= "1" when (unsigned(r_V_9_fu_3014_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln285_fu_3271_p2 <= "1" when (unsigned(r_V_6_fu_2933_p3) < unsigned(ap_const_lv19_1FFFF)) else "0";
    icmp_ln287_1_fu_3327_p2 <= "0" when (r_V_7_fu_2960_p3 = ap_const_lv19_0) else "1";
    icmp_ln287_2_fu_3389_p2 <= "0" when (r_V_8_fu_2987_p3 = ap_const_lv19_0) else "1";
    icmp_ln287_3_fu_3433_p2 <= "0" when (r_V_9_fu_3014_p3 = ap_const_lv19_0) else "1";
    icmp_ln287_fu_3277_p2 <= "0" when (r_V_6_fu_2933_p3 = ap_const_lv19_0) else "1";
    icmp_ln314_fu_2479_p2 <= "1" when (signed(abs679_i_fu_2471_p3) < signed(ap_const_lv16_1659)) else "0";
    icmp_ln316_fu_2604_p2 <= "1" when (signed(empty_fu_2596_p3) < signed(ap_const_lv4_1)) else "0";
    icmp_ln343_1_fu_3842_p2 <= "0" when (tmp_40_fu_3832_p4 = ap_const_lv7_0) else "1";
    icmp_ln343_2_fu_3893_p2 <= "0" when (tmp_41_fu_3883_p4 = ap_const_lv7_0) else "1";
    icmp_ln343_3_fu_3953_p2 <= "0" when (tmp_42_fu_3943_p4 = ap_const_lv7_0) else "1";
    icmp_ln343_fu_3754_p2 <= "0" when (tmp_39_reg_5021 = ap_const_lv11_0) else "1";
    icmp_ln560_fu_1344_p2 <= "1" when (ap_phi_mux_iSP_V7_phi_fu_960_p6 = ap_const_lv7_6B) else "0";
    icmp_ln879_1_fu_3531_p2 <= "1" when (and_ln1503_1_fu_3523_p3 = ap_const_lv17_8000) else "0";
    icmp_ln879_2_fu_3555_p2 <= "1" when (and_ln1503_2_fu_3547_p3 = ap_const_lv17_8000) else "0";
    icmp_ln879_3_fu_3591_p2 <= "1" when (and_ln1503_3_fu_3583_p3 = ap_const_lv17_8000) else "0";
    icmp_ln879_fu_3776_p2 <= "1" when (and_ln_fu_3768_p3 = ap_const_lv14_1000) else "0";
    icmp_ln887_fu_2636_p2 <= "1" when (signed(ret_V_45_fu_2624_p2) < signed(ap_const_lv20_DBCD)) else "0";
    icmp_ln891_10_fu_3293_p2 <= "1" when (unsigned(r_V_6_fu_2933_p3) > unsigned(ap_const_lv19_1FFF7)) else "0";
    icmp_ln891_1_fu_1266_p2 <= "1" when (unsigned(select_ln891_fu_1242_p3) < unsigned(zext_ln891_1_fu_1262_p1)) else "0";
    icmp_ln891_2_fu_1391_p2 <= "1" when (unsigned(select_ln891_2_fu_1378_p3) < unsigned(zext_ln891_2_fu_1388_p1)) else "0";
    icmp_ln891_3_fu_1437_p2 <= "1" when (unsigned(select_ln891_4_fu_1426_p3) < unsigned(zext_ln891_4_fu_1434_p1)) else "0";
    icmp_ln891_4_fu_1485_p2 <= "1" when (unsigned(select_ln891_6_reg_4438) < unsigned(zext_ln891_5_fu_1482_p1)) else "0";
    icmp_ln891_5_fu_1529_p2 <= "1" when (unsigned(select_ln891_8_fu_1518_p3) < unsigned(zext_ln891_6_fu_1526_p1)) else "0";
    icmp_ln891_6_fu_1569_p2 <= "1" when (unsigned(select_ln891_10_reg_4456) < unsigned(zext_ln891_7_fu_1566_p1)) else "0";
    icmp_ln891_7_fu_1608_p2 <= "1" when (unsigned(select_ln891_12_fu_1598_p3) < unsigned(zext_ln891_9_fu_1605_p1)) else "0";
    icmp_ln891_8_fu_1637_p2 <= "1" when (unsigned(select_ln891_14_fu_1626_p3) < unsigned(zext_ln891_10_fu_1634_p1)) else "0";
    icmp_ln891_9_fu_1698_p2 <= "1" when (unsigned(select_ln891_15_fu_1673_p3) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln891_fu_1226_p2 <= "1" when (unsigned(ap_phi_mux_iSP_V7_phi_fu_960_p6) < unsigned(select_ln209_fu_1218_p3)) else "0";
    icmp_ln895_fu_2630_p2 <= "1" when (signed(ret_V_45_fu_2624_p2) > signed(ap_const_lv20_2425)) else "0";
    innerStubs_0_dataarray_data_V_address0 <= zext_ln42_1_fu_1775_p1(10 - 1 downto 0);

    innerStubs_0_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            innerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            innerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        lhs_V_10_fu_2418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_2_V_reg_4756),36));

        lhs_V_11_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_3_V_reg_4762),36));

    lhs_V_1_fu_2349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_16_fu_2342_p3),19));
        lhs_V_2_fu_2162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x2_V_reg_4632_pp0_iter13_reg),30));

    lhs_V_7_fu_2617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi0_V_reg_4779),20));
        lhs_V_8_fu_2394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_0_V_reg_4744),36));

        lhs_V_9_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x8_1_V_reg_4750),36));

        lhs_V_fu_1881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_17_fu_1849_p3),9));

    lshr_ln_fu_3283_p4 <= sub_ln1503_fu_2917_p2(16 downto 3);
    neg677_i_fu_2460_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(sext_ln314_cast_fu_2457_p1));
    neg680_i_fu_2560_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sext_ln316_cast_fu_2556_p1));
    npar_V_fu_3662_p2 <= std_logic_vector(unsigned(t_V_36_reg_984) + unsigned(ap_const_lv7_1));
    nproj_barrel_2s_1_V_fu_3859_p2 <= std_logic_vector(unsigned(t_V_53_reg_1026) + unsigned(ap_const_lv7_1));
    nproj_barrel_2s_5_V_fu_3919_p2 <= std_logic_vector(unsigned(t_V_62_reg_1040) + unsigned(ap_const_lv7_1));
    nproj_barrel_2s_9_V_fu_3979_p2 <= std_logic_vector(unsigned(t_V_71_reg_1054) + unsigned(ap_const_lv7_1));
    nproj_barrel_ps_13_V_fu_3808_p2 <= std_logic_vector(unsigned(t_V_44_reg_1012) + unsigned(ap_const_lv7_1));
    or_ln571_fu_1704_p2 <= (xor_ln891_1_fu_1692_p2 or icmp_ln891_9_fu_1698_p2);
    or_ln891_1_fu_1412_p2 <= (or_ln891_fu_1366_p2 or icmp_ln891_2_fu_1391_p2);
    or_ln891_2_fu_1449_p2 <= (or_ln891_1_fu_1412_p2 or icmp_ln891_3_fu_1437_p2);
    or_ln891_3_fu_1505_p2 <= (or_ln891_2_reg_4432 or icmp_ln891_4_fu_1485_p2);
    or_ln891_4_fu_1541_p2 <= (or_ln891_3_fu_1505_p2 or icmp_ln891_5_fu_1529_p2);
    or_ln891_5_fu_1585_p2 <= (or_ln891_4_reg_4450 or icmp_ln891_6_fu_1569_p2);
    or_ln891_6_fu_1620_p2 <= (or_ln891_5_fu_1585_p2 or icmp_ln891_7_fu_1608_p2);
    or_ln891_7_fu_1669_p2 <= (or_ln891_6_reg_4468 or icmp_ln891_8_reg_4474);
    or_ln891_fu_1366_p2 <= (icmp_ln891_reg_4358 or icmp_ln891_1_reg_4370);
    outerStubs_0_dataarray_data_V_address0 <= zext_ln42_2_fu_1788_p1(10 - 1 downto 0);

    outerStubs_0_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            outerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            outerStubs_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_1_dataarray_data_V_address0 <= zext_ln321_2_fu_3873_p1(8 - 1 downto 0);

    projout_barrel_2s_1_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_1_dataarray_data_V_d0 <= ((((((ap_const_lv7_5 & t_V_95_reg_998) & tmp_25_reg_5006) & ap_const_lv1_0) & v2_V_23_reg_4967) & v2_V_19_reg_4816_pp0_iter20_reg) & v2_V_22_fu_3696_p4);

    projout_barrel_2s_1_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln571_reg_4490_pp0_iter20_reg, and_ln360_3_fu_3853_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln360_3_fu_3853_p2) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_1_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_1_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_5_dataarray_data_V_address0 <= zext_ln321_3_fu_3933_p1(8 - 1 downto 0);

    projout_barrel_2s_5_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_5_dataarray_data_V_d0 <= ((((((ap_const_lv7_5 & t_V_95_reg_998) & tmp_26_reg_5011) & ap_const_lv1_0) & v2_V_24_reg_4978) & v2_V_19_reg_4816_pp0_iter20_reg) & v2_V_22_fu_3696_p4);

    projout_barrel_2s_5_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln571_reg_4490_pp0_iter20_reg, and_ln360_5_fu_3914_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln360_5_fu_3914_p2) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_5_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_5_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_9_dataarray_data_V_address0 <= zext_ln321_4_fu_3993_p1(8 - 1 downto 0);

    projout_barrel_2s_9_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_9_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_9_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_2s_9_dataarray_data_V_d0 <= ((((((ap_const_lv7_5 & t_V_95_reg_998) & tmp_27_reg_5016) & ap_const_lv1_0) & v2_V_25_reg_4989) & v2_V_19_reg_4816_pp0_iter20_reg) & v2_V_22_fu_3696_p4);

    projout_barrel_2s_9_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln571_reg_4490_pp0_iter20_reg, and_ln360_7_fu_3974_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln360_7_fu_3974_p2) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_2s_9_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_2s_9_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_ps_13_dataarray_data_V_address0 <= zext_ln321_1_fu_3822_p1(8 - 1 downto 0);

    projout_barrel_ps_13_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_ps_13_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projout_barrel_ps_13_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    projout_barrel_ps_13_dataarray_data_V_d0 <= (((((ap_const_lv7_5 & t_V_95_reg_998) & v2_V_21_reg_4995) & v2_V_20_reg_5001) & v2_V_19_reg_4816_pp0_iter20_reg) & der_zL_final_V_fu_3637_p4);

    projout_barrel_ps_13_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln571_reg_4490_pp0_iter20_reg, success_reg_4849_pp0_iter20_reg, and_ln360_1_fu_3802_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln360_1_fu_3802_p2) and (success_reg_4849_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            projout_barrel_ps_13_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            projout_barrel_ps_13_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r1abs_V_fu_1923_p2 <= std_logic_vector(signed(ap_const_lv10_353) + signed(sext_ln68_fu_1920_p1));
    r2abs_V_fu_1932_p2 <= std_logic_vector(signed(ap_const_lv11_4F5) + signed(sext_ln68_1_fu_1929_p1));
    r_V_10_fu_3022_p3 <= (tmp_16_reg_4921 & ap_const_lv1_0);
    r_V_11_fu_3072_p3 <= (tmp_17_reg_4926 & ap_const_lv1_0);
    r_V_12_fu_3131_p3 <= (tmp_18_reg_4931 & ap_const_lv1_0);
    r_V_13_fu_3190_p3 <= (tmp_19_reg_4936 & ap_const_lv1_0);
    r_V_14_fu_2610_p3 <= (v2_V_17_reg_4773_pp0_iter16_reg & ap_const_lv1_0);
    r_V_15_fu_1803_p3 <= (tmp_5_fu_1793_p4 & ap_const_lv1_0);
    r_V_16_fu_2342_p3 <= (tmp_7_reg_4559_pp0_iter15_reg & ap_const_lv3_0);
    r_V_17_fu_1849_p3 <= (tmp_8_fu_1839_p4 & ap_const_lv1_0);
    r_V_4_fu_2372_p3 <= (trunc_ln1354_1_reg_4584_pp0_iter15_reg & ap_const_lv5_0);
        r_V_5_fu_2485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_4_reg_4791),16));

    r_V_6_fu_2933_p3 <= (tmp_12_fu_2923_p4 & ap_const_lv1_0);
    r_V_7_fu_2960_p3 <= (tmp_13_fu_2950_p4 & ap_const_lv1_0);
    r_V_8_fu_2987_p3 <= (tmp_14_fu_2977_p4 & ap_const_lv1_0);
    r_V_9_fu_3014_p3 <= (tmp_15_fu_3004_p4 & ap_const_lv1_0);
        r_V_fu_3609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_4733_pp0_iter20_reg),18));

    ret_V_18_fu_3056_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln1353_2_fu_3052_p1));
    ret_V_20_fu_3109_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(trunc_ln1503_13_fu_3089_p4));
    ret_V_22_fu_3168_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(trunc_ln1503_14_fu_3148_p4));
    ret_V_24_fu_3227_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(trunc_ln1503_15_fu_3207_p4));
    ret_V_26_fu_1889_p2 <= std_logic_vector(signed(lhs_V_fu_1881_p1) - signed(rhs_V_fu_1885_p1));
    ret_V_27_fu_4038_p1 <= ret_V_27_fu_4038_p10(10 - 1 downto 0);
    ret_V_27_fu_4038_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r1abs_V_reg_4590_pp0_iter10_reg),28));
    ret_V_28_fu_4045_p0 <= sext_ln215_fu_1999_p1(18 - 1 downto 0);
    ret_V_28_fu_4045_p1 <= ret_V_28_fu_4045_p10(11 - 1 downto 0);
    ret_V_28_fu_4045_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r2abs_V_reg_4597_pp0_iter10_reg),29));
    ret_V_30_fu_4052_p0 <= sext_ln215_fu_1999_p1(18 - 1 downto 0);
    ret_V_30_fu_4052_p1 <= ret_V_30_fu_4052_p10(11 - 1 downto 0);
    ret_V_30_fu_4052_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_4621),29));
    ret_V_31_fu_2356_p2 <= std_logic_vector(signed(rhs_V_1_fu_2353_p1) + signed(lhs_V_1_fu_2349_p1));
    ret_V_32_fu_4031_p0 <= ret_V_32_fu_4031_p00(17 - 1 downto 0);
    ret_V_32_fu_4031_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(drinv_V_reg_4603),28));
    ret_V_33_fu_4094_p0 <= ap_const_lv29_6F8(12 - 1 downto 0);
    ret_V_34_fu_4181_p0 <= lhs_V_8_fu_2394_p1(18 - 1 downto 0);
    ret_V_34_fu_4181_p1 <= lhs_V_8_fu_2394_p1(18 - 1 downto 0);
    ret_V_35_fu_4101_p0 <= ap_const_lv30_92B(13 - 1 downto 0);
    ret_V_35_fu_4101_p1 <= lhs_V_2_fu_2162_p1(17 - 1 downto 0);
    ret_V_36_fu_4188_p0 <= lhs_V_9_fu_2406_p1(18 - 1 downto 0);
    ret_V_36_fu_4188_p1 <= lhs_V_9_fu_2406_p1(18 - 1 downto 0);
    ret_V_37_fu_4108_p0 <= ap_const_lv30_B78(13 - 1 downto 0);
    ret_V_37_fu_4108_p1 <= lhs_V_2_fu_2162_p1(17 - 1 downto 0);
    ret_V_38_fu_4195_p0 <= lhs_V_10_fu_2418_p1(18 - 1 downto 0);
    ret_V_38_fu_4195_p1 <= lhs_V_10_fu_2418_p1(18 - 1 downto 0);
    ret_V_39_fu_4115_p0 <= ap_const_lv30_E71(13 - 1 downto 0);
    ret_V_39_fu_4115_p1 <= lhs_V_2_fu_2162_p1(17 - 1 downto 0);
    ret_V_40_fu_4202_p0 <= lhs_V_11_fu_2430_p1(18 - 1 downto 0);
    ret_V_40_fu_4202_p1 <= lhs_V_11_fu_2430_p1(18 - 1 downto 0);
    ret_V_41_fu_4265_p0 <= ap_const_lv30_6F8(12 - 1 downto 0);
    ret_V_42_fu_4272_p0 <= ap_const_lv31_92B(13 - 1 downto 0);
    ret_V_42_fu_4272_p1 <= rhs_V_6_fu_2717_p1(18 - 1 downto 0);
    ret_V_43_fu_4279_p0 <= ap_const_lv31_B78(13 - 1 downto 0);
    ret_V_43_fu_4279_p1 <= rhs_V_6_fu_2717_p1(18 - 1 downto 0);
    ret_V_44_fu_4286_p0 <= ap_const_lv31_E71(13 - 1 downto 0);
    ret_V_44_fu_4286_p1 <= rhs_V_6_fu_2717_p1(18 - 1 downto 0);
    ret_V_45_fu_2624_p2 <= std_logic_vector(unsigned(lhs_V_7_fu_2617_p1) - unsigned(rhs_V_7_fu_2620_p1));
    ret_V_8_fu_2492_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln1353_1_fu_2488_p1));
    ret_V_fu_3616_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(zext_ln1353_fu_3612_p1));
        rhs_V_1_fu_2353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(phi0a_V_reg_4722),19));

        rhs_V_6_fu_2717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t_V_reg_4727_pp0_iter17_reg),31));

        rhs_V_7_fu_2620_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_14_fu_2610_p3),20));

        rhs_V_fu_1885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_15_fu_1803_p3),9));

    select_ln209_1_fu_1254_p3 <= 
        stubPairs_1_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_1_nentries_0_V;
    select_ln209_2_fu_1282_p3 <= 
        stubPairs_2_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_2_nentries_0_V;
    select_ln209_3_fu_1290_p3 <= 
        stubPairs_3_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_3_nentries_0_V;
    select_ln209_4_fu_1298_p3 <= 
        stubPairs_4_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_4_nentries_0_V;
    select_ln209_5_fu_1306_p3 <= 
        stubPairs_5_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_5_nentries_0_V;
    select_ln209_6_fu_1314_p3 <= 
        stubPairs_6_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_6_nentries_0_V;
    select_ln209_7_fu_1322_p3 <= 
        stubPairs_7_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_7_nentries_0_V;
    select_ln209_8_fu_1330_p3 <= 
        stubPairs_8_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_8_nentries_0_V;
    select_ln209_fu_1218_p3 <= 
        stubPairs_0_nentries_1_V when (trunc_ln209_fu_1214_p1(0) = '1') else 
        stubPairs_0_nentries_0_V;
    select_ln507_fu_4004_p3 <= 
        trackletIndex_V_fu_3998_p2 when (success_reg_4849_pp0_iter20_reg(0) = '1') else 
        t_V_95_reg_998;
    select_ln700_fu_1359_p3 <= 
        ap_const_lv2_1 when (icmp_ln891_reg_4358(0) = '1') else 
        ap_const_lv2_2;
    select_ln891_10_fu_1547_p3 <= 
        select_ln891_8_fu_1518_p3 when (or_ln891_4_fu_1541_p2(0) = '1') else 
        sub_ln701_5_fu_1535_p2;
    select_ln891_11_fu_1590_p3 <= 
        select_ln891_9_fu_1560_p3 when (or_ln891_5_fu_1585_p2(0) = '1') else 
        add_ln700_4_fu_1579_p2;
    select_ln891_12_fu_1598_p3 <= 
        select_ln891_10_reg_4456 when (or_ln891_5_fu_1585_p2(0) = '1') else 
        sub_ln701_6_fu_1574_p2;
    select_ln891_13_fu_1656_p3 <= 
        zext_ln891_8_fu_1647_p1 when (or_ln891_6_reg_4468(0) = '1') else 
        add_ln700_5_fu_1650_p2;
    select_ln891_14_fu_1626_p3 <= 
        select_ln891_12_fu_1598_p3 when (or_ln891_6_fu_1620_p2(0) = '1') else 
        sub_ln701_7_fu_1614_p2;
    select_ln891_15_fu_1673_p3 <= 
        select_ln891_13_fu_1656_p3 when (or_ln891_7_fu_1669_p2(0) = '1') else 
        add_ln700_6_fu_1663_p2;
    select_ln891_16_fu_1685_p3 <= 
        trunc_ln701_reg_4479 when (or_ln891_7_fu_1669_p2(0) = '1') else 
        sub_ln891_fu_1681_p2;
    select_ln891_1_fu_1370_p3 <= 
        zext_ln891_fu_1355_p1 when (or_ln891_fu_1366_p2(0) = '1') else 
        select_ln700_fu_1359_p3;
    select_ln891_2_fu_1378_p3 <= 
        sext_ln891_reg_4365 when (or_ln891_fu_1366_p2(0) = '1') else 
        sub_ln701_1_reg_4375;
    select_ln891_3_fu_1418_p3 <= 
        select_ln891_1_fu_1370_p3 when (or_ln891_1_fu_1412_p2(0) = '1') else 
        add_ln700_fu_1406_p2;
    select_ln891_4_fu_1426_p3 <= 
        sext_ln891_1_fu_1384_p1 when (or_ln891_1_fu_1412_p2(0) = '1') else 
        sub_ln701_2_fu_1400_p2;
    select_ln891_5_fu_1472_p3 <= 
        zext_ln891_3_fu_1463_p1 when (or_ln891_2_reg_4432(0) = '1') else 
        add_ln700_1_fu_1466_p2;
    select_ln891_6_fu_1455_p3 <= 
        select_ln891_4_fu_1426_p3 when (or_ln891_2_fu_1449_p2(0) = '1') else 
        sub_ln701_3_fu_1443_p2;
    select_ln891_7_fu_1510_p3 <= 
        select_ln891_5_fu_1472_p3 when (or_ln891_3_fu_1505_p2(0) = '1') else 
        add_ln700_2_fu_1499_p2;
    select_ln891_8_fu_1518_p3 <= 
        sext_ln891_2_fu_1479_p1 when (or_ln891_3_fu_1505_p2(0) = '1') else 
        sub_ln701_4_fu_1493_p2;
    select_ln891_9_fu_1560_p3 <= 
        select_ln891_7_reg_4444 when (or_ln891_4_reg_4450(0) = '1') else 
        add_ln700_3_fu_1555_p2;
    select_ln891_fu_1242_p3 <= 
        zext_ln738_fu_1210_p1 when (icmp_ln891_fu_1226_p2(0) = '1') else 
        sub_ln701_fu_1236_p2;
        sext_ln1503_1_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_1_V_reg_4906),19));

        sext_ln1503_2_fu_2968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_2_V_reg_4911),19));

        sext_ln1503_3_fu_2995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_3_V_reg_4916),19));

        sext_ln1503_6_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_fu_3022_p3),20));

        sext_ln1503_7_fu_3079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_11_fu_3072_p3),20));

        sext_ln1503_8_fu_3138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_12_fu_3131_p3),20));

        sext_ln1503_9_fu_3197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_13_fu_3190_p3),20));

        sext_ln1503_fu_2914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x22_0_V_reg_4901),19));

        sext_ln215_fu_1999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta0_V_reg_4614),29));

        sext_ln314_cast_fu_2457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rinv_final_V_reg_4716),16));

        sext_ln316_cast_fu_2556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z0_final_V_fu_2498_p4),12));

        sext_ln316_fu_2582_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_37_fu_2572_p4),4));

        sext_ln68_10_fu_2089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a2b_V_reg_4664),21));

        sext_ln68_15_fu_2118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x6b_V_reg_4669),22));

        sext_ln68_18_fu_2276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a2n_V_reg_4674),33));

        sext_ln68_1_fu_1929_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_17_reg_4564),11));

        sext_ln68_36_fu_3033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z0_V_reg_4786_pp0_iter19_reg),20));

        sext_ln68_4_fu_2041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1503_3_reg_4644),30));

        sext_ln68_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_15_reg_4554),10));

        sext_ln891_1_fu_1384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_2_fu_1378_p3),10));

        sext_ln891_2_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_6_reg_4438),11));

        sext_ln891_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln891_fu_1242_p3),9));

    shl_ln1503_4_fu_2907_p3 <= (phi0_V_reg_4779_pp0_iter19_reg & ap_const_lv1_0);
    shl_ln_fu_1821_p3 <= (tmp_6_fu_1811_p4 & ap_const_lv3_0);
    stubPairs_0_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_0_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_1_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_1_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_2_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_2_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_2_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_2_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_3_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_3_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_3_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_3_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_4_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_4_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_4_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_4_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_5_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_5_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_6_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_6_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_6_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_6_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_7_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_7_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_7_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_7_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stubPairs_8_dataarray_data_V_address0 <= zext_ln42_fu_1717_p1(8 - 1 downto 0);

    stubPairs_8_dataarray_data_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            stubPairs_8_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            stubPairs_8_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1503_1_fu_2944_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2907_p3) - unsigned(sext_ln1503_1_fu_2941_p1));
    sub_ln1503_2_fu_2971_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2907_p3) - unsigned(sext_ln1503_2_fu_2968_p1));
    sub_ln1503_3_fu_2998_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2907_p3) - unsigned(sext_ln1503_3_fu_2995_p1));
    sub_ln1503_fu_2917_p2 <= std_logic_vector(unsigned(shl_ln1503_4_fu_2907_p3) - unsigned(sext_ln1503_fu_2914_p1));
    sub_ln701_1_fu_1276_p2 <= std_logic_vector(signed(sext_ln891_fu_1250_p1) - signed(zext_ln701_1_fu_1272_p1));
    sub_ln701_2_fu_1400_p2 <= std_logic_vector(signed(sext_ln891_1_fu_1384_p1) - signed(zext_ln701_2_fu_1397_p1));
    sub_ln701_3_fu_1443_p2 <= std_logic_vector(unsigned(select_ln891_4_fu_1426_p3) - unsigned(zext_ln891_4_fu_1434_p1));
    sub_ln701_4_fu_1493_p2 <= std_logic_vector(signed(sext_ln891_2_fu_1479_p1) - signed(zext_ln701_3_fu_1490_p1));
    sub_ln701_5_fu_1535_p2 <= std_logic_vector(unsigned(select_ln891_8_fu_1518_p3) - unsigned(zext_ln891_6_fu_1526_p1));
    sub_ln701_6_fu_1574_p2 <= std_logic_vector(unsigned(select_ln891_10_reg_4456) - unsigned(zext_ln891_7_fu_1566_p1));
    sub_ln701_7_fu_1614_p2 <= std_logic_vector(unsigned(select_ln891_12_fu_1598_p3) - unsigned(zext_ln891_9_fu_1605_p1));
    sub_ln701_fu_1236_p2 <= std_logic_vector(unsigned(zext_ln738_fu_1210_p1) - unsigned(zext_ln701_fu_1232_p1));
    sub_ln891_fu_1681_p2 <= std_logic_vector(unsigned(trunc_ln701_reg_4479) - unsigned(select_ln209_8_reg_4412_pp0_iter3_reg));
    success_fu_2653_p2 <= (and_ln321_fu_2642_p2 and and_ln321_1_fu_2647_p2);
        t_V_10_fu_3647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t_final_V_fu_3627_p4),14));

    t_final_V_fu_3627_p4 <= add_ln1353_1_fu_3622_p2(13 downto 1);
    t_tmp_V_fu_4138_p1 <= t_tmp_V_fu_4138_p10(16 - 1 downto 0);
    t_tmp_V_fu_4138_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_reg_4686),31));
    tmp_12_fu_2923_p4 <= sub_ln1503_fu_2917_p2(18 downto 1);
    tmp_13_fu_2950_p4 <= sub_ln1503_1_fu_2944_p2(18 downto 1);
    tmp_14_fu_2977_p4 <= sub_ln1503_2_fu_2971_p2(18 downto 1);
    tmp_15_fu_3004_p4 <= sub_ln1503_3_fu_2998_p2(18 downto 1);
    tmp_20_fu_3255_p4 <= ret_V_18_fu_3056_p2(15 downto 12);
    tmp_21_fu_3305_p4 <= ret_V_20_fu_3109_p2(15 downto 12);
    tmp_22_fu_3367_p4 <= ret_V_22_fu_3168_p2(15 downto 12);
    tmp_24_fu_3669_p3 <= (bx_V8_phi_reg_970_pp0_iter20_reg & t_V_36_reg_984);
    tmp_28_fu_3759_p4 <= v2_V_21_reg_4995(13 downto 12);
    tmp_29_fu_3815_p3 <= (trunc_ln209_reg_4349_pp0_iter20_reg & t_V_44_reg_1012);
    tmp_2_fu_1710_p3 <= (trunc_ln209_reg_4349_pp0_iter3_reg & select_ln891_16_fu_1685_p3);
    tmp_30_fu_3513_p4 <= sub_ln1503_1_fu_2944_p2(16 downto 15);
    tmp_31_fu_3866_p3 <= (trunc_ln209_reg_4349_pp0_iter20_reg & t_V_53_reg_1026);
    tmp_32_fu_3537_p4 <= sub_ln1503_2_fu_2971_p2(16 downto 15);
    tmp_33_fu_3926_p3 <= (trunc_ln209_reg_4349_pp0_iter20_reg & t_V_62_reg_1040);
    tmp_34_fu_3573_p4 <= sub_ln1503_3_fu_2998_p2(16 downto 15);
    tmp_35_fu_3986_p3 <= (trunc_ln209_reg_4349_pp0_iter20_reg & t_V_71_reg_1054);
    tmp_36_fu_3411_p4 <= ret_V_24_fu_3227_p2(15 downto 12);
    tmp_37_fu_2572_p4 <= ret_V_8_fu_2492_p2(11 downto 9);
    tmp_38_fu_2586_p4 <= neg680_i_fu_2560_p2(11 downto 8);
    tmp_3_fu_1767_p3 <= (bx_V8_phi_reg_970_pp0_iter5_reg & v1_V_fu_1753_p4);
    tmp_40_fu_3832_p4 <= add_ln341_1_fu_3827_p2(7 downto 1);
    tmp_41_fu_3883_p4 <= add_ln341_2_fu_3878_p2(7 downto 1);
    tmp_42_fu_3943_p4 <= add_ln341_3_fu_3938_p2(7 downto 1);
    tmp_4_fu_1780_p3 <= (bx_V8_phi_reg_970_pp0_iter5_reg & v2_V_18_fu_1763_p1);
    tmp_5_fu_1793_p4 <= innerStubs_0_dataarray_data_V_q0(35 downto 29);
    tmp_6_fu_1811_p4 <= outerStubs_0_dataarray_data_V_q0(15 downto 3);
    tmp_8_fu_1839_p4 <= outerStubs_0_dataarray_data_V_q0(35 downto 29);
    tmp_9_fu_1857_p4 <= innerStubs_0_dataarray_data_V_q0(15 downto 3);
    tmp_s_fu_2098_p4 <= a2_tmp_V_fu_2092_p2(20 downto 4);
    trackletIndex_V_fu_3998_p2 <= std_logic_vector(unsigned(t_V_95_reg_998) + unsigned(ap_const_lv7_1));
    trackletParameters_dataarray_data_V_address0 <= zext_ln321_fu_3677_p1(10 - 1 downto 0);

    trackletParameters_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            trackletParameters_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            trackletParameters_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trackletParameters_dataarray_data_V_d0 <= ((((p_Val2_7_reg_4539_pp0_iter20_reg & v2_V_17_reg_4773_pp0_iter20_reg) & phi0_V_reg_4779_pp0_iter20_reg) & v2_V_reg_4856_pp0_iter20_reg) & t_V_10_fu_3647_p1);

    trackletParameters_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001, or_ln571_reg_4490_pp0_iter20_reg, success_reg_4849_pp0_iter20_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln571_reg_4490_pp0_iter20_reg = ap_const_lv1_0) and (success_reg_4849_pp0_iter20_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter21 = ap_const_logic_1))) then 
            trackletParameters_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            trackletParameters_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1353_1_fu_3158_p4 <= zL_2_tmp_V_fu_3142_p2(16 downto 4);
    trunc_ln1353_2_fu_3217_p4 <= zL_3_tmp_V_fu_3201_p2(16 downto 4);
    trunc_ln1503_12_fu_3042_p4 <= zL_0_tmp_V_fu_3036_p2(19 downto 4);
    trunc_ln1503_13_fu_3089_p4 <= zL_1_tmp_V_fu_3083_p2(19 downto 4);
    trunc_ln1503_14_fu_3148_p4 <= zL_2_tmp_V_fu_3142_p2(19 downto 4);
    trunc_ln1503_15_fu_3207_p4 <= zL_3_tmp_V_fu_3201_p2(19 downto 4);
    trunc_ln209_fu_1214_p1 <= ap_phi_mux_bx_V8_phi_phi_fu_975_p4(1 - 1 downto 0);
    trunc_ln3_fu_1867_p3 <= (tmp_9_fu_1857_p4 & ap_const_lv3_0);
    trunc_ln5_fu_3099_p4 <= zL_1_tmp_V_fu_3083_p2(16 downto 4);
    trunc_ln701_fu_1643_p1 <= select_ln891_14_fu_1626_p3(7 - 1 downto 0);
    v1_V_fu_1753_p4 <= p_Val2_7_fu_1730_p11(13 downto 7);
    v2_V_18_fu_1763_p1 <= p_Val2_7_fu_1730_p11(7 - 1 downto 0);
    v2_V_20_fu_3457_p4 <= ret_V_18_fu_3056_p2(12 downto 1);
    v2_V_21_fu_3449_p3 <= 
        ap_const_lv14_3FFE when (icmp_ln891_10_fu_3293_p2(0) = '1') else 
        lshr_ln_fu_3283_p4;
    v2_V_22_fu_3696_p4 <= ret_V_fu_3616_p2(12 downto 4);
    x10_0_V_fu_2759_p2 <= (trunc_ln1503_6_reg_4861 xor ap_const_lv16_8000);
    x10_1_V_fu_2780_p2 <= (trunc_ln1503_8_reg_4866 xor ap_const_lv16_8000);
    x10_2_V_fu_2801_p2 <= (trunc_ln1503_9_reg_4871 xor ap_const_lv16_8000);
    x10_3_V_fu_2822_p2 <= (trunc_ln1503_10_reg_4876 xor ap_const_lv16_8000);
    x12A_0_tmp_V_fu_4209_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x12A_1_tmp_V_fu_4216_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x12A_2_tmp_V_fu_4223_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x12A_3_tmp_V_fu_4230_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x20_0_tmp_V_fu_4237_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x20_1_tmp_V_fu_4244_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x20_2_tmp_V_fu_4251_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x20_3_tmp_V_fu_4258_p0 <= ap_const_lv35_15555(18 - 1 downto 0);
    x22_0_tmp_V_fu_4293_p0 <= x22_0_tmp_V_fu_4293_p00(16 - 1 downto 0);
    x22_0_tmp_V_fu_4293_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_0_V_fu_2759_p2),33));
    x22_1_tmp_V_fu_4300_p0 <= x22_1_tmp_V_fu_4300_p00(16 - 1 downto 0);
    x22_1_tmp_V_fu_4300_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_1_V_fu_2780_p2),33));
    x22_2_tmp_V_fu_4307_p0 <= x22_2_tmp_V_fu_4307_p00(16 - 1 downto 0);
    x22_2_tmp_V_fu_4307_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_2_V_fu_2801_p2),33));
    x22_3_tmp_V_fu_4314_p0 <= x22_3_tmp_V_fu_4314_p00(16 - 1 downto 0);
    x22_3_tmp_V_fu_4314_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_3_V_fu_2822_p2),33));
    x23_0_tmp_V_fu_4321_p0 <= x23_0_tmp_V_fu_4321_p00(16 - 1 downto 0);
    x23_0_tmp_V_fu_4321_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_0_V_fu_2759_p2),31));
    x23_1_tmp_V_fu_4328_p0 <= x23_1_tmp_V_fu_4328_p00(16 - 1 downto 0);
    x23_1_tmp_V_fu_4328_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_1_V_fu_2780_p2),31));
    x23_2_tmp_V_fu_4335_p0 <= x23_2_tmp_V_fu_4335_p00(16 - 1 downto 0);
    x23_2_tmp_V_fu_4335_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_2_V_fu_2801_p2),31));
    x23_3_tmp_V_fu_4342_p0 <= x23_3_tmp_V_fu_4342_p00(16 - 1 downto 0);
    x23_3_tmp_V_fu_4342_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x10_3_V_fu_2822_p2),31));
    x6a_tmp_V_fu_4066_p0 <= sext_ln68_4_fu_2041_p1(16 - 1 downto 0);
    x6b_tmp_V_fu_4080_p0 <= ap_const_lv35_10E69(18 - 1 downto 0);
    x6m_tmp_V_fu_2121_p2 <= std_logic_vector(signed(ap_const_lv22_300000) + signed(sext_ln68_15_fu_2118_p1));
    x8_0_tmp_V_fu_4153_p0 <= sext_ln68_18_fu_2276_p1(18 - 1 downto 0);
    x8_1_tmp_V_fu_4160_p0 <= sext_ln68_18_fu_2276_p1(18 - 1 downto 0);
    x8_2_tmp_V_fu_4167_p0 <= sext_ln68_18_fu_2276_p1(18 - 1 downto 0);
    x8_3_tmp_V_fu_4174_p0 <= sext_ln68_18_fu_2276_p1(18 - 1 downto 0);
    xor_ln891_1_fu_1692_p2 <= (or_ln891_7_fu_1669_p2 xor ap_const_lv1_1);
    xor_ln891_fu_1350_p2 <= (icmp_ln891_reg_4358 xor ap_const_lv1_1);
    z0_V_fu_2379_p2 <= std_logic_vector(unsigned(trunc_ln1503_7_reg_4739) + unsigned(r_V_4_fu_2372_p3));
    z0_final_V_fu_2498_p4 <= ret_V_8_fu_2492_p2(11 downto 1);
    z0a_tmp_V_fu_4087_p1 <= z0a_tmp_V_fu_4087_p10(10 - 1 downto 0);
    z0a_tmp_V_fu_4087_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r1abs_V_reg_4590_pp0_iter13_reg),26));
    zL_0_final_V_fu_3062_p4 <= ret_V_18_fu_3056_p2(15 downto 1);
    zL_0_tmp_V_fu_3036_p2 <= std_logic_vector(signed(sext_ln1503_6_fu_3029_p1) + signed(sext_ln68_36_fu_3033_p1));
    zL_1_final_V_fu_3121_p4 <= ret_V_20_fu_3109_p2(15 downto 1);
    zL_1_tmp_V_fu_3083_p2 <= std_logic_vector(signed(sext_ln1503_7_fu_3079_p1) + signed(sext_ln68_36_fu_3033_p1));
    zL_2_final_V_fu_3180_p4 <= ret_V_22_fu_3168_p2(15 downto 1);
    zL_2_tmp_V_fu_3142_p2 <= std_logic_vector(signed(sext_ln1503_8_fu_3138_p1) + signed(sext_ln68_36_fu_3033_p1));
    zL_3_final_V_fu_3239_p4 <= ret_V_24_fu_3227_p2(15 downto 1);
    zL_3_tmp_V_fu_3201_p2 <= std_logic_vector(signed(sext_ln1503_9_fu_3197_p1) + signed(sext_ln68_36_fu_3033_p1));
    zext_ln1353_1_fu_2488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_5_fu_2485_p1),17));
    zext_ln1353_2_fu_3052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1503_12_fu_3042_p4),17));
    zext_ln1353_fu_3612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_3609_p1),19));
    zext_ln321_1_fu_3822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_3815_p3),64));
    zext_ln321_2_fu_3873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_3866_p3),64));
    zext_ln321_3_fu_3933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_3926_p3),64));
    zext_ln321_4_fu_3993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_3986_p3),64));
    zext_ln321_fu_3677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_3669_p3),64));
    zext_ln42_1_fu_1775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1767_p3),64));
    zext_ln42_2_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1780_p3),64));
    zext_ln42_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1710_p3),64));
    zext_ln544_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_26_fu_1889_p2),64));
    zext_ln701_1_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_1_fu_1254_p3),9));
    zext_ln701_2_fu_1397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_2_reg_4380),10));
    zext_ln701_3_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_4_reg_4391_pp0_iter1_reg),11));
    zext_ln701_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_fu_1218_p3),8));
    zext_ln738_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_iSP_V7_phi_fu_960_p6),8));
    zext_ln891_10_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_8_reg_4412_pp0_iter2_reg),11));
    zext_ln891_1_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_1_fu_1254_p3),8));
    zext_ln891_2_fu_1388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_2_reg_4380),9));
    zext_ln891_3_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln891_3_reg_4427),3));
    zext_ln891_4_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_3_reg_4386),10));
    zext_ln891_5_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_4_reg_4391_pp0_iter1_reg),10));
    zext_ln891_6_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_5_reg_4397_pp0_iter1_reg),11));
    zext_ln891_7_fu_1566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_6_reg_4402_pp0_iter2_reg),11));
    zext_ln891_8_fu_1647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln891_11_reg_4463),4));
    zext_ln891_9_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln209_7_reg_4407_pp0_iter2_reg),11));
    zext_ln891_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln891_fu_1350_p2),2));
end behav;
