From c9ed636f3867722632478afb51bfe9d952583381 Mon Sep 17 00:00:00 2001
From: Zheng Yang <zhengyang@rock-chips.com>
Date: Wed, 15 Nov 2017 11:04:34 +0800
Subject: [PATCH] drm: bridge: dw-hdmi: fix phy cpce setting in YCBCR420 mode

To support YCBCR420 10bit, we need to enable mpll output divider.
It is also compatible with YCBCR420 8bit mode.

Change-Id: I6028cfb045efd05c2cb2b9920e32901ea5aa95dc
Signed-off-by: Zheng Yang <zhengyang@rock-chips.com>
---
 drivers/gpu/drm/bridge/dw-hdmi.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/bridge/dw-hdmi.c b/drivers/gpu/drm/bridge/dw-hdmi.c
index 90bf4e091b22..758aa23f1527 100644
--- a/drivers/gpu/drm/bridge/dw-hdmi.c
+++ b/drivers/gpu/drm/bridge/dw-hdmi.c
@@ -1448,11 +1448,11 @@ static int hdmi_phy_configure_dwc_hdmi_3d_tx(struct dw_hdmi *hdmi,
 	/*
 	 * RK3399 mpll clock source is vpll, also is vop clock source.
 	 * vpll rate is twice of mpixelclock in YCBCR420 mode, we need
-	 * to enable mpll pre-divider.
+	 * to enable mpll output divider.
 	 */
 	if (hdmi_bus_fmt_is_yuv420(hdmi->hdmi_data.enc_out_bus_format) &&
 	    (hdmi->dev_type == RK3399_HDMI || hdmi->dev_type == RK3368_HDMI))
-		dw_hdmi_phy_i2c_write(hdmi, mpll_config->res[depth].cpce | 4,
+		dw_hdmi_phy_i2c_write(hdmi, mpll_config->res[depth].cpce | 1,
 				      HDMI_3D_TX_PHY_CPCE_CTRL);
 	else
 		dw_hdmi_phy_i2c_write(hdmi, mpll_config->res[depth].cpce,
-- 
2.35.3

