Classic Timing Analyzer report for fpga_top
Fri Feb 09 19:31:57 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLKA'
  7. Clock Setup: 'FX2CLK'
  8. Clock Setup: 'FX2_SCLK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                           ; To                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.887 ns                                       ; FLAG[1]                                                                                                                        ; FD[9]~reg0                                                                                                                        ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.048 ns                                      ; SPI_REGS:spi_regs|sdata[31]                                                                                                    ; FX2_SDO                                                                                                                           ; FX2_SCLK   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.596 ns                                       ; FX2CLK                                                                                                                         ; DDC1_CLK                                                                                                                          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.553 ns                                      ; INA[6]                                                                                                                         ; ADC[6]                                                                                                                            ; --         ; CLKA     ; 0            ;
; Clock Setup: 'CLKA'          ; N/A   ; None          ; 49.34 MHz ( period = 20.266 ns )               ; CIC6_520:f1_inst1_Q|diff1[5]                                                                                                   ; CIC6_520:f1_inst1_Q|output_register[95]                                                                                           ; CLKA       ; CLKA     ; 0            ;
; Clock Setup: 'FX2_SCLK'      ; N/A   ; None          ; 142.31 MHz ( period = 7.027 ns )               ; SPI_REGS:spi_regs|BitCounter[23]                                                                                               ; SPI_REGS:spi_regs|sdata[0]                                                                                                        ; FX2_SCLK   ; FX2_SCLK ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'FX2CLK'        ; N/A   ; None          ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1                                                                                                       ; RegisterX:dcoffsetreg|OUT[8]                                                                                                      ; FX2CLK     ; FX2CLK   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                ;                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                              ;
+-------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                       ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                          ;             ;
; Timing Models                                         ; Final              ;                 ;                          ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                          ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                          ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                          ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                          ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                          ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                          ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                          ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                          ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                          ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                          ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                          ;             ;
; Number of paths to report                             ; 200                ;                 ;                          ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                          ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                          ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                          ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a  ; dcfifo_8bi1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a ; dcfifo_8bi1 ;
+-------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLKA            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2CLK          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_SCLK        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[9]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[25] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[26] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[27] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[28] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[29] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[30] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[31] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[20] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0]                                                ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[21] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[22] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[23] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[5]                                                ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[24] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[16] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[17] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[18] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[19] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.110 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLKA'                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                 ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 49.34 MHz ( period = 20.266 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.999 ns               ;
; N/A                                     ; 49.45 MHz ( period = 20.223 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.980 ns               ;
; N/A                                     ; 49.55 MHz ( period = 20.180 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.913 ns               ;
; N/A                                     ; 49.56 MHz ( period = 20.178 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.889 ns               ;
; N/A                                     ; 49.66 MHz ( period = 20.137 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.894 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.094 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.827 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.803 ns               ;
; N/A                                     ; 49.85 MHz ( period = 20.059 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.816 ns               ;
; N/A                                     ; 49.87 MHz ( period = 20.051 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.808 ns               ;
; N/A                                     ; 50.00 MHz ( period = 20.002 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.713 ns               ;
; N/A                                     ; 50.06 MHz ( period = 19.976 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.709 ns               ;
; N/A                                     ; 50.07 MHz ( period = 19.973 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.730 ns               ;
; N/A                                     ; 50.07 MHz ( period = 19.972 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.686 ns               ;
; N/A                                     ; 50.17 MHz ( period = 19.933 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.690 ns               ;
; N/A                                     ; 50.21 MHz ( period = 19.916 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.627 ns               ;
; N/A                                     ; 50.28 MHz ( period = 19.890 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.623 ns               ;
; N/A                                     ; 50.28 MHz ( period = 19.887 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.644 ns               ;
; N/A                                     ; 50.29 MHz ( period = 19.886 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.600 ns               ;
; N/A                                     ; 50.39 MHz ( period = 19.847 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.604 ns               ;
; N/A                                     ; 50.43 MHz ( period = 19.830 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.541 ns               ;
; N/A                                     ; 50.45 MHz ( period = 19.820 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.553 ns               ;
; N/A                                     ; 50.49 MHz ( period = 19.804 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.537 ns               ;
; N/A                                     ; 50.52 MHz ( period = 19.796 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.510 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.771 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.528 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.769 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.526 ns               ;
; N/A                                     ; 50.60 MHz ( period = 19.763 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[5]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.520 ns               ;
; N/A                                     ; 50.60 MHz ( period = 19.761 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.518 ns               ;
; N/A                                     ; 50.64 MHz ( period = 19.749 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.463 ns               ;
; N/A                                     ; 50.65 MHz ( period = 19.744 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.455 ns               ;
; N/A                                     ; 50.67 MHz ( period = 19.734 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.467 ns               ;
; N/A                                     ; 50.69 MHz ( period = 19.728 ns )                    ; CIC6_520:f1_inst1_I|section_out6[1]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.439 ns               ;
; N/A                                     ; 50.74 MHz ( period = 19.710 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.424 ns               ;
; N/A                                     ; 50.80 MHz ( period = 19.685 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.442 ns               ;
; N/A                                     ; 50.81 MHz ( period = 19.683 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.440 ns               ;
; N/A                                     ; 50.82 MHz ( period = 19.677 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[5]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.434 ns               ;
; N/A                                     ; 50.82 MHz ( period = 19.676 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[6]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.433 ns               ;
; N/A                                     ; 50.86 MHz ( period = 19.663 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.377 ns               ;
; N/A                                     ; 50.90 MHz ( period = 19.648 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.381 ns               ;
; N/A                                     ; 50.91 MHz ( period = 19.644 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[9]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.401 ns               ;
; N/A                                     ; 50.91 MHz ( period = 19.642 ns )                    ; CIC6_520:f1_inst1_I|section_out6[1]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.353 ns               ;
; N/A                                     ; 50.92 MHz ( period = 19.637 ns )                    ; CIC6_520:f1_inst1_I|section_out6[14] ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.349 ns               ;
; N/A                                     ; 50.96 MHz ( period = 19.624 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.338 ns               ;
; N/A                                     ; 50.98 MHz ( period = 19.614 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.347 ns               ;
; N/A                                     ; 51.02 MHz ( period = 19.599 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.356 ns               ;
; N/A                                     ; 51.03 MHz ( period = 19.597 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.354 ns               ;
; N/A                                     ; 51.04 MHz ( period = 19.593 ns )                    ; CIC6_520:f1_inst1_I|section_out6[6]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.304 ns               ;
; N/A                                     ; 51.04 MHz ( period = 19.591 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[5]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.348 ns               ;
; N/A                                     ; 51.05 MHz ( period = 19.590 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[6]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.347 ns               ;
; N/A                                     ; 51.07 MHz ( period = 19.580 ns )                    ; CIC6_520:f1_inst1_I|section_out6[9]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.291 ns               ;
; N/A                                     ; 51.09 MHz ( period = 19.575 ns )                    ; CIC6_520:f1_inst1_Q|diff1[0]         ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.308 ns               ;
; N/A                                     ; 51.09 MHz ( period = 19.573 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.287 ns               ;
; N/A                                     ; 51.09 MHz ( period = 19.572 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[7]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.329 ns               ;
; N/A                                     ; 51.10 MHz ( period = 19.571 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.328 ns               ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[9]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.315 ns               ;
; N/A                                     ; 51.13 MHz ( period = 19.558 ns )                    ; CIC6_520:f1_inst1_I|section_out6[3]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.269 ns               ;
; N/A                                     ; 51.14 MHz ( period = 19.554 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.265 ns               ;
; N/A                                     ; 51.15 MHz ( period = 19.552 ns )                    ; CIC6_520:f1_inst1_I|section_out6[1]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.263 ns               ;
; N/A                                     ; 51.15 MHz ( period = 19.551 ns )                    ; CIC6_520:f1_inst1_I|section_out6[14] ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.263 ns               ;
; N/A                                     ; 51.17 MHz ( period = 19.542 ns )                    ; CIC6_520:f1_inst1_I|diff1[0]         ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.256 ns               ;
; N/A                                     ; 51.18 MHz ( period = 19.538 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.252 ns               ;
; N/A                                     ; 51.20 MHz ( period = 19.530 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.263 ns               ;
; N/A                                     ; 51.21 MHz ( period = 19.528 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.261 ns               ;
; N/A                                     ; 51.22 MHz ( period = 19.525 ns )                    ; CIC6_520:f1_inst1_I|section_out6[4]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.239 ns               ;
; N/A                                     ; 51.26 MHz ( period = 19.507 ns )                    ; CIC6_520:f1_inst1_I|section_out6[6]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.218 ns               ;
; N/A                                     ; 51.27 MHz ( period = 19.504 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[6]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.261 ns               ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; CIC6_520:f1_inst1_I|section_out6[9]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.205 ns               ;
; N/A                                     ; 51.31 MHz ( period = 19.489 ns )                    ; CIC6_520:f1_inst1_Q|diff1[0]         ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.222 ns               ;
; N/A                                     ; 51.32 MHz ( period = 19.487 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.201 ns               ;
; N/A                                     ; 51.32 MHz ( period = 19.486 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[7]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.243 ns               ;
; N/A                                     ; 51.32 MHz ( period = 19.485 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.242 ns               ;
; N/A                                     ; 51.33 MHz ( period = 19.481 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.238 ns               ;
; N/A                                     ; 51.35 MHz ( period = 19.473 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[5]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.230 ns               ;
; N/A                                     ; 51.36 MHz ( period = 19.472 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[9]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.229 ns               ;
; N/A                                     ; 51.36 MHz ( period = 19.472 ns )                    ; CIC6_520:f1_inst1_I|section_out6[3]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.183 ns               ;
; N/A                                     ; 51.37 MHz ( period = 19.468 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.179 ns               ;
; N/A                                     ; 51.37 MHz ( period = 19.466 ns )                    ; CIC6_520:f1_inst1_I|section_out6[1]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.177 ns               ;
; N/A                                     ; 51.40 MHz ( period = 19.456 ns )                    ; CIC6_520:f1_inst1_I|diff1[0]         ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.170 ns               ;
; N/A                                     ; 51.43 MHz ( period = 19.444 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.177 ns               ;
; N/A                                     ; 51.44 MHz ( period = 19.442 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[87] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.175 ns               ;
; N/A                                     ; 51.44 MHz ( period = 19.439 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[8]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.196 ns               ;
; N/A                                     ; 51.44 MHz ( period = 19.439 ns )                    ; CIC6_520:f1_inst1_I|section_out6[4]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.153 ns               ;
; N/A                                     ; 51.50 MHz ( period = 19.417 ns )                    ; CIC6_520:f1_inst1_I|section_out6[6]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.128 ns               ;
; N/A                                     ; 51.53 MHz ( period = 19.407 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.164 ns               ;
; N/A                                     ; 51.54 MHz ( period = 19.404 ns )                    ; CIC6_520:f1_inst1_Q|diff1[2]         ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.137 ns               ;
; N/A                                     ; 51.54 MHz ( period = 19.403 ns )                    ; CIC6_520:f1_inst1_Q|diff1[0]         ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.136 ns               ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; CIC6_520:f1_inst1_I|section_out6[8]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.113 ns               ;
; N/A                                     ; 51.54 MHz ( period = 19.401 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.115 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[7]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.157 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.399 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[87] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.156 ns               ;
; N/A                                     ; 51.56 MHz ( period = 19.395 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.152 ns               ;
; N/A                                     ; 51.58 MHz ( period = 19.387 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[5]  ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.144 ns               ;
; N/A                                     ; 51.58 MHz ( period = 19.386 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[6]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.143 ns               ;
; N/A                                     ; 51.59 MHz ( period = 19.382 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[87] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 51.59 MHz ( period = 19.382 ns )                    ; CIC6_520:f1_inst1_I|section_out6[3]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.093 ns               ;
; N/A                                     ; 51.60 MHz ( period = 19.380 ns )                    ; CIC6_520:f1_inst1_I|section_out6[1]  ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.091 ns               ;
; N/A                                     ; 51.62 MHz ( period = 19.372 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[2]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.105 ns               ;
; N/A                                     ; 51.62 MHz ( period = 19.371 ns )                    ; CIC6_520:f1_inst1_I|diff1[2]         ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.085 ns               ;
; N/A                                     ; 51.64 MHz ( period = 19.366 ns )                    ; CIC6_520:f1_inst1_I|diff1[0]         ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.080 ns               ;
; N/A                                     ; 51.66 MHz ( period = 19.358 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.091 ns               ;
; N/A                                     ; 51.66 MHz ( period = 19.356 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[86] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.089 ns               ;
; N/A                                     ; 51.67 MHz ( period = 19.353 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[8]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.110 ns               ;
; N/A                                     ; 51.68 MHz ( period = 19.349 ns )                    ; CIC6_520:f1_inst1_I|section_out6[4]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.063 ns               ;
; N/A                                     ; 51.68 MHz ( period = 19.348 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.062 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.332 ns )                    ; CIC6_520:f1_inst1_I|section_out6[5]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.043 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.331 ns )                    ; CIC6_520:f1_inst1_I|section_out6[6]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.042 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; CIC6_520:f1_inst1_I|section_out6[2]  ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.044 ns               ;
; N/A                                     ; 51.76 MHz ( period = 19.321 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.078 ns               ;
; N/A                                     ; 51.77 MHz ( period = 19.318 ns )                    ; CIC6_520:f1_inst1_Q|diff1[2]         ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.051 ns               ;
; N/A                                     ; 51.77 MHz ( period = 19.318 ns )                    ; CIC6_520:f1_inst1_Q|diff1[3]         ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.051 ns               ;
; N/A                                     ; 51.77 MHz ( period = 19.316 ns )                    ; CIC6_520:f1_inst1_I|section_out6[8]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.027 ns               ;
; N/A                                     ; 51.77 MHz ( period = 19.315 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.029 ns               ;
; N/A                                     ; 51.78 MHz ( period = 19.313 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[86] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.070 ns               ;
; N/A                                     ; 51.79 MHz ( period = 19.309 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.066 ns               ;
; N/A                                     ; 51.81 MHz ( period = 19.301 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[5]  ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.058 ns               ;
; N/A                                     ; 51.81 MHz ( period = 19.300 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[6]  ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.057 ns               ;
; N/A                                     ; 51.82 MHz ( period = 19.296 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[86] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.007 ns               ;
; N/A                                     ; 51.82 MHz ( period = 19.296 ns )                    ; CIC6_520:f1_inst1_I|section_out6[3]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.007 ns               ;
; N/A                                     ; 51.83 MHz ( period = 19.294 ns )                    ; CIC6_520:f1_inst1_I|section_out6[1]  ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.005 ns               ;
; N/A                                     ; 51.85 MHz ( period = 19.286 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[2]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.019 ns               ;
; N/A                                     ; 51.85 MHz ( period = 19.285 ns )                    ; CIC6_520:f1_inst1_Q|diff1[0]         ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.018 ns               ;
; N/A                                     ; 51.85 MHz ( period = 19.285 ns )                    ; CIC6_520:f1_inst1_I|diff1[2]         ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.999 ns               ;
; N/A                                     ; 51.85 MHz ( period = 19.285 ns )                    ; CIC6_520:f1_inst1_I|diff1[3]         ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.999 ns               ;
; N/A                                     ; 51.86 MHz ( period = 19.282 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[7]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.039 ns               ;
; N/A                                     ; 51.86 MHz ( period = 19.281 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[3]  ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.014 ns               ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; CIC6_520:f1_inst1_I|diff1[0]         ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.994 ns               ;
; N/A                                     ; 51.89 MHz ( period = 19.270 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[85] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.003 ns               ;
; N/A                                     ; 51.90 MHz ( period = 19.267 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[8]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 19.024 ns               ;
; N/A                                     ; 51.91 MHz ( period = 19.263 ns )                    ; CIC6_520:f1_inst1_I|section_out6[4]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.977 ns               ;
; N/A                                     ; 51.92 MHz ( period = 19.262 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.976 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.246 ns )                    ; CIC6_520:f1_inst1_I|section_out6[5]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.957 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.245 ns )                    ; CIC6_520:f1_inst1_I|section_out6[6]  ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.956 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.244 ns )                    ; CIC6_520:f1_inst1_I|section_out6[2]  ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.958 ns               ;
; N/A                                     ; 51.99 MHz ( period = 19.235 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[87] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.992 ns               ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CIC6_520:f1_inst1_Q|diff1[2]         ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.965 ns               ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; CIC6_520:f1_inst1_Q|diff1[3]         ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.965 ns               ;
; N/A                                     ; 52.01 MHz ( period = 19.227 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[85] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.984 ns               ;
; N/A                                     ; 52.01 MHz ( period = 19.226 ns )                    ; CIC6_520:f1_inst1_I|section_out6[8]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.937 ns               ;
; N/A                                     ; 52.05 MHz ( period = 19.214 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[6]  ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.971 ns               ;
; N/A                                     ; 52.06 MHz ( period = 19.210 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[85] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.921 ns               ;
; N/A                                     ; 52.06 MHz ( period = 19.210 ns )                    ; CIC6_520:f1_inst1_I|section_out6[3]  ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.921 ns               ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[2]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.933 ns               ;
; N/A                                     ; 52.09 MHz ( period = 19.199 ns )                    ; CIC6_520:f1_inst1_Q|diff1[0]         ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.932 ns               ;
; N/A                                     ; 52.09 MHz ( period = 19.199 ns )                    ; CIC6_520:f1_inst1_I|diff1[3]         ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.913 ns               ;
; N/A                                     ; 52.09 MHz ( period = 19.196 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[7]  ; CIC6_520:f1_inst1_Q|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.953 ns               ;
; N/A                                     ; 52.10 MHz ( period = 19.195 ns )                    ; CIC6_520:f1_inst1_I|diff1[2]         ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.909 ns               ;
; N/A                                     ; 52.10 MHz ( period = 19.195 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[3]  ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.928 ns               ;
; N/A                                     ; 52.10 MHz ( period = 19.194 ns )                    ; CIC6_520:f1_inst1_I|diff1[0]         ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.908 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; CIC6_520:f1_inst1_Q|diff1[4]         ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.921 ns               ;
; N/A                                     ; 52.13 MHz ( period = 19.184 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[84] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.917 ns               ;
; N/A                                     ; 52.13 MHz ( period = 19.183 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[11] ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.940 ns               ;
; N/A                                     ; 52.15 MHz ( period = 19.177 ns )                    ; CIC6_520:f1_inst1_I|section_out6[4]  ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.891 ns               ;
; N/A                                     ; 52.15 MHz ( period = 19.176 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[87] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.890 ns               ;
; N/A                                     ; 52.16 MHz ( period = 19.171 ns )                    ; CIC6_520:f1_inst1_I|section_out6[14] ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.883 ns               ;
; N/A                                     ; 52.17 MHz ( period = 19.168 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.901 ns               ;
; N/A                                     ; 52.19 MHz ( period = 19.159 ns )                    ; CIC6_520:f1_inst1_I|section_out6[6]  ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.870 ns               ;
; N/A                                     ; 52.20 MHz ( period = 19.156 ns )                    ; CIC6_520:f1_inst1_I|section_out6[5]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.867 ns               ;
; N/A                                     ; 52.21 MHz ( period = 19.154 ns )                    ; CIC6_520:f1_inst1_I|section_out6[2]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.868 ns               ;
; N/A                                     ; 52.22 MHz ( period = 19.150 ns )                    ; CIC6_520:f1_inst1_Q|diff1[7]         ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.883 ns               ;
; N/A                                     ; 52.22 MHz ( period = 19.149 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[86] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.906 ns               ;
; N/A                                     ; 52.23 MHz ( period = 19.146 ns )                    ; CIC6_520:f1_inst1_Q|diff1[3]         ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.879 ns               ;
; N/A                                     ; 52.24 MHz ( period = 19.143 ns )                    ; CIC6_520:f1_inst1_I|diff1[4]         ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.857 ns               ;
; N/A                                     ; 52.24 MHz ( period = 19.141 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[84] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.898 ns               ;
; N/A                                     ; 52.25 MHz ( period = 19.140 ns )                    ; CIC6_520:f1_inst1_I|section_out6[8]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.851 ns               ;
; N/A                                     ; 52.27 MHz ( period = 19.132 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[12] ; CIC6_520:f1_inst1_Q|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.889 ns               ;
; N/A                                     ; 52.29 MHz ( period = 19.125 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.839 ns               ;
; N/A                                     ; 52.29 MHz ( period = 19.124 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[84] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.835 ns               ;
; N/A                                     ; 52.29 MHz ( period = 19.124 ns )                    ; CIC6_520:f1_inst1_I|section_out6[3]  ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.835 ns               ;
; N/A                                     ; 52.30 MHz ( period = 19.119 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.876 ns               ;
; N/A                                     ; 52.31 MHz ( period = 19.117 ns )                    ; CIC6_520:f1_inst1_I|section_out6[11] ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.828 ns               ;
; N/A                                     ; 52.32 MHz ( period = 19.114 ns )                    ; CIC6_520:f1_inst1_I|section_out6[9]  ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.825 ns               ;
; N/A                                     ; 52.32 MHz ( period = 19.114 ns )                    ; CIC6_520:f1_inst1_Q|diff1[2]         ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.847 ns               ;
; N/A                                     ; 52.32 MHz ( period = 19.113 ns )                    ; CIC6_520:f1_inst1_Q|diff1[0]         ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.846 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.111 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[5]  ; CIC6_520:f1_inst1_Q|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.868 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.110 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[7]  ; CIC6_520:f1_inst1_Q|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.867 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.109 ns )                    ; CIC6_520:f1_inst1_I|diff1[2]         ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.823 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.109 ns )                    ; CIC6_520:f1_inst1_I|diff1[3]         ; CIC6_520:f1_inst1_I|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.823 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.109 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[3]  ; CIC6_520:f1_inst1_Q|output_register[93] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.842 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.108 ns )                    ; CIC6_520:f1_inst1_I|diff1[0]         ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.822 ns               ;
; N/A                                     ; 52.35 MHz ( period = 19.104 ns )                    ; CIC6_520:f1_inst1_I|section_out6[1]  ; CIC6_520:f1_inst1_I|output_register[89] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.815 ns               ;
; N/A                                     ; 52.35 MHz ( period = 19.102 ns )                    ; CIC6_520:f1_inst1_Q|diff1[4]         ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.835 ns               ;
; N/A                                     ; 52.36 MHz ( period = 19.098 ns )                    ; CIC6_520:f1_inst1_Q|diff1[5]         ; CIC6_520:f1_inst1_Q|output_register[83] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.831 ns               ;
; N/A                                     ; 52.36 MHz ( period = 19.097 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[11] ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.854 ns               ;
; N/A                                     ; 52.38 MHz ( period = 19.091 ns )                    ; CIC6_520:f1_inst1_I|section_out6[4]  ; CIC6_520:f1_inst1_I|output_register[90] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.805 ns               ;
; N/A                                     ; 52.38 MHz ( period = 19.090 ns )                    ; CIC6_520:f1_inst1_I|diff1[5]         ; CIC6_520:f1_inst1_I|output_register[86] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.804 ns               ;
; N/A                                     ; 52.40 MHz ( period = 19.085 ns )                    ; CIC6_520:f1_inst1_I|section_out6[14] ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.797 ns               ;
; N/A                                     ; 52.41 MHz ( period = 19.082 ns )                    ; CIC6_520:f1_inst1_Q|diff1[1]         ; CIC6_520:f1_inst1_Q|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.815 ns               ;
; N/A                                     ; 52.41 MHz ( period = 19.082 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[2]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.815 ns               ;
; N/A                                     ; 52.44 MHz ( period = 19.070 ns )                    ; CIC6_520:f1_inst1_I|section_out6[5]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.781 ns               ;
; N/A                                     ; 52.44 MHz ( period = 19.068 ns )                    ; CIC6_520:f1_inst1_I|section_out6[2]  ; CIC6_520:f1_inst1_I|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.782 ns               ;
; N/A                                     ; 52.45 MHz ( period = 19.064 ns )                    ; CIC6_520:f1_inst1_Q|diff1[7]         ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.797 ns               ;
; N/A                                     ; 52.46 MHz ( period = 19.063 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[4]  ; CIC6_520:f1_inst1_Q|output_register[85] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.820 ns               ;
; N/A                                     ; 52.47 MHz ( period = 19.057 ns )                    ; CIC6_520:f1_inst1_I|diff1[4]         ; CIC6_520:f1_inst1_I|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.771 ns               ;
; N/A                                     ; 52.48 MHz ( period = 19.055 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[0]  ; CIC6_520:f1_inst1_Q|output_register[83] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.812 ns               ;
; N/A                                     ; 52.48 MHz ( period = 19.054 ns )                    ; CIC6_520:f1_inst1_I|section_out6[8]  ; CIC6_520:f1_inst1_I|output_register[91] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.765 ns               ;
; N/A                                     ; 52.49 MHz ( period = 19.050 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[9]  ; CIC6_520:f1_inst1_Q|output_register[92] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.807 ns               ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[12] ; CIC6_520:f1_inst1_Q|output_register[94] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.803 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.039 ns )                    ; CIC6_520:f1_inst1_I|diff1[1]         ; CIC6_520:f1_inst1_I|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.753 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.039 ns )                    ; CIC6_520:f1_inst1_I|section_out6[12] ; CIC6_520:f1_inst1_I|output_register[95] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.750 ns               ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; CIC6_520:f1_inst1_I|section_out6[0]  ; CIC6_520:f1_inst1_I|output_register[83] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.749 ns               ;
; N/A                                     ; 52.54 MHz ( period = 19.033 ns )                    ; CIC6_520:f1_inst1_Q|section_out6[1]  ; CIC6_520:f1_inst1_Q|output_register[88] ; CLKA       ; CLKA     ; None                        ; None                      ; 18.790 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2CLK'                                                                                                                                                                                                         ;
+-------+------------------------------------------------+--------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[28] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[18] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[15] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[14] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[12] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[10] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; 280.90 MHz ( period = 3.560 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[8]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; 295.25 MHz ( period = 3.387 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 295.25 MHz ( period = 3.387 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 295.25 MHz ( period = 3.387 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 295.25 MHz ( period = 3.387 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 295.25 MHz ( period = 3.387 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 295.25 MHz ( period = 3.387 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 295.25 MHz ( period = 3.387 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[30] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[29] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[31] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[27] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[20] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[17] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[16] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[13] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[9]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.114 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 297.89 MHz ( period = 3.357 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[26] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[25] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[24] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[23] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[22] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[21] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[19] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 299.04 MHz ( period = 3.344 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[11] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 300.93 MHz ( period = 3.323 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[28] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[18] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[15] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[14] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[12] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[10] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[8]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[30] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[29] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[31] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[27] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[20] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[17] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[16] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[13] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 319.08 MHz ( period = 3.134 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[9]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[26] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[25] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[24] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[23] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[22] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[21] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[19] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[11] ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[7]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[6]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[5]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[4]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[3]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[2]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[1]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:dcoffsetreg|OUT[0]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[7]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[6]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[5]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[4]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[3]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[2]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[1]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:dcoffsetreg|OUT[0]  ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]   ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2      ; FX2CLK     ; FX2CLK   ; None                        ; None                      ; 1.253 ns                ;
+-------+------------------------------------------------+--------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_SCLK'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.39 MHz ( period = 7.023 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 142.39 MHz ( period = 7.023 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[28] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[27] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[26] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[25] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[24] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[23] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[22] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[21] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[20] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[17] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[14] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.722 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.722 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[28] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[27] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[26] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[25] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[24] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[23] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[22] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[21] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[20] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[17] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[14] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.607 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.607 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[28] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[27] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[26] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[25] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[24] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[23] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[22] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[21] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[20] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[17] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[14] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.18 MHz ( period = 6.841 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.26 MHz ( period = 6.837 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 146.26 MHz ( period = 6.837 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[28] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[27] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[26] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[25] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[24] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[23] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[22] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[21] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[20] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[17] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[14] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.535 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.535 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[28] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[27] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[26] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[25] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[24] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[23] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[22] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[21] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[20] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[17] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 147.62 MHz ( period = 6.774 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[14] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.534 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 148.79 MHz ( period = 6.721 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.79 MHz ( period = 6.721 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.96 MHz ( period = 6.713 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[28] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[27] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[26] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[25] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[24] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[23] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[22] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[21] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[20] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[17] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[14] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.484 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.473 ns                ;
; N/A                                     ; 149.05 MHz ( period = 6.709 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.473 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[28] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[27] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[26] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[25] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[24] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[23] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[22] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[21] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[20] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[17] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[14] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 149.75 MHz ( period = 6.678 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[19] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.75 MHz ( period = 6.678 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[18] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[11] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[10] ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[0]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.428 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[8]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[7]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[6]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[5]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[4]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[3]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[2]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[1]  ; FX2_SCLK   ; FX2_SCLK ; None                        ; None                      ; 6.426 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+-----------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                         ; To Clock ;
+-------+--------------+------------+-----------+----------------------------+----------+
; N/A   ; None         ; 7.887 ns   ; FLAG[1]   ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.886 ns   ; FLAG[1]   ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.886 ns   ; FLAG[1]   ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.886 ns   ; FLAG[1]   ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.886 ns   ; FLAG[1]   ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.886 ns   ; FLAG[1]   ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.886 ns   ; FLAG[1]   ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.886 ns   ; FLAG[1]   ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.664 ns   ; FLAG[1]   ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.581 ns   ; FLAG[1]   ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 6.581 ns   ; FLAG[1]   ; fx2st.00000010             ; IFCLK    ;
; N/A   ; None         ; 5.898 ns   ; CS_FPGA_N ; SPI_REGS:spi_regs|CS_ph1   ; FX2CLK   ;
; N/A   ; None         ; 5.334 ns   ; FX2_SDI   ; SPI_REGS:spi_regs|saddr[0] ; FX2_SCLK ;
; N/A   ; None         ; 5.317 ns   ; FLAG[1]   ; fx2st.00000011             ; IFCLK    ;
; N/A   ; None         ; 5.244 ns   ; INA[14]   ; ADC[14]                    ; CLKA     ;
; N/A   ; None         ; 5.216 ns   ; INA[11]   ; ADC[11]                    ; CLKA     ;
; N/A   ; None         ; 4.885 ns   ; INA[13]   ; ADC[13]                    ; CLKA     ;
; N/A   ; None         ; 4.531 ns   ; FX2_SDI   ; SPI_REGS:spi_regs|sdata[0] ; FX2_SCLK ;
; N/A   ; None         ; 4.513 ns   ; INA[4]    ; ADC[4]                     ; CLKA     ;
; N/A   ; None         ; 4.506 ns   ; INA[15]   ; ADC[15]                    ; CLKA     ;
; N/A   ; None         ; 4.501 ns   ; INA[12]   ; ADC[12]                    ; CLKA     ;
; N/A   ; None         ; 4.285 ns   ; INA[0]    ; ADC[0]                     ; CLKA     ;
; N/A   ; None         ; 4.272 ns   ; INA[1]    ; ADC[1]                     ; CLKA     ;
; N/A   ; None         ; 4.258 ns   ; INA[3]    ; ADC[3]                     ; CLKA     ;
; N/A   ; None         ; 4.249 ns   ; INA[2]    ; ADC[2]                     ; CLKA     ;
; N/A   ; None         ; 4.245 ns   ; INA[10]   ; ADC[10]                    ; CLKA     ;
; N/A   ; None         ; 4.223 ns   ; INA[5]    ; ADC[5]                     ; CLKA     ;
; N/A   ; None         ; 4.176 ns   ; INA[9]    ; ADC[9]                     ; CLKA     ;
; N/A   ; None         ; 3.843 ns   ; INA[7]    ; ADC[7]                     ; CLKA     ;
; N/A   ; None         ; 3.827 ns   ; INA[8]    ; ADC[8]                     ; CLKA     ;
; N/A   ; None         ; 3.819 ns   ; INA[6]    ; ADC[6]                     ; CLKA     ;
+-------+--------------+------------+-----------+----------------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+-----------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------+---------+------------+
; N/A   ; None         ; 10.048 ns  ; SPI_REGS:spi_regs|sdata[31] ; FX2_SDO ; FX2_SCLK   ;
; N/A   ; None         ; 9.862 ns   ; SPI_REGS:spi_regs|sRd       ; FX2_SDO ; FX2_SCLK   ;
; N/A   ; None         ; 8.572 ns   ; FD[1]~reg0                  ; FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.534 ns   ; FD[2]~reg0                  ; FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.524 ns   ; FD[0]~reg0                  ; FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.519 ns   ; FD[5]~reg0                  ; FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.513 ns   ; FD[3]~reg0                  ; FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.505 ns   ; FD[4]~reg0                  ; FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.204 ns   ; FD[7]~reg0                  ; FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.183 ns   ; FD[8]~reg0                  ; FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.183 ns   ; FD[6]~reg0                  ; FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.170 ns   ; FD[9]~reg0                  ; FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.833 ns   ; FD[12]~reg0                 ; FD[12]  ; IFCLK      ;
; N/A   ; None         ; 7.824 ns   ; FD[11]~reg0                 ; FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.801 ns   ; FD[10]~reg0                 ; FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.789 ns   ; WRITE_FX2FIFO               ; SLWR    ; IFCLK      ;
; N/A   ; None         ; 7.450 ns   ; FD[14]~reg0                 ; FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.443 ns   ; FD[13]~reg0                 ; FD[13]  ; IFCLK      ;
; N/A   ; None         ; 7.433 ns   ; FD[15]~reg0                 ; FD[15]  ; IFCLK      ;
+-------+--------------+------------+-----------------------------+---------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 6.596 ns        ; FX2CLK ; DDC1_CLK ;
; N/A   ; None              ; 6.579 ns        ; FX2CLK ; DDC0_CLK ;
+-------+-------------------+-----------------+--------+----------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+-----------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                         ; To Clock ;
+---------------+-------------+-----------+-----------+----------------------------+----------+
; N/A           ; None        ; -3.553 ns ; INA[6]    ; ADC[6]                     ; CLKA     ;
; N/A           ; None        ; -3.561 ns ; INA[8]    ; ADC[8]                     ; CLKA     ;
; N/A           ; None        ; -3.577 ns ; INA[7]    ; ADC[7]                     ; CLKA     ;
; N/A           ; None        ; -3.910 ns ; INA[9]    ; ADC[9]                     ; CLKA     ;
; N/A           ; None        ; -3.957 ns ; INA[5]    ; ADC[5]                     ; CLKA     ;
; N/A           ; None        ; -3.979 ns ; INA[10]   ; ADC[10]                    ; CLKA     ;
; N/A           ; None        ; -3.983 ns ; INA[2]    ; ADC[2]                     ; CLKA     ;
; N/A           ; None        ; -3.992 ns ; INA[3]    ; ADC[3]                     ; CLKA     ;
; N/A           ; None        ; -4.006 ns ; INA[1]    ; ADC[1]                     ; CLKA     ;
; N/A           ; None        ; -4.019 ns ; INA[0]    ; ADC[0]                     ; CLKA     ;
; N/A           ; None        ; -4.235 ns ; INA[12]   ; ADC[12]                    ; CLKA     ;
; N/A           ; None        ; -4.240 ns ; INA[15]   ; ADC[15]                    ; CLKA     ;
; N/A           ; None        ; -4.247 ns ; INA[4]    ; ADC[4]                     ; CLKA     ;
; N/A           ; None        ; -4.265 ns ; FX2_SDI   ; SPI_REGS:spi_regs|sdata[0] ; FX2_SCLK ;
; N/A           ; None        ; -4.619 ns ; INA[13]   ; ADC[13]                    ; CLKA     ;
; N/A           ; None        ; -4.950 ns ; INA[11]   ; ADC[11]                    ; CLKA     ;
; N/A           ; None        ; -4.978 ns ; INA[14]   ; ADC[14]                    ; CLKA     ;
; N/A           ; None        ; -5.051 ns ; FLAG[1]   ; fx2st.00000011             ; IFCLK    ;
; N/A           ; None        ; -5.068 ns ; FX2_SDI   ; SPI_REGS:spi_regs|saddr[0] ; FX2_SCLK ;
; N/A           ; None        ; -5.632 ns ; CS_FPGA_N ; SPI_REGS:spi_regs|CS_ph1   ; FX2CLK   ;
; N/A           ; None        ; -6.315 ns ; FLAG[1]   ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -6.315 ns ; FLAG[1]   ; fx2st.00000010             ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[13]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.398 ns ; FLAG[1]   ; FD[15]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.620 ns ; FLAG[1]   ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.620 ns ; FLAG[1]   ; FD[7]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.620 ns ; FLAG[1]   ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.620 ns ; FLAG[1]   ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.620 ns ; FLAG[1]   ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.620 ns ; FLAG[1]   ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.620 ns ; FLAG[1]   ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.621 ns ; FLAG[1]   ; FD[9]~reg0                 ; IFCLK    ;
+---------------+-------------+-----------+-----------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Fri Feb 09 19:31:49 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga_top -c fpga_top --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "CLKA" is an undefined clock
    Info: Assuming node "FX2CLK" is an undefined clock
    Info: Assuming node "FX2_SCLK" is an undefined clock
Info: Clock "IFCLK" Internal fmax is restricted to 163.03 MHz between source register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4]" and destination memory "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 5.580 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y18_N27; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4]'
            Info: 2: + IC(0.766 ns) + CELL(0.646 ns) = 1.412 ns; Loc. = LCCOMB_X13_Y18_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdempty_eq_comp_aeb_int~70'
            Info: 3: + IC(0.373 ns) + CELL(0.589 ns) = 2.374 ns; Loc. = LCCOMB_X13_Y18_N14; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdempty_eq_comp_aeb_int~72'
            Info: 4: + IC(0.394 ns) + CELL(0.370 ns) = 3.138 ns; Loc. = LCCOMB_X13_Y18_N16; Fanout = 42; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|valid_rdreq'
            Info: 5: + IC(1.680 ns) + CELL(0.762 ns) = 5.580 ns; Loc. = M4K_X11_Y15; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]'
            Info: Total cell delay = 2.367 ns ( 42.42 % )
            Info: Total interconnect delay = 3.213 ns ( 57.58 % )
        Info: - Smallest clock skew is 0.062 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 2.930 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 246; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.849 ns) + CELL(0.815 ns) = 2.930 ns; Loc. = M4K_X11_Y15; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|altsyncram_7b11:fifo_ram|altsyncram_hve1:altsyncram3|q_a[0]'
                Info: Total cell delay = 1.945 ns ( 66.38 % )
                Info: Total interconnect delay = 0.985 ns ( 33.62 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.868 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 246; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.936 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X13_Y18_N27; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4]'
                Info: Total cell delay = 1.796 ns ( 62.62 % )
                Info: Total interconnect delay = 1.072 ns ( 37.38 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: Clock "CLKA" has Internal fmax of 49.34 MHz between source register "CIC6_520:f1_inst1_Q|diff1[5]" and destination register "CIC6_520:f1_inst1_Q|output_register[95]" (period= 20.266 ns)
    Info: + Longest register to register delay is 19.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 2; REG Node = 'CIC6_520:f1_inst1_Q|diff1[5]'
        Info: 2: + IC(1.714 ns) + CELL(0.596 ns) = 2.310 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add7~1108'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.396 ns; Loc. = LCCOMB_X17_Y12_N18; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add7~1110'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.482 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add7~1112'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.988 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_Q|Add7~1113'
        Info: 6: + IC(1.126 ns) + CELL(0.621 ns) = 4.735 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add8~1183'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 5.241 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_Q|Add8~1184'
        Info: 8: + IC(1.053 ns) + CELL(0.621 ns) = 6.915 ns; Loc. = LCCOMB_X15_Y12_N24; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1116'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 7.001 ns; Loc. = LCCOMB_X15_Y12_N26; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1118'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.087 ns; Loc. = LCCOMB_X15_Y12_N28; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1120'
        Info: 11: + IC(0.000 ns) + CELL(0.175 ns) = 7.262 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1122'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.348 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1124'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.434 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1126'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.520 ns; Loc. = LCCOMB_X15_Y11_N4; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1128'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.606 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1130'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.692 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1132'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 7.778 ns; Loc. = LCCOMB_X15_Y11_N10; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1134'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 7.864 ns; Loc. = LCCOMB_X15_Y11_N12; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1136'
        Info: 19: + IC(0.000 ns) + CELL(0.190 ns) = 8.054 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1138'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 8.140 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1140'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 8.226 ns; Loc. = LCCOMB_X15_Y11_N18; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1142'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 8.312 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1144'
        Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 8.818 ns; Loc. = LCCOMB_X15_Y11_N22; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_Q|Add9~1145'
        Info: 24: + IC(1.029 ns) + CELL(0.596 ns) = 10.443 ns; Loc. = LCCOMB_X14_Y11_N22; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1215'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 10.529 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1217'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 10.615 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1219'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 10.701 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1221'
        Info: 28: + IC(0.000 ns) + CELL(0.175 ns) = 10.876 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1223'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 10.962 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1225'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 11.048 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1227'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 11.134 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1229'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 11.220 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1231'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 11.306 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1233'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 11.392 ns; Loc. = LCCOMB_X14_Y10_N10; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1235'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 11.478 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1237'
        Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 11.668 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1239'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 11.754 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1241'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 11.840 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1243'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 11.926 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1245'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 12.012 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1247'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 12.098 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1249'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 12.184 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1251'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 12.270 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1253'
        Info: 44: + IC(0.000 ns) + CELL(0.175 ns) = 12.445 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1255'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 12.531 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1257'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 12.617 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1259'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 12.703 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1261'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 12.789 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1263'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 12.875 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1265'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 12.961 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1267'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 13.047 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1269'
        Info: 52: + IC(0.000 ns) + CELL(0.190 ns) = 13.237 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1271'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 13.323 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1273'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 13.409 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1275'
        Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 13.495 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1277'
        Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 14.001 ns; Loc. = LCCOMB_X14_Y9_N22; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_Q|Add10~1278'
        Info: 57: + IC(1.042 ns) + CELL(0.596 ns) = 15.639 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1210'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 15.725 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1212'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 15.811 ns; Loc. = LCCOMB_X13_Y9_N26; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1214'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 15.897 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1216'
        Info: 61: + IC(0.000 ns) + CELL(0.175 ns) = 16.072 ns; Loc. = LCCOMB_X13_Y9_N30; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1218'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 16.158 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1220'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 16.244 ns; Loc. = LCCOMB_X13_Y8_N2; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1222'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 16.330 ns; Loc. = LCCOMB_X13_Y8_N4; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1224'
        Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 16.416 ns; Loc. = LCCOMB_X13_Y8_N6; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1226'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 16.502 ns; Loc. = LCCOMB_X13_Y8_N8; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1228'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 16.588 ns; Loc. = LCCOMB_X13_Y8_N10; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1230'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 16.674 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1232'
        Info: 69: + IC(0.000 ns) + CELL(0.190 ns) = 16.864 ns; Loc. = LCCOMB_X13_Y8_N14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1234'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 16.950 ns; Loc. = LCCOMB_X13_Y8_N16; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1236'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 17.036 ns; Loc. = LCCOMB_X13_Y8_N18; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1238'
        Info: 72: + IC(0.000 ns) + CELL(0.506 ns) = 17.542 ns; Loc. = LCCOMB_X13_Y8_N20; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_Q|Add11~1239'
        Info: 73: + IC(1.050 ns) + CELL(0.621 ns) = 19.213 ns; Loc. = LCCOMB_X12_Y8_N20; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|output_register[92]~437'
        Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 19.299 ns; Loc. = LCCOMB_X12_Y8_N22; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_Q|output_register[93]~438'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 19.385 ns; Loc. = LCCOMB_X12_Y8_N24; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_Q|output_register[94]~439'
        Info: 76: + IC(0.000 ns) + CELL(0.506 ns) = 19.891 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_Q|output_register[95]~323'
        Info: 77: + IC(0.000 ns) + CELL(0.108 ns) = 19.999 ns; Loc. = LCFF_X12_Y8_N27; Fanout = 1; REG Node = 'CIC6_520:f1_inst1_Q|output_register[95]'
        Info: Total cell delay = 12.985 ns ( 64.93 % )
        Info: Total interconnect delay = 7.014 ns ( 35.07 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "CLKA" to destination register is 2.839 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'CLKA'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G3; Fanout = 3322; COMB Node = 'CLKA~clkctrl'
            Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.839 ns; Loc. = LCFF_X12_Y8_N27; Fanout = 1; REG Node = 'CIC6_520:f1_inst1_Q|output_register[95]'
            Info: Total cell delay = 1.796 ns ( 63.26 % )
            Info: Total interconnect delay = 1.043 ns ( 36.74 % )
        Info: - Longest clock path from clock "CLKA" to source register is 2.842 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'CLKA'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G3; Fanout = 3322; COMB Node = 'CLKA~clkctrl'
            Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 2; REG Node = 'CIC6_520:f1_inst1_Q|diff1[5]'
            Info: Total cell delay = 1.796 ns ( 63.19 % )
            Info: Total interconnect delay = 1.046 ns ( 36.81 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "FX2CLK" has Internal fmax of 280.9 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:dcoffsetreg|OUT[28]" (period= 3.56 ns)
    Info: + Longest register to register delay is 3.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N27; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.432 ns) + CELL(0.202 ns) = 0.634 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 2; COMB Node = 'RegisterX:dcoffsetreg|always0~57'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.206 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 32; COMB Node = 'RegisterX:dcoffsetreg|always0~58'
        Info: 4: + IC(1.263 ns) + CELL(0.855 ns) = 3.324 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 1; REG Node = 'RegisterX:dcoffsetreg|OUT[28]'
        Info: Total cell delay = 1.263 ns ( 38.00 % )
        Info: Total interconnect delay = 2.061 ns ( 62.00 % )
    Info: - Smallest clock skew is 0.028 ns
        Info: + Shortest clock path from clock "FX2CLK" to destination register is 2.877 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'FX2CLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2CLK~clkctrl'
            Info: 3: + IC(0.932 ns) + CELL(0.666 ns) = 2.877 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 1; REG Node = 'RegisterX:dcoffsetreg|OUT[28]'
            Info: Total cell delay = 1.806 ns ( 62.77 % )
            Info: Total interconnect delay = 1.071 ns ( 37.23 % )
        Info: - Longest clock path from clock "FX2CLK" to source register is 2.849 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'FX2CLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2CLK~clkctrl'
            Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X18_Y16_N27; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: Total cell delay = 1.806 ns ( 63.39 % )
            Info: Total interconnect delay = 1.043 ns ( 36.61 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "FX2_SCLK" has Internal fmax of 142.31 MHz between source register "SPI_REGS:spi_regs|BitCounter[23]" and destination register "SPI_REGS:spi_regs|sdata[11]" (period= 7.027 ns)
    Info: + Longest register to register delay is 6.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y16_N15; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[23]'
        Info: 2: + IC(1.123 ns) + CELL(0.529 ns) = 1.652 ns; Loc. = LCCOMB_X15_Y16_N24; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~317'
        Info: 3: + IC(0.392 ns) + CELL(0.614 ns) = 2.658 ns; Loc. = LCCOMB_X15_Y16_N30; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~319'
        Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 3.217 ns; Loc. = LCCOMB_X15_Y16_N18; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~323'
        Info: 5: + IC(0.383 ns) + CELL(0.206 ns) = 3.806 ns; Loc. = LCCOMB_X15_Y16_N10; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(1.046 ns) + CELL(0.202 ns) = 5.054 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs|sdata[18]~9858'
        Info: 7: + IC(1.058 ns) + CELL(0.660 ns) = 6.772 ns; Loc. = LCFF_X16_Y16_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[11]'
        Info: Total cell delay = 2.417 ns ( 35.69 % )
        Info: Total interconnect delay = 4.355 ns ( 64.31 % )
    Info: - Smallest clock skew is 0.009 ns
        Info: + Shortest clock path from clock "FX2_SCLK" to destination register is 4.088 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_170; Fanout = 72; CLK Node = 'FX2_SCLK'
            Info: 2: + IC(2.438 ns) + CELL(0.666 ns) = 4.088 ns; Loc. = LCFF_X16_Y16_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[11]'
            Info: Total cell delay = 1.650 ns ( 40.36 % )
            Info: Total interconnect delay = 2.438 ns ( 59.64 % )
        Info: - Longest clock path from clock "FX2_SCLK" to source register is 4.079 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_170; Fanout = 72; CLK Node = 'FX2_SCLK'
            Info: 2: + IC(2.429 ns) + CELL(0.666 ns) = 4.079 ns; Loc. = LCFF_X14_Y16_N15; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[23]'
            Info: Total cell delay = 1.650 ns ( 40.45 % )
            Info: Total interconnect delay = 2.429 ns ( 59.55 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "FD[9]~reg0" (data pin = "FLAG[1]", clock pin = "IFCLK") is 7.887 ns
    Info: + Longest pin to register delay is 10.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_175; Fanout = 2; PIN Node = 'FLAG[1]'
        Info: 2: + IC(7.208 ns) + CELL(0.624 ns) = 8.796 ns; Loc. = LCCOMB_X13_Y15_N30; Fanout = 3; COMB Node = 'fx2st~134'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 9.374 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 16; COMB Node = 'FD[13]~584'
        Info: 4: + IC(0.562 ns) + CELL(0.855 ns) = 10.791 ns; Loc. = LCFF_X14_Y15_N21; Fanout = 1; REG Node = 'FD[9]~reg0'
        Info: Total cell delay = 2.649 ns ( 24.55 % )
        Info: Total interconnect delay = 8.142 ns ( 75.45 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 246; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.932 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X14_Y15_N21; Fanout = 1; REG Node = 'FD[9]~reg0'
        Info: Total cell delay = 1.796 ns ( 62.71 % )
        Info: Total interconnect delay = 1.068 ns ( 37.29 % )
Info: tco from clock "FX2_SCLK" to destination pin "FX2_SDO" through register "SPI_REGS:spi_regs|sdata[31]" is 10.048 ns
    Info: + Longest clock path from clock "FX2_SCLK" to source register is 4.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_170; Fanout = 72; CLK Node = 'FX2_SCLK'
        Info: 2: + IC(2.419 ns) + CELL(0.666 ns) = 4.069 ns; Loc. = LCFF_X16_Y17_N13; Fanout = 4; REG Node = 'SPI_REGS:spi_regs|sdata[31]'
        Info: Total cell delay = 1.650 ns ( 40.55 % )
        Info: Total interconnect delay = 2.419 ns ( 59.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y17_N13; Fanout = 4; REG Node = 'SPI_REGS:spi_regs|sdata[31]'
        Info: 2: + IC(2.409 ns) + CELL(3.266 ns) = 5.675 ns; Loc. = PIN_169; Fanout = 0; PIN Node = 'FX2_SDO'
        Info: Total cell delay = 3.266 ns ( 57.55 % )
        Info: Total interconnect delay = 2.409 ns ( 42.45 % )
Info: Longest tpd from source pin "FX2CLK" to destination pin "DDC1_CLK" is 6.596 ns
    Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'FX2CLK'
    Info: 2: + IC(2.360 ns) + CELL(3.096 ns) = 6.596 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'DDC1_CLK'
    Info: Total cell delay = 4.236 ns ( 64.22 % )
    Info: Total interconnect delay = 2.360 ns ( 35.78 % )
Info: th for register "ADC[6]" (data pin = "INA[6]", clock pin = "CLKA") is -3.553 ns
    Info: + Longest clock path from clock "CLKA" to destination register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'CLKA'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G3; Fanout = 3322; COMB Node = 'CLKA~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.853 ns; Loc. = LCFF_X1_Y16_N31; Fanout = 1; REG Node = 'ADC[6]'
        Info: Total cell delay = 1.796 ns ( 62.95 % )
        Info: Total interconnect delay = 1.057 ns ( 37.05 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 1; PIN Node = 'INA[6]'
        Info: 2: + IC(5.267 ns) + CELL(0.460 ns) = 6.712 ns; Loc. = LCFF_X1_Y16_N31; Fanout = 1; REG Node = 'ADC[6]'
        Info: Total cell delay = 1.445 ns ( 21.53 % )
        Info: Total interconnect delay = 5.267 ns ( 78.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 148 megabytes of memory during processing
    Info: Processing ended: Fri Feb 09 19:31:56 2007
    Info: Elapsed time: 00:00:07


