
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000665                       # Number of seconds simulated
sim_ticks                                   665329500                       # Number of ticks simulated
final_tick                               2255105228500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               38845256                       # Simulator instruction rate (inst/s)
host_op_rate                                 38845148                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              263766638                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736236                       # Number of bytes of host memory used
host_seconds                                     2.52                       # Real time elapsed on the host
sim_insts                                    97983428                       # Number of instructions simulated
sim_ops                                      97983428                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       112000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       229056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             341056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       112000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    168337643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    344274529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512612172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    168337643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168337643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       233652649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233652649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       233652649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    168337643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    344274529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746264821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2429                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2429                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 339264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  341056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               89                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     664913000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2429                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.570034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.105240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.688083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          923     45.05%     45.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          521     25.43%     70.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          196      9.57%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      4.93%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      3.47%     88.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.76%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      1.42%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.42%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143      6.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2049                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.186560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.797079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      4.86%      4.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            44     30.56%     35.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            27     18.75%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            20     13.89%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            15     10.42%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            11      7.64%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      5.56%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      2.08%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.69%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.69%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.69%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      1.39%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      1.39%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.694444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.655338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.184266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              102     70.83%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.78%     73.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     16.67%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      6.25%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.78%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     70977500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               170371250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26505000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13389.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32139.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       509.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85706.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7688520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4195125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19757400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9545040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            373788900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             69369750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              527572335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            796.827227                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    114135500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     526876500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7801920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4257000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21567000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6032880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            397998225                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             48133500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529018125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.010899                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     78510750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     562337250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                600625500     90.35%     90.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1459500      0.22%     90.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                62722000      9.43%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            664807000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          432849000     65.11%     65.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            231951000     34.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18308                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.880271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.913409                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.086591                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949388                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180092                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132764                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58986                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2244                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2244                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191750                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191750                       # number of overall hits
system.cpu.dcache.overall_hits::total          191750                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26434                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67245                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93679                       # number of overall misses
system.cpu.dcache.overall_misses::total         93679                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    682138497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    682138497                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1818721987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1818721987                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6931000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6931000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2500860484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2500860484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2500860484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2500860484                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285429                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285429                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166045                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532714                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.149678                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.149678                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328204                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328204                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25805.345275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25805.345275                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27046.203985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27046.203985                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17546.835443                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17546.835443                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26696.062981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26696.062981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26696.062981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26696.062981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        72969                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.935575                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13045                       # number of writebacks
system.cpu.dcache.writebacks::total             13045                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17435                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17435                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58157                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58157                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75592                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8999                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9088                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18087                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    220318503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    220318503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    249112061                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    249112061                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4049000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    469430564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    469430564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    469430564                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    469430564                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.071995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063368                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063368                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24482.553950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24482.553950                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27411.098261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27411.098261                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18156.950673                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18156.950673                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25954.031293                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10388                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.870885                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10388                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.917405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.795485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.075400                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955225                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333187                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333187                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149451                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149451                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149451                       # number of overall hits
system.cpu.icache.overall_hits::total          149451                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11948                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11948                       # number of overall misses
system.cpu.icache.overall_misses::total         11948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    304441212                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    304441212                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    304441212                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    304441212                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    304441212                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    304441212                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161399                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074028                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074028                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25480.516572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25480.516572                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25480.516572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25480.516572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25480.516572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25480.516572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1768                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                69                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.623188                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1559                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1559                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1559                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1559                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1559                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1559                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10389                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10389                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    242783521                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242783521                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    242783521                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242783521                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    242783521                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242783521                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064368                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23369.286842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23369.286842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23369.286842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23369.286842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23369.286842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23369.286842                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5357                       # number of replacements
system.l2.tags.tagsinuse                 16197.598957                       # Cycle average of tags in use
system.l2.tags.total_refs                       24731                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5357                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.616576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7948.740661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3025.883585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3289.876059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1186.317827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   746.780826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.200798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978821                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682247                       # Number of tag accesses
system.l2.tags.data_accesses                   682247                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8635                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7593                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16228                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13045                       # number of Writeback hits
system.l2.Writeback_hits::total                 13045                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7136                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8635                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14729                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23364                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8635                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14729                       # number of overall hits
system.l2.overall_hits::total                   23364                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1750                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1627                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3377                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1953                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1750                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3580                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5330                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1750                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3580                       # number of overall misses
system.l2.overall_misses::total                  5330                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    141476500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    133926250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       275402750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    163188750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     163188750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    141476500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    297115000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        438591500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    141476500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    297115000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       438591500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19605                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13045                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9089                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18309                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28694                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18309                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28694                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.176464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172252                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.214875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214875                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168512                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195532                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185753                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168512                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195532                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185753                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80843.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 82314.843270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81552.487415                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83557.987711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83557.987711                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80843.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82993.016760                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82287.335835                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80843.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82993.016760                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82287.335835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2429                       # number of writebacks
system.l2.writebacks::total                      2429                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1750                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1627                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3377                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1953                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5330                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    119561000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    113684250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    233245250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    139003750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139003750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    119561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    252688000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    372249000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    119561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    252688000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    372249000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168512                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.176464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172252                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.214875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214875                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185753                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68320.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69873.540258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69068.774060                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71174.475166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71174.475166                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68320.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70583.240223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69840.337711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68320.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70583.240223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69840.337711                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3377                       # Transaction distribution
system.membus.trans_dist::ReadResp               3376                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2429                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1953                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1953                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       496512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       496520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  496520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7760                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19077500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28250500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          232057                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       191997                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11012                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       170740                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81568                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.773222                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14033                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          432                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181490                       # DTB read hits
system.switch_cpus.dtb.read_misses               3099                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59849                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136158                       # DTB write hits
system.switch_cpus.dtb.write_misses              1213                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25193                       # DTB write accesses
system.switch_cpus.dtb.data_hits               317648                       # DTB hits
system.switch_cpus.dtb.data_misses               4312                       # DTB misses
system.switch_cpus.dtb.data_acv                    75                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85042                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58115                       # ITB hits
system.switch_cpus.itb.fetch_misses              1293                       # ITB misses
system.switch_cpus.itb.fetch_acv                   18                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59408                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1330659                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       355083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1247687                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              232057                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95601                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                767539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31682                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          540                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        51666                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161400                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1190811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.047762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.395162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           958340     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14545      1.22%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28347      2.38%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17651      1.48%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44135      3.71%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10226      0.86%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18246      1.53%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8219      0.69%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91102      7.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1190811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174393                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.937646                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           277596                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        714143                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152075                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32486                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14510                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11020                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1373                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1067792                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4340                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14510                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           295294                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          196009                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       342853                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165992                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        176152                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1014245                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1154                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25319                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          11382                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         106394                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       678495                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1300884                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1297639                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2828                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493768                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           184719                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31757                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3593                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            217692                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34966                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21588                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             926536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            869790                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1527                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       226275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1190811                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.730418                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.418576                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       836487     70.25%     70.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138796     11.66%     81.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71682      6.02%     87.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58021      4.87%     92.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43988      3.69%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22053      1.85%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13227      1.11%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4468      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2089      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1190811                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1296      4.58%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15493     54.77%     59.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11500     40.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        514430     59.14%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          761      0.09%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       193937     22.30%     81.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139394     16.03%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         869790                       # Type of FU issued
system.switch_cpus.iq.rate                   0.653654                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28289                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032524                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2951454                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1176080                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       825042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8752                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4540                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         893049                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4570                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7329                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52004                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          951                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17689                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16628                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14510                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          102069                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         57424                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       973211                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4487                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190357                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146483                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21522                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         55974                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          951                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3723                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13730                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        856980                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185765                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12809                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19793                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               323558                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           116824                       # Number of branches executed
system.switch_cpus.iew.exec_stores             137793                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.644027                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 836698                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                829186                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            402705                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541710                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.623139                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743396                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       221567                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12462                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1152423                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.643699                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.629673                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       882710     76.60%     76.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       125999     10.93%     87.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49629      4.31%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19739      1.71%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23114      2.01%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7696      0.67%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7864      0.68%     96.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6157      0.53%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29515      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1152423                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741813                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741813                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267147                       # Number of memory references committed
system.switch_cpus.commit.loads                138353                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98728                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712590                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433498     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142541     19.22%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129140     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741813                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29515                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2069075                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1965563                       # The number of ROB writes
system.switch_cpus.timesIdled                    4976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  139848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727138                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.829995                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.829995                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546450                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546450                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1140093                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          572297                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2720                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25441                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19608                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9089                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       664640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2006600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2671240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41745    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41745                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33918000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15919725                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28024497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.212673                       # Number of seconds simulated
sim_ticks                                3212672591500                       # Number of ticks simulated
final_tick                               5468370662000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 410261                       # Simulator instruction rate (inst/s)
host_op_rate                                   410261                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              158409720                       # Simulator tick rate (ticks/s)
host_mem_usage                                 764908                       # Number of bytes of host memory used
host_seconds                                 20280.78                       # Real time elapsed on the host
sim_insts                                  8320419632                       # Number of instructions simulated
sim_ops                                    8320419632                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      5410304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1018762624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1024176960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      5410304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5410304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    638243264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       638243264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        84536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     15918166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16002765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       9972551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9972551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1684051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    317107516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             318792821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1684051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1684051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       198664273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198664273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       198664273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1684051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    317107516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            517457094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16002765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10347655                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16002765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10347655                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1024016896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               645828992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1024176960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            662249920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2501                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                256570                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          516                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1007991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1012412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1022625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1026348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1024770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1035321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1034389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            983175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            965452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            961851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           965106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           979254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           986432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           998914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           998922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           997302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            627524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            634011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            628376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            633255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            628832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            629599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            629554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            633661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            631172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            628504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           628260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           634798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           631587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           633581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           629695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           628669                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1297                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3212674506500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16002765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10347655                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9700065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3292788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1848876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1157600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 134280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 145050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 341997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 449274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 540599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 588232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 590674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 592789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 596170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 597573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 605619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 678894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 627782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 640869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 748682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 627260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 621395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 596341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  18076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  19539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  16962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6604054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.851660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.819495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.169241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2974875     45.05%     45.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1747493     26.46%     71.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       526668      7.97%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       240707      3.64%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       180617      2.73%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       104889      1.59%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       120951      1.83%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       130541      1.98%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       577313      8.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6604054                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       592960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.980346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.631880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       592939    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        592960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       592960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.018143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.611766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     12.160759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        591624     99.77%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            68      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            42      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            49      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            56      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           61      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           80      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           99      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159          152      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175          127      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           66      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           51      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           29      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           12      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           12      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           11      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           11      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           26      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           23      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           69      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           39      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           24      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           62      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           10      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            8      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495           16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511           15      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543           20      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           19      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703           10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        592960                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 321232776784                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            621237726784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                80001320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20076.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38826.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       318.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    318.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 12284836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7202453                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121921.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              25298126280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              13803541125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             63580615800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            32706575280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         209918311200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1456451908020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         650769010500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2452528088205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            763.093028                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1071922816276                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  107278340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2033473557474                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              24654588840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              13452404625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             61294623000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            32710087440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         209918311200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1431562366395                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         672601941750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2446194323250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            761.122306                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1108483626666                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  107278340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1996914859584                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1290                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    6522927                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   111489     41.30%     41.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     397      0.15%     41.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    3290      1.22%     42.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  154783     57.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               269959                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    111475     49.19%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      397      0.18%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     3290      1.45%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   111475     49.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                226637                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             3187866539000     99.23%     99.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               195513500      0.01%     99.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1343940000      0.04%     99.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             23267086000      0.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         3212673078500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999874                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.720202                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.839524                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.03%      0.03% # number of syscalls executed
system.cpu.kern.syscall::3                       2477     76.00%     76.04% # number of syscalls executed
system.cpu.kern.syscall::4                         15      0.46%     76.50% # number of syscalls executed
system.cpu.kern.syscall::6                         60      1.84%     78.34% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.03%     78.37% # number of syscalls executed
system.cpu.kern.syscall::17                       394     12.09%     90.46% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.03%     90.49% # number of syscalls executed
system.cpu.kern.syscall::20                         2      0.06%     90.55% # number of syscalls executed
system.cpu.kern.syscall::23                         1      0.03%     90.58% # number of syscalls executed
system.cpu.kern.syscall::24                         3      0.09%     90.67% # number of syscalls executed
system.cpu.kern.syscall::33                         2      0.06%     90.73% # number of syscalls executed
system.cpu.kern.syscall::45                       119      3.65%     94.38% # number of syscalls executed
system.cpu.kern.syscall::47                         3      0.09%     94.48% # number of syscalls executed
system.cpu.kern.syscall::48                         5      0.15%     94.63% # number of syscalls executed
system.cpu.kern.syscall::54                         2      0.06%     94.69% # number of syscalls executed
system.cpu.kern.syscall::58                         1      0.03%     94.72% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.09%     94.81% # number of syscalls executed
system.cpu.kern.syscall::60                         3      0.09%     94.91% # number of syscalls executed
system.cpu.kern.syscall::71                       114      3.50%     98.40% # number of syscalls executed
system.cpu.kern.syscall::73                         9      0.28%     98.68% # number of syscalls executed
system.cpu.kern.syscall::74                        36      1.10%     99.79% # number of syscalls executed
system.cpu.kern.syscall::87                         1      0.03%     99.82% # number of syscalls executed
system.cpu.kern.syscall::132                        1      0.03%     99.85% # number of syscalls executed
system.cpu.kern.syscall::136                        2      0.06%     99.91% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.03%     99.94% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.03%     99.97% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.03%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   3259                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   891      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                       26      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                225841      4.59%      4.60% # number of callpals executed
system.cpu.kern.callpal::rdps                    8599      0.17%      4.78% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.00%      4.78% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%      4.78% # number of callpals executed
system.cpu.kern.callpal::rti                    40431      0.82%      5.60% # number of callpals executed
system.cpu.kern.callpal::callsys                 3422      0.07%      5.67% # number of callpals executed
system.cpu.kern.callpal::imb                       64      0.00%      5.67% # number of callpals executed
system.cpu.kern.callpal::rdunique             4645381     94.33%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4924661                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             41036                       # number of protection mode switches
system.cpu.kern.mode_switch::user               39893                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 286                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               39994                      
system.cpu.kern.mode_good::user                 39893                      
system.cpu.kern.mode_good::idle                   101                      
system.cpu.kern.mode_switch_good::kernel     0.974608                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.353147                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.984892                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       181311692000      5.64%      5.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         2968035019000     92.39%     98.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          63326367500      1.97%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      891                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          91331851                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2548110366                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          91331851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.899471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       13774829579                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      13774829579                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1789595050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1789595050                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    722262719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      722262719                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     18420079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     18420079                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     17895467                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     17895467                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   2511857769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2511857769                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   2511857769                       # number of overall hits
system.cpu.dcache.overall_hits::total      2511857769                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    435853541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     435853541                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data    436726432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    436726432                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       121133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       121133                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           11                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    872579973                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      872579973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    872579973                       # number of overall misses
system.cpu.dcache.overall_misses::total     872579973                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 8117648429956                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 8117648429956                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 8758186075431                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 8758186075431                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1755466497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1755466497                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       163501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       163501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 16875834505387                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 16875834505387                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 16875834505387                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 16875834505387                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   2225448591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2225448591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data   1158989151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1158989151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     18541212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     18541212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     17895478                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     17895478                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   3384437742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   3384437742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   3384437742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   3384437742                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.195850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.195850                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.376817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.376817                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.006533                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006533                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.257821                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.257821                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.257821                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.257821                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 18624.716026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18624.716026                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 20054.169919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20054.169919                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14492.058291                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14492.058291                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 14863.727273                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 14863.727273                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19340.157954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19340.157954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19340.157954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19340.157954                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    220802699                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6200608                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3234127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           50096                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.272736                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   123.774513                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     81453884                       # number of writebacks
system.cpu.dcache.writebacks::total          81453884                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data    386040587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    386040587                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data    395299471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    395299471                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        28980                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        28980                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data    781340058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    781340058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data    781340058                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    781340058                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     49812954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     49812954                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     41426961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     41426961                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        92153                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        92153                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           11                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     91239915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     91239915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     91239915                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     91239915                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         5128                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5128                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data        10303                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10303                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        15431                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15431                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1298374703133                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1298374703133                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 1018959822150                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1018959822150                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   1229769003                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1229769003                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       146999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       146999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2317334525283                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2317334525283                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2317334525283                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2317334525283                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    916697000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    916697000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1911753000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1911753000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2828450000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2828450000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.004970                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004970                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.026959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.026959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026959                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 26065.001147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26065.001147                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24596.538041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24596.538041                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13344.861296                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13344.861296                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 13363.545455                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13363.545455                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25398.253881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25398.253881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25398.253881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25398.253881                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 178763.065523                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178763.065523                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 185553.042803                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 185553.042803                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 183296.610719                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 183296.610719                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           3201989                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.535375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1393803627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3201989                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            435.293072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   510.535375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.997139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2858825999                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2858825999                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst   1424440677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1424440677                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst   1424440677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1424440677                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst   1424440677                       # number of overall hits
system.cpu.icache.overall_hits::total      1424440677                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3371175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3371175                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3371175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3371175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3371175                       # number of overall misses
system.cpu.icache.overall_misses::total       3371175                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  50008659433                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50008659433                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  50008659433                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50008659433                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  50008659433                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50008659433                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst   1427811852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1427811852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst   1427811852                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1427811852                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst   1427811852                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1427811852                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002361                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002361                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14834.192658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14834.192658                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14834.192658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14834.192658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14834.192658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14834.192658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11828                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               341                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.686217                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       168879                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       168879                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       168879                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       168879                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       168879                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       168879                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3202296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3202296                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3202296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3202296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3202296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3202296                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  43222861738                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  43222861738                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  43222861738                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  43222861738                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  43222861738                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  43222861738                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002243                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13497.459866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13497.459866                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13497.459866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13497.459866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13497.459866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13497.459866                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24006656                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2961                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 6068                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6068                       # Transaction distribution
system.iobus.trans_dist::WriteReq              385407                       # Transaction distribution
system.iobus.trans_dist::WriteResp              10303                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         8874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        30862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  782950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        35496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1634                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        49673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24017760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24017760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24067433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              8477000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               408000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             2070000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14625000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          2197543691                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            20559000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           377367312                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               376044                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376044                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384396                       # Number of tag accesses
system.iocache.tags.data_accesses             3384396                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          940                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              940                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       375104                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       375104                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          940                       # number of demand (read+write) misses
system.iocache.demand_misses::total               940                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          940                       # number of overall misses
system.iocache.overall_misses::total              940                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide    120786343                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    120786343                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  82947427036                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  82947427036                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    120786343                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    120786343                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    120786343                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    120786343                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          940                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            940                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          940                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             940                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          940                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            940                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 128496.109574                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 128496.109574                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221131.811540                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221131.811540                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 128496.109574                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 128496.109574                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 128496.109574                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 128496.109574                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        828608                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               123303                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.720096                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375120                       # number of writebacks
system.iocache.writebacks::total               375120                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          940                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          940                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          940                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          940                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          940                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          940                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     71515835                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     71515835                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  63438890168                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  63438890168                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     71515835                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     71515835                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     71515835                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     71515835                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76080.675532                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76080.675532                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169123.470206                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169123.470206                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76080.675532                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76080.675532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76080.675532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76080.675532                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  15995224                       # number of replacements
system.l2.tags.tagsinuse                 16223.329811                       # Cycle average of tags in use
system.l2.tags.total_refs                   119014949                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15995224                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.440655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5795.230612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         28.130025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         24.738869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   455.537492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9919.692824                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.353713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.027804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.605450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2873240427                       # Number of tag accesses
system.l2.tags.data_accesses               2873240427                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      3117410                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     40231592                       # number of ReadReq hits
system.l2.ReadReq_hits::total                43349002                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         81453884                       # number of Writeback hits
system.l2.Writeback_hits::total              81453884                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data     35181606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              35181606                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       3117410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      75413198                       # number of demand (read+write) hits
system.l2.demand_hits::total                 78530608                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      3117410                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     75413198                       # number of overall hits
system.l2.overall_hits::total                78530608                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        84554                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      9671930                       # number of ReadReq misses
system.l2.ReadReq_misses::total               9756484                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          119                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                119                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      6246737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6246737                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        84554                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     15918667                       # number of demand (read+write) misses
system.l2.demand_misses::total               16003221                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        84554                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     15918667                       # number of overall misses
system.l2.overall_misses::total              16003221                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   7235727024                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 822806834572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    830042561596                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       124997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       124997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 599011695129                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  599011695129                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   7235727024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1421818529701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1429054256725                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   7235727024                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1421818529701                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1429054256725                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3201964                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     49903522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            53105486                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     81453884                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          81453884                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              203                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     41428343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          41428343                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3201964                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     91331865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             94533829                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3201964                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     91331865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            94533829                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.026407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.193813                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.183719                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.586207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.586207                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.090909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.090909                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.150784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.150784                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.026407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.174295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169286                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.026407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.174295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169286                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85575.218488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85071.628369                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85075.992704                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1050.394958                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1050.394958                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 95891.934482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95891.934482                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85575.218488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89317.687825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89297.914259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85575.218488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89317.687825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89297.914259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              9597431                       # number of writebacks
system.l2.writebacks::total                   9597431                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        84554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      9671930                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          9756484                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           119                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      6246737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6246737                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        84554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     15918667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16003221                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        84554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     15918667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16003221                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         5128                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5128                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data        10303                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10303                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        15431                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        15431                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   6174253476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 702070919428                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 708245172904                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      2160094                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2160094                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 521695473871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 521695473871                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   6174253476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1223766393299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1229940646775                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   6174253476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1223766393299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1229940646775                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    844905000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    844905000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1777813000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1777813000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2622718000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2622718000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.026407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.193813                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.183719                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.586207                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.586207                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.090909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.150784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.150784                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.026407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.174295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.026407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.174295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169286                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73021.423895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72588.502959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72592.254843                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18152.050420                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18152.050420                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83514.877266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83514.877266                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73021.423895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76876.185255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76855.818386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73021.423895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76876.185255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76855.818386                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 164763.065523                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 164763.065523                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 172552.945744                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 172552.945744                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 169964.227853                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 169964.227853                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             9762552                       # Transaction distribution
system.membus.trans_dist::ReadResp            9762538                       # Transaction distribution
system.membus.trans_dist::WriteReq              10303                       # Transaction distribution
system.membus.trans_dist::WriteResp             10303                       # Transaction distribution
system.membus.trans_dist::Writeback           9972551                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       375104                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              515                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             516                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6246341                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6246341                       # Transaction distribution
system.membus.trans_dist::BadAddressError           14                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1126331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1126331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        30862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41603976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41634866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42761197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     48018368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     48018368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        49673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1638408512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1638458185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1686476553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              986                       # Total snoops (count)
system.membus.snoop_fanout::samples          26368664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                26368664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            26368664                       # Request fanout histogram
system.membus.reqLayer0.occupancy            30175500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         72469471076                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               17000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          381563688                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        84657788130                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      2459794683                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   2225416320                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     68628801                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    744561887                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       604590287                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.200811                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        73312327                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        45425                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           2316626611                       # DTB read hits
system.switch_cpus.dtb.read_misses            9299759                       # DTB read misses
system.switch_cpus.dtb.read_acv                 18799                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       2306888352                       # DTB read accesses
system.switch_cpus.dtb.write_hits          1206655635                       # DTB write hits
system.switch_cpus.dtb.write_misses           1911816                       # DTB write misses
system.switch_cpus.dtb.write_acv                 9985                       # DTB write access violations
system.switch_cpus.dtb.write_accesses      1164878244                       # DTB write accesses
system.switch_cpus.dtb.data_hits           3523282246                       # DTB hits
system.switch_cpus.dtb.data_misses           11211575                       # DTB misses
system.switch_cpus.dtb.data_acv                 28784                       # DTB access violations
system.switch_cpus.dtb.data_accesses       3471766596                       # DTB accesses
system.switch_cpus.itb.fetch_hits          1407362986                       # ITB hits
system.switch_cpus.itb.fetch_misses            255944                       # ITB misses
system.switch_cpus.itb.fetch_acv                28989                       # ITB acv
system.switch_cpus.itb.fetch_accesses      1407618930                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               6299272677                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1530714625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts            12558636538                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          2459794683                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    677902614                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            4668631293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       153950602                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              21591                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       281586                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5282058                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles       223508                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          597                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines        1427811865                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      30935914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             148                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   6282130572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.999105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.140348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4128223175     65.71%     65.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        188130158      2.99%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        155742388      2.48%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        125177841      1.99%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        270645813      4.31%     77.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        115116898      1.83%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        141283535      2.25%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         84866983      1.35%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8       1072943781     17.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   6282130572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.390489                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.993665                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1038779048                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    3309916025                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1655792549                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     200961944                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       76681006                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    139961125                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        302694                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts    11829967568                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        794882                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       76681006                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1148152048                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       989483141                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1177238957                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1736154176                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles    1154421244                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts    11481812238                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2633668                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      102388911                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      284867683                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      718977790                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   7956720524                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups   15069827274                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups  14644453949                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    425331388                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    5728316085                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2228404434                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     60780447                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     19689647                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         921279466                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   2593334255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1242117334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     89449747                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     93361750                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded        10590129111                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    118863652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        9550265821                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     19480433                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2487270711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1638073621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     77879767                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   6282130572                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.520227                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.156800                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3436597153     54.70%     54.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    691547238     11.01%     65.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    502777306      8.00%     73.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    394683301      6.28%     80.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    461156052      7.34%     87.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    293242613      4.67%     92.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    261140483      4.16%     96.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    136457511      2.17%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    104528915      1.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   6282130572                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        83417210     20.51%     20.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         402988      0.10%     20.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      10316142      2.54%     23.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1789114      0.44%     23.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10714787      2.63%     26.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1091877      0.27%     26.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        30845      0.01%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      191408912     47.05%     73.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     107636725     26.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2366      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    5583629795     58.47%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     70375065      0.74%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    191994452      2.01%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     47500923      0.50%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          291      0.00%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     24095003      0.25%     61.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1518522      0.02%     61.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1185522      0.01%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2395066214     25.08%     87.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1212856855     12.70%     99.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     22040813      0.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     9550265821                       # Type of FU issued
system.switch_cpus.iq.rate                   1.516090                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           406808600                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042597                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  25096751780                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes  12849929726                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   9003744198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    712199468                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    346599418                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    339950692                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     9586137037                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       370935018                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     72520449                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    542757149                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       258304                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       277127                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     65181969                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        90988                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      6414198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       76681006                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       623240109                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     296981109                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts  10922426475                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6079512                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    2593334255                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts   1242117334                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     99835286                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        4713862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     290267816                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       277127                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     22552491                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     62889048                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     85441539                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    9452965632                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    2331086483                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     97300190                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             213433712                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           3539743049                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches       1497411478                       # Number of branches executed
system.switch_cpus.iew.exec_stores         1208656566                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.500644                       # Inst execution rate
system.switch_cpus.iew.wb_sent             9394099245                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            9343694890                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        5329240623                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        6930909165                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.483297                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.768909                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2478226296                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     40983885                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     74857433                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   5924928796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.420693                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.558243                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3725614363     62.88%     62.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    808837610     13.65%     76.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    260898356      4.40%     80.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    155534824      2.63%     83.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    167524754      2.83%     86.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     96982293      1.64%     88.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     66536015      1.12%     89.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     77967312      1.32%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    565033269      9.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   5924928796                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   8417502701                       # Number of instructions committed
system.switch_cpus.commit.committedOps     8417502701                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             3227512466                       # Number of memory references committed
system.switch_cpus.commit.loads            2050577101                       # Number of loads committed
system.switch_cpus.commit.membars            18033225                       # Number of memory barriers committed
system.switch_cpus.commit.branches         1299768001                       # Number of branches committed
system.switch_cpus.commit.fp_insts          337723480                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        7946100660                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     68501130                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    195783026      2.33%      2.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4630660761     55.01%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     59130643      0.70%     58.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    190514129      2.26%     60.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     47040492      0.56%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          277      0.00%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24039997      0.29%     61.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1516446      0.02%     61.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1183215      0.01%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2068610326     24.58%     85.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1176982603     13.98%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     22040786      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   8417502701                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     565033269                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          16234843143                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         22151533676                       # The number of ROB writes
system.switch_cpus.timesIdled                 1268239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17142105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles            126072508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          8221722041                       # Number of Instructions Simulated
system.switch_cpus.committedOps            8221722041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.766174                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.766174                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.305186                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.305186                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads      12367495161                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      6451145067                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         421961070                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        218186692                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       443630059                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       47868658                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           53111886                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          53111304                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10303                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10303                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         81453884                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       375909                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             203                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         41428343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        41428343                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6404259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    264149277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             270553536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    204925632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  11058360585                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11263286217                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          377554                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        176380539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.002137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1              176003690     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 376849      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          176380539                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       169460880500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           559500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4826911506                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      139445526067                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 15.227976                       # Number of seconds simulated
sim_ticks                                15227976386000                       # Number of ticks simulated
final_tick                               20696347048000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 466170                       # Simulator instruction rate (inst/s)
host_op_rate                                   466170                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              210941626                       # Simulator tick rate (ticks/s)
host_mem_usage                                 775148                       # Number of bytes of host memory used
host_seconds                                 72190.48                       # Real time elapsed on the host
sim_insts                                 33653040853                       # Number of instructions simulated
sim_ops                                   33653040853                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     55073216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   7678405440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7733478656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     55073216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      55073216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1411675264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1411675264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       860519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data    119975085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           120835604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      22057426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           22057426                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      3616581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    504230191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             507846772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      3616581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3616581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        92702748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92702748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        92702748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      3616581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    504230191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            600549521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                   120835604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   22057682                       # Number of write requests accepted
system.mem_ctrls.readBursts                 120835604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 22057682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             7729718208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3760448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1411689600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7733478656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1411691648                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  58757                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    39                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          277                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           7522694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7557284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7547204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7598631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7524641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7575860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7447102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7530576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7559553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7555024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7552081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7642192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7526921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7557050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7509512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7570522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1358414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1442653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1335488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1368092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1345111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1380151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1337203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1380508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1333671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1384614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1381258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1441951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1381857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1411893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1371110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1403676                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  15227976663000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             120835604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             22057682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                86895700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                27827421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5455049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  588675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 313053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 320775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                1033610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                1248976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1315773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1342864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1344196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1343914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1353615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1350847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1361219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1424095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1385449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1386038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1463944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1357883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1369448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1337949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27659391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.499191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.913430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.378075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     13841672     50.04%     50.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3571075     12.91%     62.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2046486      7.40%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1022494      3.70%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       615264      2.22%     76.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       509213      1.84%     78.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       471914      1.71%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       446452      1.61%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5134821     18.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27659391                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1335085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.465292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    526.829886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511       1310500     98.16%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023        11745      0.88%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         4460      0.33%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         1159      0.09%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          620      0.05%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          483      0.04%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          346      0.03%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095          315      0.02%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607          292      0.02%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119          339      0.03%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631          281      0.02%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143          381      0.03%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          276      0.02%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          409      0.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          441      0.03%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          525      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          685      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          587      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727          440      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239          462      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751          250      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263           80      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1335085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1335085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.521532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17       1016445     76.13%     76.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19        313193     23.46%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          5395      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            40      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-121            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1335085                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1124033118250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            3388598999500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               603884235000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9306.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28056.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       507.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    507.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 98664635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                16510464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     106568.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             129494461320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              70656700125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            533951722200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           103647049200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1204535548320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         9688726731150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         2566259712000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           14297271924315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            775.260049                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 3114755598500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  508495520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  11604722891500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy             129563227080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              70694221125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            532982821800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           104703081840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1204535548320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         9650414873700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         2599866604500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           14292760378365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.015413                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 3136367551500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  508495520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  11583111579750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       12                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   73139044                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   236823     34.27%     34.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.00%     34.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                   15594      2.26%     36.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  438674     63.47%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               691099                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    236823     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.00%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                    15594      3.19%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   236823     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                489248                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             15115139655500     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5731500      0.00%     99.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              8793999000      0.06%     99.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            104036458500      0.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         15227975844500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.539861                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.707928                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::3                          2      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::4                         82      0.11%      0.12% # number of syscalls executed
system.cpu.kern.syscall::6                          2      0.00%      0.12% # number of syscalls executed
system.cpu.kern.syscall::45                         4      0.01%      0.13% # number of syscalls executed
system.cpu.kern.syscall::71                         5      0.01%      0.13% # number of syscalls executed
system.cpu.kern.syscall::256                    23890     33.29%     33.42% # number of syscalls executed
system.cpu.kern.syscall::257                    47780     66.58%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                  71765                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                 18424      1.87%      1.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                545709     55.33%     57.20% # number of callpals executed
system.cpu.kern.callpal::rdps                   31260      3.17%     60.37% # number of callpals executed
system.cpu.kern.callpal::rti                   129788     13.16%     73.53% # number of callpals executed
system.cpu.kern.callpal::callsys               101597     10.30%     83.83% # number of callpals executed
system.cpu.kern.callpal::rdunique              159463     16.17%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 986241                       # number of callpals executed
system.cpu.kern.mode_switch::kernel            148206                       # number of protection mode switches
system.cpu.kern.mode_switch::user              129674                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_good::kernel              129677                      
system.cpu.kern.mode_good::user                129674                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch_good::kernel     0.874978                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.933311                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       197633214500      1.30%      1.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         15030314449500     98.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             28180500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                    18424                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements         169139157                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          8408434295                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         169139157                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.713115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       38949836601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      38949836601                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   5446614372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      5446614372                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data   2960614244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     2960614244                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       543986                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       543986                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       617659                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       617659                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   8407228616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       8407228616                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   8407228616                       # number of overall hits
system.cpu.dcache.overall_hits::total      8407228616                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data   1164692376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total    1164692376                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data    121939763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    121939763                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       151958                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       151958                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data   1286632139                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total     1286632139                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data   1286632139                       # number of overall misses
system.cpu.dcache.overall_misses::total    1286632139                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 64267993913186                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 64267993913186                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 8230648925314                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 8230648925314                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   6156790992                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   6156790992                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 72498642838500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 72498642838500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 72498642838500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 72498642838500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   6611306748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   6611306748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data   3082554007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   3082554007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       695944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       695944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       617662                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       617662                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   9693860755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   9693860755                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   9693860755                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   9693860755                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.176167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.176167                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.039558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039558                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.218348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.218348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000005                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.132726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.132726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.132726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.132726                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 55180.230624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55180.230624                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 67497.662147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67497.662147                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 40516.399216                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40516.399216                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 56347.607557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56347.607557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 56347.607557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56347.607557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    119592276                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      6458122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2391228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          110167                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.012912                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.621202                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     54652448                       # number of writebacks
system.cpu.dcache.writebacks::total          54652448                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data   1009292724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total   1009292724                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data    108279095                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    108279095                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        72772                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        72772                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data   1117571819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total   1117571819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data   1117571819                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total   1117571819                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data    155399652                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    155399652                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     13660668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     13660668                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        79186                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        79186                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data    169060320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    169060320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data    169060320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    169060320                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data        15800                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        15800                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        16198                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        16198                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 9100172510019                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 9100172510019                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 983832099798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 983832099798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   2564636254                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2564636254                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 10084004609817                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 10084004609817                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 10084004609817                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 10084004609817                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     86963500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     86963500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   3530460000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   3530460000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   3617423500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3617423500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.023505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.113782                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.113782                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017440                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017440                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017440                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017440                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 58559.799799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58559.799799                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 72019.325834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72019.325834                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 32387.495946                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32387.495946                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 59647.376805                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59647.376805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 59647.376805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59647.376805                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 218501.256281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 218501.256281                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223446.835443                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223446.835443                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223325.317940                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223325.317940                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements         102016143                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.941890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2975010336                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs         102016143                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.162153                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.941890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.994027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6197564180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6197564180                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst   2944356363                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2944356363                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst   2944356363                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2944356363                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst   2944356363                       # number of overall hits
system.cpu.icache.overall_hits::total      2944356363                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst    103417468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total     103417468                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst    103417468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total      103417468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst    103417468                       # number of overall misses
system.cpu.icache.overall_misses::total     103417468                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 1403376735226                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 1403376735226                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 1403376735226                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 1403376735226                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 1403376735226                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 1403376735226                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst   3047773831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3047773831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst   3047773831                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3047773831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst   3047773831                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3047773831                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.033932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033932                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.033932                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033932                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.033932                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033932                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13570.016385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13570.016385                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13570.016385                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13570.016385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13570.016385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13570.016385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8385                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               228                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.776316                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      1400950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1400950                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst      1400950                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1400950                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst      1400950                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1400950                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst    102016518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total    102016518                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst    102016518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total    102016518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst    102016518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total    102016518                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 1236313934666                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 1236313934666                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 1236313934666                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 1236313934666                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 1236313934666                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1236313934666                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.033472                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033472                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.033472                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033472                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.033472                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033472                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12118.762323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12118.762323                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12118.762323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12118.762323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12118.762323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12118.762323                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  402                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 402                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16056                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15800                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        31220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        32396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       124880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       125564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   141980                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             31212000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               28000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              590000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1398910                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            16596000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              266002                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          256                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          256                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       477996                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       477996                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     45651912                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     45651912                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       477996                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       477996                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       477996                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       477996                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 178327.781250                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 178327.781250                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           115                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.052632                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            4                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            4                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       265996                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       265996                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     32335916                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     32335916                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       265996                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       265996                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       265996                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       265996                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 126312.171875                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 126312.171875                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                 120836311                       # number of replacements
system.l2.tags.tagsinuse                 16327.932782                       # Cycle average of tags in use
system.l2.tags.total_refs                   191221148                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 120836311                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.582481                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3963.776111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   542.678963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 11821.477707                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.241930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.033122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.721526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996578                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997742                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5347425116                       # Number of tag accesses
system.l2.tags.data_accesses               5347425116                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst    101155471                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     46143166                       # number of ReadReq hits
system.l2.ReadReq_hits::total               147298637                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         54652448                       # number of Writeback hits
system.l2.Writeback_hits::total              54652448                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   79                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      3020898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3020898                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst     101155471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      49164064                       # number of demand (read+write) hits
system.l2.demand_hits::total                150319535                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst    101155471                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     49164064                       # number of overall hits
system.l2.overall_hits::total               150319535                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       860519                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data    109334518                       # number of ReadReq misses
system.l2.ReadReq_misses::total             110195037                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          269                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                269                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data     10640576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10640576                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       860519                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data    119975094                       # number of demand (read+write) misses
system.l2.demand_misses::total              120835613                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       860519                       # number of overall misses
system.l2.overall_misses::switch_cpus.data    119975094                       # number of overall misses
system.l2.overall_misses::total             120835613                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  71914210750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 8457507302000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    8529421512750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data      2846419                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2846419                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 937512226993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  937512226993                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  71914210750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 9395019528993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     9466933739743                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  71914210750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 9395019528993                       # number of overall miss cycles
system.l2.overall_miss_latency::total    9466933739743                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst    102015990                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data    155477684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           257493674                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     54652448                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          54652448                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          348                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              348                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     13661474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13661474                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst    102015990                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data    169139158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            271155148                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst    102015990                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data    169139158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           271155148                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.008435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.703217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.427952                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.772989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.772989                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.778875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.778875                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.008435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.709328                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.445633                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.008435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.709328                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.445633                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83570.741320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 77354.411550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77402.955205                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 10581.483271                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10581.483271                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88107.281692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88107.281692                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83570.741320                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 78308.082251                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78345.559763                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83570.741320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 78308.082251                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78345.559763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             22057186                       # number of writebacks
system.l2.writebacks::total                  22057186                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       860519                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data    109334518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total        110195037                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          269                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           269                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     10640576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10640576                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       860519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data    119975094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         120835613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       860519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data    119975094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        120835613                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          398                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          398                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data        15800                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        15800                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        16198                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        16198                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  61085476750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 7088853210000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 7149938686750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      4839234                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4839234                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 805199035507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 805199035507                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  61085476750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 7894052245507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 7955137722257                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  61085476750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 7894052245507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7955137722257                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     81391500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     81391500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   3325059000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3325059000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   3406450500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3406450500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.703217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.427952                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.772989                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.772989                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.778875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.778875                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.008435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.709328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.445633                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.008435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.709328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.445633                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70986.784429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 64836.369517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64884.398439                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17989.717472                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17989.717472                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75672.504525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75672.504525                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70986.784429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65797.424968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65834.380484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70986.784429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65797.424968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65834.380484                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204501.256281                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 204501.256281                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210446.772152                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210446.772152                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210300.685270                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210300.685270                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq           110195439                       # Transaction distribution
system.membus.trans_dist::ReadResp          110195438                       # Transaction distribution
system.membus.trans_dist::WriteReq              15800                       # Transaction distribution
system.membus.trans_dist::WriteResp             15800                       # Transaction distribution
system.membus.trans_dist::Writeback          22057426                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              277                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             277                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10640568                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10640568                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        32396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    263728948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    263761346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              263762102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       125564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   9145138560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   9145264124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              9145295868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples         142909766                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               142909766    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           142909766                       # Request fanout histogram
system.membus.reqLayer0.occupancy            35061500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        263798802037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             279998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       641645164508                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      2950060262                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   2670396279                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     21733670                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    819930035                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       603253744                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     73.573807                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        88059179                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       118318                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           7415216408                       # DTB read hits
system.switch_cpus.dtb.read_misses          251101969                       # DTB read misses
system.switch_cpus.dtb.read_acv                   224                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       7637713193                       # DTB read accesses
system.switch_cpus.dtb.write_hits          3453134234                       # DTB write hits
system.switch_cpus.dtb.write_misses          76273455                       # DTB write misses
system.switch_cpus.dtb.write_acv                   46                       # DTB write access violations
system.switch_cpus.dtb.write_accesses      3498781416                       # DTB write accesses
system.switch_cpus.dtb.data_hits          10868350642                       # DTB hits
system.switch_cpus.dtb.data_misses          327375424                       # DTB misses
system.switch_cpus.dtb.data_acv                   270                       # DTB access violations
system.switch_cpus.dtb.data_accesses      11136494609                       # DTB accesses
system.switch_cpus.itb.fetch_hits          3026672579                       # ITB hits
system.switch_cpus.itb.fetch_misses            469877                       # ITB misses
system.switch_cpus.itb.fetch_acv                22077                       # ITB acv
system.switch_cpus.itb.fetch_accesses      3027142456                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles              30456050852                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   5211486901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts            37180940783                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          2950060262                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    691312923                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles           24878041244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       338850480                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              17041                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles      1593018                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5466545                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1453                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          393                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines        3047773836                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37771686                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              12                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples  30266031840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.228471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.792895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0      24889845888     82.24%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        285051729      0.94%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        204961057      0.68%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        162146154      0.54%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        212221528      0.70%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        144964613      0.48%     85.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        165280740      0.55%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7        178346187      0.59%     86.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8       4023213944     13.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total  30266031840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.096863                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.220806                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       3519741455                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles   22130152886                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        3378404395                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles    1069000077                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      168733027                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    133654258                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        713411                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts    32465924618                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1671580                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      168733027                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       4037350981                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      7343411832                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   6485673736                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        3910286248                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles    8320576016                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts    31480391189                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      18287348                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents     2462812940                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents     5372394945                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents     1049371353                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands  24698441384                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups   46447419866                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups  20911033569                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups  25536094787                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps   20957140359                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       3741301033                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    958430635                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       896312                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts        6752147100                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   8032528842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   3834023005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads   1410011230                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores   1044774039                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded        29864354075                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    491835046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued       28020340054                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     16442133                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   5023567909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   3732145449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved    489069206                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples  30266031840                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.925802                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.751870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0  20979128364     69.32%     69.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   2642913120      8.73%     78.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2   1932278119      6.38%     84.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3   1342750574      4.44%     88.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4   1391709906      4.60%     93.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    834962749      2.76%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    527342744      1.74%     97.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    340660971      1.13%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    274285293      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total  30266031840                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5800929      0.22%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              2      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      15988134      0.60%      0.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1424839      0.05%      0.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt        213972      0.01%      0.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult   1694501843     63.37%     64.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      48823961      1.83%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt     34700889      1.30%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      590382483     22.08%     89.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     282283677     10.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        71705      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    5650528145     20.17%     20.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2318411      0.01%     20.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     20.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd   5159121801     18.41%     38.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp    258219242      0.92%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     66222585      0.24%     39.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult   4840567645     17.28%     57.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     29624030      0.11%     57.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt     23472762      0.08%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   7728644262     27.58%     84.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   3535642838     12.62%     97.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess    725906628      2.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    28020340054                       # Type of FU issued
system.switch_cpus.iq.rate                   0.920025                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          2674120729                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.095435                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  47932836599                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes  12026506908                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   8507262241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads  41064438210                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes  23356869553                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses  19011136738                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     8931196046                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses     21763193032                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    797159003                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads   1326675992                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       362935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation      3673832                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    750705748                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     43244645                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5781531                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      168733027                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      3579804077                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles    3294470744                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts  30839366210                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6887487                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    8032528842                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts   3834023005                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts    490803326                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       58759061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents    3223813945                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents      3673832                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     11719402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     91458171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    103177573                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts   27951377036                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    7708274485                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     68963017                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             483177089                       # number of nop insts executed
system.switch_cpus.iew.exec_refs          11237754992                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        993067007                       # Number of branches executed
system.switch_cpus.iew.exec_stores         3529480507                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.917761                       # Inst execution rate
system.switch_cpus.iew.wb_sent            27864712817                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count           27518398979                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers       17576127972                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers       23529522802                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.903545                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746982                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   4017966801                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      2765840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     94180501                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples  29645240865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.868202                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.078521                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0  22991985463     77.56%     77.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1   1967703952      6.64%     84.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2   1021863584      3.45%     87.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    713146024      2.41%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    551407610      1.86%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    377180967      1.27%     93.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    244844671      0.83%     94.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    190283285      0.64%     94.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8   1586825309      5.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total  29645240865                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts  25738057960                       # Number of instructions committed
system.switch_cpus.commit.committedOps    25738057960                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             9789170112                       # Number of memory references committed
system.switch_cpus.commit.loads            6705852855                       # Number of loads committed
system.switch_cpus.commit.membars              830837                       # Number of memory barriers committed
system.switch_cpus.commit.branches          865643539                       # Number of branches committed
system.switch_cpus.commit.fp_insts        17925237083                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts       15350350455                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     66588569                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    405508421      1.58%      1.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4883775736     18.97%     20.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      2247874      0.01%     20.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     20.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd   4930092984     19.15%     39.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp    232084236      0.90%     40.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     54785635      0.21%     40.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult   4665103746     18.13%     58.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv     28744834      0.11%     59.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt     19735429      0.08%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   6706683692     26.06%     85.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   3083388756     11.98%     97.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess    725906617      2.82%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  25738057960                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events    1586825309                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          56876430728                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         60133181711                       # The number of ROB writes
system.switch_cpus.timesIdled                27057165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               190019012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                19188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts         25332621221                       # Number of Instructions Simulated
system.switch_cpus.committedOps           25332621221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.202246                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.202246                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.831776                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.831776                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads      19413820632                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      6737054399                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads       23396839461                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes      15944362614                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads     26235161357                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      313811284                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq          257494604                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         257494603                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             15800                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            15800                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         54652448                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13661474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13661474                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    204032508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    392963866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             596996374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   6529023360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  14322788540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            20851811900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             792                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        325824933                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1              325824673    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    260      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          325824933                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       217572684999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy      153240554581                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      277771174403                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.412638                       # Number of seconds simulated
sim_ticks                                412638131500                       # Number of ticks simulated
final_tick                               21108985179500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               15439894                       # Simulator instruction rate (inst/s)
host_op_rate                                 15439894                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              183851964                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777196                       # Number of bytes of host memory used
host_seconds                                  2244.40                       # Real time elapsed on the host
sim_insts                                 34653363394                       # Number of instructions simulated
sim_ops                                   34653363394                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1206784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    226700608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          227907392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1206784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1206784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    109643008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       109643008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        18856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      3542197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3561053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1713172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1713172                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      2924558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    549393259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             552317817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      2924558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2924558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       265712254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            265712254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       265712254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      2924558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    549393259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            818030071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3561053                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1713748                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3561053                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1713748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              227880448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               109652160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               227907392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            109679872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    421                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   435                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            225169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            225509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            223694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            222660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            223362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            219035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            219039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            219053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            221559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            223467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           223024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           221994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           222988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            106592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            106235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            105607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            106465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            106935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            106899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            105631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            108569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           108279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           108349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           107789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           107427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           106909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           106000                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  412637893500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3561053                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1713748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2102224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  768683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  440310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  249245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  93728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 106471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 109536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 111319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 117228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 107979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 106079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 104958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1399759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.137327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.043788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.581135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       677723     48.42%     48.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       327619     23.41%     71.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115078      8.22%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55963      4.00%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53450      3.82%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21437      1.53%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19120      1.37%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17497      1.25%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       111872      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1399759                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       104857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.956980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    270.475190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       104843     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        104857                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       104857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.321742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.788488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87327     83.28%     83.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1551      1.48%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14295     13.63%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1371      1.31%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              255      0.24%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        104857                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  53061466000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            119823316000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                17803160000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14902.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33652.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       552.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       265.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    552.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2939739                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  934457                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      78228.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             134773140600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              73536931875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            547816432800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           109171670400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1231487194080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         9901104104745                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         2627547833250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           14625437307750                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            775.698245                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 100374137000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13778960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  298487008000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy             134866748520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              73588007625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            546891150000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           110280845520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1231487194080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         9858762424530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         2664689658000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           14620566028275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.439884                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 106271027250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13778960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  292589710750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        6                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     619994                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   102913     48.76%     48.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      89      0.04%     48.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     422      0.20%     49.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  107638     51.00%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               211062                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    102911     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       89      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      422      0.20%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   102912     49.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                206334                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             398491038500     96.57%     96.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                53326000      0.01%     96.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               204014000      0.05%     96.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13889790500      3.37%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         412638169000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999981                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.956094                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.977599                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         31      1.74%      1.74% # number of syscalls executed
system.cpu.kern.syscall::2                          1      0.06%      1.79% # number of syscalls executed
system.cpu.kern.syscall::3                          2      0.11%      1.91% # number of syscalls executed
system.cpu.kern.syscall::4                         99      5.55%      7.46% # number of syscalls executed
system.cpu.kern.syscall::6                         20      1.12%      8.58% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.06%      8.63% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.06%      8.69% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.06%      8.74% # number of syscalls executed
system.cpu.kern.syscall::45                        37      2.07%     10.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.06%     10.87% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.06%     10.93% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.06%     10.99% # number of syscalls executed
system.cpu.kern.syscall::71                         5      0.28%     11.27% # number of syscalls executed
system.cpu.kern.syscall::73                        21      1.18%     12.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.06%     12.50% # number of syscalls executed
system.cpu.kern.syscall::121                     1561     87.50%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   1784                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   229      0.10%      0.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.00%      0.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                208044     92.25%     92.36% # number of callpals executed
system.cpu.kern.callpal::rdps                    8024      3.56%     95.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     95.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     95.91% # number of callpals executed
system.cpu.kern.callpal::rti                     2508      1.11%     97.03% # number of callpals executed
system.cpu.kern.callpal::callsys                 1834      0.81%     97.84% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.00%     97.84% # number of callpals executed
system.cpu.kern.callpal::rdunique                4862      2.16%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 225518                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2735                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2388                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2389                      
system.cpu.kern.mode_good::user                  2388                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.873492                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.932293                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        35938167500      8.71%      8.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         376678576000     91.29%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             21425500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      229                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           4441251                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           342448533                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4441763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.097435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1411263295                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1411263295                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    196751375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       196751375                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    142917307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      142917307                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1418197                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1418197                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1326621                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1326621                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    339668682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        339668682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    339668682                       # number of overall hits
system.cpu.dcache.overall_hits::total       339668682                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7287195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7287195                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1991549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1991549                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        13262                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        13262                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9278744                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9278744                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9278744                       # number of overall misses
system.cpu.dcache.overall_misses::total       9278744                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 485093576014                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 485093576014                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 131160527138                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 131160527138                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    277952751                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    277952751                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       127003                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       127003                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 616254103152                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 616254103152                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 616254103152                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 616254103152                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    204038570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    204038570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    144908856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    144908856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1431459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1431459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1326626                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1326626                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    348947426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    348947426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    348947426                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    348947426                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.035715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035715                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013743                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.009265                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009265                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.026591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.026591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026591                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 66567.942262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66567.942262                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 65858.548867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65858.548867                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 20958.584753                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20958.584753                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 25400.600000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 25400.600000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 66415.681169                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66415.681169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 66415.681169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66415.681169                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     49496921                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1272997                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.882198                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2264388                       # number of writebacks
system.cpu.dcache.writebacks::total           2264388                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3177963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3177963                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1670861                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1670861                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1869                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1869                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4848824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4848824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4848824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4848824                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4109232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4109232                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       320688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       320688                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        11393                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        11393                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4429920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4429920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4429920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4429920                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         7548                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7548                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3308                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3308                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        10856                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10856                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 288659681486                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 288659681486                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  22656373268                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22656373268                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    212687251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    212687251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       119497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       119497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 311316054754                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 311316054754                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 311316054754                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 311316054754                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1695255500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1695255500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    737450500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    737450500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2432706000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2432706000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.020139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.007959                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007959                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000004                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.012695                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012695                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.012695                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012695                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70246.625522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70246.625522                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 70649.270531                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70649.270531                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18668.239358                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18668.239358                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 23899.400000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 23899.400000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 70275.773548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70275.773548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 70275.773548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70275.773548                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224596.648119                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224596.648119                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 222929.413543                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222929.413543                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224088.614591                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224088.614591                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            588522                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.984808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           179007702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            589034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.900457                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.984808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         359778279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        359778279                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    178978668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       178978668                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    178978668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        178978668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    178978668                       # number of overall hits
system.cpu.icache.overall_hits::total       178978668                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       616202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        616202                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       616202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         616202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       616202                       # number of overall misses
system.cpu.icache.overall_misses::total        616202                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   9475505727                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9475505727                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   9475505727                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9475505727                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   9475505727                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9475505727                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    179594870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    179594870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    179594870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    179594870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    179594870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    179594870                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003431                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003431                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003431                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003431                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003431                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003431                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15377.271945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15377.271945                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15377.271945                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15377.271945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15377.271945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15377.271945                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3302                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               107                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.859813                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        27664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27664                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        27664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        27664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27664                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       588538                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       588538                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       588538                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       588538                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       588538                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       588538                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   8187145914                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8187145914                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   8187145914                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8187145914                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   8187145914                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8187145914                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003277                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13910.989459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13910.989459                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13910.989459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13910.989459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13910.989459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13910.989459                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    36864                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          5                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7550                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7550                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3884                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3308                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          576                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          688                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        21712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   22868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          946                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        36880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        36880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    51956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               940000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              602000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            12541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               78000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             3308715                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            18404000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              581001                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  578                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 5202                       # Number of tag accesses
system.iocache.tags.data_accesses                5202                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          576                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          576                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       238998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       238998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    126228716                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    126228716                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       238998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       238998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       238998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       238998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          576                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          576                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 219147.076389                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 219147.076389                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1008                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  157                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.420382                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             576                       # number of writebacks
system.iocache.writebacks::total                  576                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          576                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          576                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       132998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       132998                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     96274718                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     96274718                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       132998                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       132998                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       132998                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       132998                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 167143.607639                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 167143.607639                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3561231                       # number of replacements
system.l2.tags.tagsinuse                 16308.877994                       # Cycle average of tags in use
system.l2.tags.total_refs                     3552564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3577459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.993041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3915.783226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   501.478740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 11891.616029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.239000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.030608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.725807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995415                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2890                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990479                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 120589414                       # Number of tag accesses
system.l2.tags.data_accesses                120589414                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       569663                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       835632                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1405295                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2264388                       # number of Writeback hits
system.l2.Writeback_hits::total               2264388                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        63421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 63421                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        569663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        899053                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1468716                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       569663                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       899053                       # number of overall hits
system.l2.overall_hits::total                 1468716                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        18856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      3284977                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3303833                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       257274                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              257274                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        18856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      3542251                       # number of demand (read+write) misses
system.l2.demand_misses::total                3561107                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        18856                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      3542251                       # number of overall misses
system.l2.overall_misses::total               3561107                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1600160750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 275750433250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    277350594000                       # number of ReadReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        31499                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  21641952999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21641952999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1600160750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 297392386249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     298992546999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1600160750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 297392386249                       # number of overall miss cycles
system.l2.overall_miss_latency::total    298992546999                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       588519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4120609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4709128                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2264388                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2264388                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       320695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            320695                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       588519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4441304                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5029823                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       588519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4441304                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5029823                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.032040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.797207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.701581                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.802239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.802239                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.032040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.797570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707998                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.032040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.797570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707998                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84862.152630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83942.880955                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83948.127523                       # average ReadReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10499.666667                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84120.249225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84120.249225                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84862.152630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83955.763228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83960.562544                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84862.152630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83955.763228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83960.562544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1712596                       # number of writebacks
system.l2.writebacks::total                   1712596                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        18856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      3284977                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3303833                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       257274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         257274                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        18856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      3542251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3561107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        18856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      3542251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3561107                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         7548                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         7548                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3308                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3308                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        10856                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        10856                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1363638750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 235001314750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 236364953500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       106506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       106506                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  18444654001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18444654001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1363638750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 253445968751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 254809607501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1363638750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 253445968751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 254809607501                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1589583500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1589583500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    694446500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    694446500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2284030000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2284030000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.032040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.797207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.701581                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.802239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.802239                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.032040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.797570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.707998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.032040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.797570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.707998                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72318.559079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71538.191820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71542.645618                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17751                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71692.646754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71692.646754                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72318.559079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71549.409895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71553.482527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72318.559079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71549.409895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71553.482527                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210596.648119                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210596.648119                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 209929.413543                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 209929.413543                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210393.330877                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210393.330877                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3311383                       # Transaction distribution
system.membus.trans_dist::ReadResp            3311330                       # Transaction distribution
system.membus.trans_dist::WriteReq               3308                       # Transaction distribution
system.membus.trans_dist::WriteResp              3308                       # Transaction distribution
system.membus.trans_dist::Writeback           1713172                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          576                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          576                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            257273                       # Transaction distribution
system.membus.trans_dist::ReadExResp           257273                       # Transaction distribution
system.membus.trans_dist::BadAddressError           53                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        21712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8834722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8856540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8858270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        73728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        73728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        15076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    337513536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    337528612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               337602340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoop_fanout::samples           5285725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5285725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5285725                       # Request fanout histogram
system.membus.reqLayer0.occupancy            16360000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13003157816                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               64000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             587999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        18721601990                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       228540196                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    143992342                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       650528                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    156967771                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       119567255                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.173124                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        35500250                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        17613                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            237983452                       # DTB read hits
system.switch_cpus.dtb.read_misses            1185448                       # DTB read misses
system.switch_cpus.dtb.read_acv                 12185                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        229666140                       # DTB read accesses
system.switch_cpus.dtb.write_hits           149113871                       # DTB write hits
system.switch_cpus.dtb.write_misses            411215                       # DTB write misses
system.switch_cpus.dtb.write_acv                 6198                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       142770169                       # DTB write accesses
system.switch_cpus.dtb.data_hits            387097323                       # DTB hits
system.switch_cpus.dtb.data_misses            1596663                       # DTB misses
system.switch_cpus.dtb.data_acv                 18383                       # DTB access violations
system.switch_cpus.dtb.data_accesses        372436309                       # DTB accesses
system.switch_cpus.itb.fetch_hits           169672364                       # ITB hits
system.switch_cpus.itb.fetch_misses             99991                       # ITB misses
system.switch_cpus.itb.fetch_acv                10869                       # ITB acv
system.switch_cpus.itb.fetch_accesses       169772355                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                825266669                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    192928691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1201714864                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           228540196                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    155067505                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             617375713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3506164                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               8228                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        62429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2944530                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          192                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         179594870                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        348200                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              52                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    815073002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.474365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.588976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        565139757     69.34%     69.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         29119373      3.57%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         24535101      3.01%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         24029378      2.95%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         47019504      5.77%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28121567      3.45%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         16478239      2.02%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         21158794      2.60%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         59471289      7.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    815073002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.276929                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.456153                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        176004886                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     405668999                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         224531898                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       7138443                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1728776                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     41336074                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         24467                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1162733156                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         67598                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1728776                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        180186736                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       114028898                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    241683266                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         227093584                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      50351742                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1153106062                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         95754                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        9931397                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       10894670                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       25240033                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    720588325                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1372302965                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1369167122                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      3133036                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     688459597                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         32128725                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      7731972                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1547888                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          45448514                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    234613417                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    152956682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10672992                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7529424                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1042089918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      8325647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1034260899                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       169835                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     50093026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     32898355                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      5247190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    815073002                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.268918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.875007                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    453484911     55.64%     55.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    106204352     13.03%     68.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     86060984     10.56%     79.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     58124169      7.13%     86.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     40009309      4.91%     91.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     30989432      3.80%     95.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     20990424      2.58%     97.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     13040236      1.60%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      6169185      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    815073002                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1392924      8.36%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              2      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10783672     64.75%     73.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4478187     26.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          539      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     638321808     61.72%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       171196      0.02%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         5088      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           78      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          245      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          249      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    241149865     23.32%     85.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    149798230     14.48%     99.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      4813600      0.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1034260899                       # Type of FU issued
system.switch_cpus.iq.rate                   1.253244                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            16654785                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016103                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2887889708                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1094333631                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1014495668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     12529712                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      6270718                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      6262511                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1044649700                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         6265445                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     22978654                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     11050373                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        10087                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        97722                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6715382                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        50078                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      9739572                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1728776                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        95626687                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       8955879                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1146570612                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        76705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     234613417                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    152956682                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      6695420                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         585839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       8022323                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        97722                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       397010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       977500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1374510                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1033146249                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     239338580                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1114650                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              96155047                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            388915779                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        199141357                       # Number of branches executed
system.switch_cpus.iew.exec_stores          149577199                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.251894                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1022700631                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1020758179                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         451293426                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         609206599                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.236883                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.740789                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     47392484                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3078457                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1246216                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    807824663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.356621                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.452980                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    517663308     64.08%     64.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     96538882     11.95%     76.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     32595891      4.04%     80.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     39454311      4.88%     84.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20296399      2.51%     87.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     10434394      1.29%     88.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15055698      1.86%     90.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14159999      1.75%     92.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     61625781      7.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    807824663                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1095911592                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1095911592                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              369804344                       # Number of memory references committed
system.switch_cpus.commit.loads             223563044                       # Number of loads committed
system.switch_cpus.commit.membars             1516600                       # Number of memory barriers committed
system.switch_cpus.commit.branches          195025981                       # Number of branches committed
system.switch_cpus.commit.fp_insts            6261488                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         986458191                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     35074364                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     95589589      8.72%      8.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    624014388     56.94%     65.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       162848      0.01%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5051      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           77      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          166      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          249      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    225079644     20.54%     86.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    146245980     13.34%     99.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      4813599      0.44%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1095911592                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      61625781                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1884374082                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2293862239                       # The number of ROB writes
system.switch_cpus.timesIdled                  391063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                10193667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 9594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          1000322541                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1000322541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.825001                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.825001                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.212120                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.212120                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1343312057                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       699335936                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           3131093                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3129684                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        15480621                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        4725840                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            4716697                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4716645                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3308                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3308                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2264388                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          579                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           320695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          320695                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           53                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1177058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11168738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12345796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     37665280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    429176100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              466841380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             602                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7305681                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008917                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7305100     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    581      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7305681                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5918592000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         887463086                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7225171021                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
