INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:15:25 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 tehb0/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            oehb1/data_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.845ns (18.850%)  route 3.638ns (81.150%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 7.140 - 6.000 ) 
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=727, unset)          1.278     1.278    tehb0/clk
    SLICE_X8Y114         FDCE                                         r  tehb0/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.259     1.537 r  tehb0/full_reg_reg/Q
                         net (fo=25, routed)          0.617     2.154    tehb0/full_reg
    SLICE_X7Y113         LUT3 (Prop_lut3_I1_O)        0.049     2.203 r  tehb0/Memory[0][2]_i_1/O
                         net (fo=5, routed)           0.499     2.702    tehb0/D[2]
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.136     2.838 f  tehb0/data_reg[6]_i_4/O
                         net (fo=15, routed)          0.550     3.388    control_merge5/oehb1/cmpi2_dataOutArray_0
    SLICE_X8Y119         LUT5 (Prop_lut5_I4_O)        0.043     3.431 f  control_merge5/oehb1/data_reg[5]_i_6/O
                         net (fo=13, routed)          0.372     3.804    fork6/generateBlocks[2].regblock/data_reg[31]_i_5_0
    SLICE_X12Y119        LUT3 (Prop_lut3_I2_O)        0.045     3.849 f  fork6/generateBlocks[2].regblock/data_reg[31]_i_9/O
                         net (fo=2, routed)           0.516     4.365    fork6/generateBlocks[2].regblock/mux3/tmp_data_out18_out
    SLICE_X17Y121        LUT6 (Prop_lut6_I1_O)        0.132     4.497 r  fork6/generateBlocks[2].regblock/data_reg[31]_i_5/O
                         net (fo=64, routed)          0.739     5.235    fork6/generateBlocks[2].regblock/data_reg[31]_i_5_n_0
    SLICE_X18Y127        LUT4 (Prop_lut4_I1_O)        0.047     5.282 r  fork6/generateBlocks[2].regblock/data_reg[21]_i_2/O
                         net (fo=1, routed)           0.344     5.627    mux3/tehb1/data_reg_reg[21]_1
    SLICE_X19Y127        LUT4 (Prop_lut4_I3_O)        0.134     5.761 r  mux3/tehb1/data_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     5.761    oehb1/D[21]
    SLICE_X19Y127        FDCE                                         r  oehb1/data_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=727, unset)          1.140     7.140    oehb1/clk
    SLICE_X19Y127        FDCE                                         r  oehb1/data_reg_reg[21]/C
                         clock pessimism              0.085     7.225    
                         clock uncertainty           -0.035     7.190    
    SLICE_X19Y127        FDCE (Setup_fdce_C_D)        0.034     7.224    oehb1/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  1.463    




