<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>libcox/xhw_spi.h File Reference</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_89c3d25e772b6d2dad54d628300edb58.html">libcox</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xhw_spi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros used when accessing the SPI hardware.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="xhw__types_8h_source.html">xhw_types.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__ints_8h_source.html">xhw_ints.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xcore_8h_source.html">xcore.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__nvic_8h_source.html">xhw_nvic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xdebug_8h_source.html">xdebug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>&quot;</code><br/>
</div>
<p><a href="xhw__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3ddecf939b21cd44d3ac4da904babd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga3ddecf939b21cd44d3ac4da904babd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0d1de79372d1c997a49481b33eb142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga0b0d1de79372d1c997a49481b33eb142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dcfdef505b8a51bfe8897d5f7cfea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___offsets.html#gac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gac1dcfdef505b8a51bfe8897d5f7cfea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042490d4a2ce295d0bc8c31bd56ce4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___offsets.html#ga042490d4a2ce295d0bc8c31bd56ce4c6">S0SPCCR</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="separator:ga042490d4a2ce295d0bc8c31bd56ce4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9db240a5132df781fd0aa8d2b7972ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___offsets.html#gab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr class="separator:gab9db240a5132df781fd0aa8d2b7972ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9e412f8d04f20f08fe57a06e20b485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___c_t_c_r.html#ga7b9e412f8d04f20f08fe57a06e20b485">CTCR_MODE_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga7b9e412f8d04f20f08fe57a06e20b485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter/Timer Mode.  <a href="group___l_p_c17xx___s_p_i___register___c_t_c_r.html#ga7b9e412f8d04f20f08fe57a06e20b485">More...</a><br/></td></tr>
<tr class="separator:ga7b9e412f8d04f20f08fe57a06e20b485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980fdebe699c2bbfd6a5fd723e39441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___c_t_c_r.html#gaa980fdebe699c2bbfd6a5fd723e39441">CTCR_MODE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa980fdebe699c2bbfd6a5fd723e39441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c2c7d0ee46bba3759d4c2dbcb85e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___c_t_c_r.html#ga37c2c7d0ee46bba3759d4c2dbcb85e45">CTCR_CNT_INPUT_SEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td></tr>
<tr class="memdesc:ga37c2c7d0ee46bba3759d4c2dbcb85e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count input select.  <a href="group___l_p_c17xx___s_p_i___register___c_t_c_r.html#ga37c2c7d0ee46bba3759d4c2dbcb85e45">More...</a><br/></td></tr>
<tr class="separator:ga37c2c7d0ee46bba3759d4c2dbcb85e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83475425877d81e5f626ad9c8a51fba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___c_t_c_r.html#ga83475425877d81e5f626ad9c8a51fba2">CTCR_CNT_INPUT_SEL_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga83475425877d81e5f626ad9c8a51fba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbca0b25315831f9be3ce40a03548ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gadbca0b25315831f9be3ce40a03548ada">S0SPCR_BIT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="separator:gadbca0b25315831f9be3ce40a03548ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588d9362df948f32870cee1ed90f9dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga588d9362df948f32870cee1ed90f9dd9">S0SPCR_CPHA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga588d9362df948f32870cee1ed90f9dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Phase control.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga588d9362df948f32870cee1ed90f9dd9">More...</a><br/></td></tr>
<tr class="separator:ga588d9362df948f32870cee1ed90f9dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c624bc7fece6df42827b0090d6a2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga28c624bc7fece6df42827b0090d6a2fd">S0SPCR_CPOL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga28c624bc7fece6df42827b0090d6a2fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Polarity control.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga28c624bc7fece6df42827b0090d6a2fd">More...</a><br/></td></tr>
<tr class="separator:ga28c624bc7fece6df42827b0090d6a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e83e0abae56af3833686d623abce772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga8e83e0abae56af3833686d623abce772">S0SPCR_MSTR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga8e83e0abae56af3833686d623abce772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Mode Select.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga8e83e0abae56af3833686d623abce772">More...</a><br/></td></tr>
<tr class="separator:ga8e83e0abae56af3833686d623abce772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55dc93e8b31682ea21a715172e479f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gaa55dc93e8b31682ea21a715172e479f8">S0SPCR_LSBF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaa55dc93e8b31682ea21a715172e479f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSB First controls which direction each byte is shifted when transferred.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gaa55dc93e8b31682ea21a715172e479f8">More...</a><br/></td></tr>
<tr class="separator:gaa55dc93e8b31682ea21a715172e479f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a680aa11e3c2ab17bfd92080a07bf38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7a680aa11e3c2ab17bfd92080a07bf38">S0SPCR_SPIE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga7a680aa11e3c2ab17bfd92080a07bf38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable serial peripheral interrupt.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7a680aa11e3c2ab17bfd92080a07bf38">More...</a><br/></td></tr>
<tr class="separator:ga7a680aa11e3c2ab17bfd92080a07bf38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281edaa1bab066531976a711cd90515b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga281edaa1bab066531976a711cd90515b">S0SPCR_BITS_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 11, 8)</td></tr>
<tr class="memdesc:ga281edaa1bab066531976a711cd90515b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data length mask.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga281edaa1bab066531976a711cd90515b">More...</a><br/></td></tr>
<tr class="separator:ga281edaa1bab066531976a711cd90515b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3ccbc66be103e1eb05d9252d084ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gace3ccbc66be103e1eb05d9252d084ebf">S0SPCR_BITS_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gace3ccbc66be103e1eb05d9252d084ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data length shift.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gace3ccbc66be103e1eb05d9252d084ebf">More...</a><br/></td></tr>
<tr class="separator:gace3ccbc66be103e1eb05d9252d084ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4283267fa954851ec8778b551ac9aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gae4283267fa954851ec8778b551ac9aa4">S0SPCR_BITS_8</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a>)</td></tr>
<tr class="memdesc:gae4283267fa954851ec8778b551ac9aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 8-bit per transfer.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gae4283267fa954851ec8778b551ac9aa4">More...</a><br/></td></tr>
<tr class="separator:gae4283267fa954851ec8778b551ac9aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cd8fd7d4013a919b8194d31ea3e5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga79cd8fd7d4013a919b8194d31ea3e5b5">S0SPCR_BITS_9</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:ga79cd8fd7d4013a919b8194d31ea3e5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 9-bit per transfer.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga79cd8fd7d4013a919b8194d31ea3e5b5">More...</a><br/></td></tr>
<tr class="separator:ga79cd8fd7d4013a919b8194d31ea3e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46277d12a6c21830a770421d1f81c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gac46277d12a6c21830a770421d1f81c65">S0SPCR_BITS_10</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>)</td></tr>
<tr class="memdesc:gac46277d12a6c21830a770421d1f81c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 10-bit per transfer.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gac46277d12a6c21830a770421d1f81c65">More...</a><br/></td></tr>
<tr class="separator:gac46277d12a6c21830a770421d1f81c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2718be8f04f7e7c92988e5a242b9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7b2718be8f04f7e7c92988e5a242b9c4">S0SPCR_BITS_11</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:ga7b2718be8f04f7e7c92988e5a242b9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 11-bit per transfer)  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga7b2718be8f04f7e7c92988e5a242b9c4">More...</a><br/></td></tr>
<tr class="separator:ga7b2718be8f04f7e7c92988e5a242b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd71bf69af55671b736131e954896af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga9dd71bf69af55671b736131e954896af">S0SPCR_BITS_12</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a>)</td></tr>
<tr class="memdesc:ga9dd71bf69af55671b736131e954896af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 12-bit per transfer)  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga9dd71bf69af55671b736131e954896af">More...</a><br/></td></tr>
<tr class="separator:ga9dd71bf69af55671b736131e954896af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f28fd460726c0111e0ff02e3f83af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gab6f28fd460726c0111e0ff02e3f83af7">S0SPCR_BITS_13</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:gab6f28fd460726c0111e0ff02e3f83af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 13-bit per transfer)  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gab6f28fd460726c0111e0ff02e3f83af7">More...</a><br/></td></tr>
<tr class="separator:gab6f28fd460726c0111e0ff02e3f83af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268d65ba62133f1055b3639664da896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga8268d65ba62133f1055b3639664da896">S0SPCR_BITS_14</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a>)</td></tr>
<tr class="memdesc:ga8268d65ba62133f1055b3639664da896"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 14-bit per transfer)  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga8268d65ba62133f1055b3639664da896">More...</a><br/></td></tr>
<tr class="separator:ga8268d65ba62133f1055b3639664da896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0102bb88523088926babd262d85ca0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga0102bb88523088926babd262d85ca0d8">S0SPCR_BITS_15</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a> | <a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a>)</td></tr>
<tr class="memdesc:ga0102bb88523088926babd262d85ca0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 15-bit per transfer)  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#ga0102bb88523088926babd262d85ca0d8">More...</a><br/></td></tr>
<tr class="separator:ga0102bb88523088926babd262d85ca0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5131dd510664274eff1487c5990ab3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gad5131dd510664274eff1487c5990ab3a">S0SPCR_BITS_16</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a>)</td></tr>
<tr class="memdesc:gad5131dd510664274eff1487c5990ab3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI 16-bit per transfer)  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_r.html#gad5131dd510664274eff1487c5990ab3a">More...</a><br/></td></tr>
<tr class="separator:gad5131dd510664274eff1487c5990ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f67cdca37799ac50e741319befffed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#gae7f67cdca37799ac50e741319befffed">S0SPSR_ABRT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gae7f67cdca37799ac50e741319befffed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave abort.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#gae7f67cdca37799ac50e741319befffed">More...</a><br/></td></tr>
<tr class="separator:gae7f67cdca37799ac50e741319befffed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf58199cd5300a02416dc9ff7c4cb127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#gacf58199cd5300a02416dc9ff7c4cb127">S0SPSR_MODF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gacf58199cd5300a02416dc9ff7c4cb127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Fault.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#gacf58199cd5300a02416dc9ff7c4cb127">More...</a><br/></td></tr>
<tr class="separator:gacf58199cd5300a02416dc9ff7c4cb127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40de0eaad3f33b502f1372ef5e9bb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#gab40de0eaad3f33b502f1372ef5e9bb30">S0SPSR_ROVR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gab40de0eaad3f33b502f1372ef5e9bb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read overrun.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#gab40de0eaad3f33b502f1372ef5e9bb30">More...</a><br/></td></tr>
<tr class="separator:gab40de0eaad3f33b502f1372ef5e9bb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa133e8e3983fe470fba6c395c2275a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga6aa133e8e3983fe470fba6c395c2275a">S0SPSR_WCOL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga6aa133e8e3983fe470fba6c395c2275a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write collision.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga6aa133e8e3983fe470fba6c395c2275a">More...</a><br/></td></tr>
<tr class="separator:ga6aa133e8e3983fe470fba6c395c2275a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3011f1f10b90935e1852eee6f4ab634d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">S0SPSR_SPIF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga3011f1f10b90935e1852eee6f4ab634d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer complete.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_s_r.html#ga3011f1f10b90935e1852eee6f4ab634d">More...</a><br/></td></tr>
<tr class="separator:ga3011f1f10b90935e1852eee6f4ab634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385a7a6a2b02e7ae43ae398195483136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">S0SPDR_DATA_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15, 0)</td></tr>
<tr class="memdesc:ga385a7a6a2b02e7ae43ae398195483136"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data mask.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_d_r.html#ga385a7a6a2b02e7ae43ae398195483136">More...</a><br/></td></tr>
<tr class="separator:ga385a7a6a2b02e7ae43ae398195483136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8473dae45f10e3aca50307763c6aced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_c_r.html#gaf8473dae45f10e3aca50307763c6aced">S0SPCCR_CNT_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="memdesc:gaf8473dae45f10e3aca50307763c6aced"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 Clock counter setting.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_c_c_r.html#gaf8473dae45f10e3aca50307763c6aced">More...</a><br/></td></tr>
<tr class="separator:gaf8473dae45f10e3aca50307763c6aced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf094e1a2a9291d65e2727253544a8717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t.html#gaf094e1a2a9291d65e2727253544a8717">S0SPINT_SPIF</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gaf094e1a2a9291d65e2727253544a8717"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt flag.  <a href="group___l_p_c17xx___s_p_i___register___s0_s_p_i_n_t.html#gaf094e1a2a9291d65e2727253544a8717">More...</a><br/></td></tr>
<tr class="separator:gaf094e1a2a9291d65e2727253544a8717"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Macros used when accessing the SPI hardware. </p>
<dl class="section version"><dt>Version</dt><dd>V2.2.1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>$CURRENTTIME$ </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd></dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xhw__spi_8h_source.html">xhw_spi.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
