Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 24 10:35:45 2020
| Host         : LAPTOP-R3GS1391 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file view_top_control_sets_placed.rpt
| Design       : view_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    60 |
| Unused register locations in slices containing registers |   265 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           13 |
| No           | No                    | Yes                    |             477 |          195 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             320 |          109 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                            Enable Signal                            |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  controller/givetime/div_in/CLK   |                                                                     | controller/givetime/div_in/clkout_r_reg_0                               |                1 |              1 |
|  controller/givetime/div_in/CLK   |                                                                     | controller/modecharge/div_in/clkout_r_reg_0                             |                1 |              1 |
|  clk_0                            | controller/memory_inst/chargeElec[3][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                1 |              1 |
|  clk_0                            | controller/memory_inst/chargeElec[1][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                1 |              1 |
|  controller/modecharge/div_in/clk |                                                                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                1 |              1 |
|  controller/modecharge/div_in/clk |                                                                     | controller/setpower/record1second_reg[27]_0                             |                1 |              1 |
|  clk_0                            | controller/memory_inst/chargeElec[7][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                1 |              2 |
|  clk_0                            | controller/memory_inst/chargeElec[5][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                1 |              2 |
|  clk_IBUF_BUFG                    |                                                                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                2 |              2 |
|  clk_IBUF_BUFG                    | controller/count_time_to_close/num[26]_i_1_n_0                      | history/cnt_reg[31]_0                                                   |                2 |              3 |
|  timeV/clkout_reg_n_0             |                                                                     | controller/givetime/div_in/clkout_r_reg_0                               |                2 |              3 |
|  chargeV/clkout_reg_n_0           |                                                                     | controller/modecharge/div_in/clkout_r_reg_0                             |                3 |              3 |
|  history/clkout_reg_n_0           |                                                                     | history/cnt_reg[31]_0                                                   |                1 |              3 |
|  elecV/clkout_reg_n_0             |                                                                     | controller/givetime/div_in/clkout_r_reg_0                               |                1 |              3 |
|  modeV/clkout_reg_n_0             |                                                                     | controller/givetime/div_in/clkout_r_reg_0                               |                1 |              3 |
|  tempV/clkout                     |                                                                     | controller/modecharge/div_in/clkout_r_reg_0                             |                2 |              3 |
|  controller/givetime/div_in/CLK   | controller/givetime/temp0                                           | controller/givetime/div_in/clkout_r_reg_0                               |                1 |              4 |
|  clk_0                            | vibration/E[0]                                                      | controller/setpower/record1second_reg[27]_0                             |                2 |              4 |
|  clk_0                            | vibration/cnt_reg[0]_0                                              | controller/memory_inst/chargeElec_reg[5][8]_0                           |                2 |              4 |
|  controller/modecharge/div_in/clk | controller/modecharge/temp0                                         | controller/memory_inst/chargeElec_reg[5][8]_0                           |                2 |              4 |
|  readkeyboard/clk                 | controller/readkeyboard/data[11]_i_1_n_0                            | controller/readkeyboard/div_ins/clkout_r_reg_1                          |                1 |              4 |
|  readkeyboard/clk                 | controller/readkeyboard/data[3]_i_1_n_0                             | controller/readkeyboard/div_ins/clkout_r_reg_1                          |                1 |              4 |
|  readkeyboard/clk                 | controller/readkeyboard/data[15]_i_1_n_0                            | controller/readkeyboard/div_ins/clkout_r_reg_1                          |                1 |              4 |
|  readkeyboard/clk                 | controller/readkeyboard/data[7]_i_1_n_0                             | controller/readkeyboard/div_ins/clkout_r_reg_1                          |                1 |              4 |
|  controller/givetime/div_in/CLK   | controller/givetime/electricity[9]_i_1_n_0                          | controller/givetime/div_in/clkout_r_reg_0                               |                2 |              5 |
|  controller/givetime/div_in/CLK   | controller/givetime/electricity[9]_i_1_n_0                          | controller/modecharge/div_in/clkout_r_reg_0                             |                2 |              5 |
|  clk_IBUF_BUFG                    | controller/setpower/record1second[31]_i_1_n_0                       | controller/setpower/record1second_reg[27]_0                             |                2 |              5 |
|  clk_IBUF_BUFG                    | controller/setpower/record1second[31]_i_1_n_0                       | controller/memory_inst/chargeElec_reg[5][8]_0                           |                2 |              5 |
|  clk_IBUF_BUFG                    |                                                                     | controller/setpower/record1second_reg[27]_0                             |                4 |              6 |
|  count_time_to_close/clk          | controller/count_time_to_close/beep_ring/time_counter_inst/clkout   | controller/count_time_to_close/beep_ring/my_time_1MHz_inst/clkout_reg_1 |                3 |              7 |
|  clk_0                            | controller/setenvirtemper/temper[6]_i_1__0_n_0                      | controller/setpower/record1second_reg[27]_0                             |                3 |              7 |
|  clk_IBUF_BUFG                    | controller/settemper/temper                                         | controller/setpower/record1second_reg[27]_0                             |                2 |              7 |
|  clk_0                            | controller/memory_inst/chargeElec[5][9]_i_1_n_0                     | controller/setpower/record1second_reg[27]_0                             |                1 |              8 |
|  clk_0                            | controller/memory_inst/chargeElec[7][9]_i_1_n_0                     | controller/setpower/record1second_reg[27]_0                             |                4 |              8 |
|  readkeyboard/clk                 |                                                                     | controller/readkeyboard/div_ins/clkout_r_reg_1                          |                3 |              8 |
|  clk_0                            | controller/memory_inst/chargeElec[3][9]_i_1_n_0                     | controller/setpower/record1second_reg[27]_0                             |                4 |              9 |
|  clk_0                            | controller/memory_inst/chargeElec[1][9]_i_1_n_0                     | controller/setpower/record1second_reg[27]_0                             |                4 |              9 |
|  controller/modecharge/div_in/clk | controller/modecharge/electricity[9]_i_1__0_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                3 |             10 |
|  count_time_to_close/clk          | controller/count_time_to_close/beep_ring/decode_inst/music_data_n_0 | controller/count_time_to_close/beep_ring/my_time_1MHz_inst/clkout_reg_1 |                4 |             10 |
|  clk_0                            | controller/memory_inst/chargeE[9]_i_1_n_0                           | controller/setpower/record1second_reg[27]_0                             |                4 |             10 |
|  clk_0                            | controller/memory_inst/chargeElec[0][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                4 |             10 |
|  clk_IBUF_BUFG                    | controller/givetime/E[0]                                            | controller/modecharge/div_in/clkout_r_reg_0                             |                4 |             10 |
|  clk_0                            | controller/memory_inst/chargeElec[4][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                3 |             10 |
|  clk_0                            | controller/memory_inst/chargeElec[9][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                2 |             10 |
|  clk_0                            | controller/memory_inst/chargeElec[6][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                2 |             10 |
|  clk_0                            | controller/memory_inst/chargeElec[8][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                2 |             10 |
|  clk_0                            | controller/memory_inst/chargeElec[2][9]_i_1_n_0                     | controller/memory_inst/chargeElec_reg[5][8]_0                           |                3 |             10 |
|  clk_IBUF_BUFG                    | controller/setpower/power[9]_i_1_n_0                                | controller/setpower/record1second_reg[27]_0                             |                7 |             10 |
|  readkeyboard/clk                 | controller/readkeyboard/data_out[15]_i_1_n_0                        | controller/readkeyboard/div_ins/clkout_r_reg_1                          |                3 |             16 |
|  clk_IBUF_BUFG                    |                                                                     |                                                                         |               13 |             18 |
|  clk_IBUF_BUFG                    | controller/setpower/record1second[31]_i_1_n_0                       | controller/modecharge/div_in/clkout_r_reg_0                             |                6 |             22 |
|  clk_IBUF_BUFG                    | controller/count_time_to_close/num[26]_i_1_n_0                      | controller/memory_inst/chargeElec_reg[5][8]_0                           |                6 |             24 |
|  clk_IBUF_BUFG                    | controller/setpower/record2second[31]_i_1_n_0                       | controller/setpower/record1second_reg[27]_0                             |               10 |             32 |
|  clk_IBUF_BUFG                    |                                                                     | controller/readkeyboard/div_ins/clkout_r_reg_1                          |               10 |             33 |
|  clk_IBUF_BUFG                    |                                                                     | controller/count_time_to_close/beep_ring/my_time_1MHz_inst/clkout_reg_1 |               15 |             33 |
|  clk_IBUF_BUFG                    |                                                                     | history/cnt_reg[31]_0                                                   |               13 |             33 |
|  count_time_to_close/clk          |                                                                     | controller/count_time_to_close/beep_ring/my_time_1MHz_inst/clkout_reg_1 |               23 |             55 |
|  clk_IBUF_BUFG                    |                                                                     | controller/modecharge/div_in/clkout_r_reg_0                             |               26 |             72 |
|  clk_IBUF_BUFG                    |                                                                     | controller/givetime/div_in/clkout_r_reg_0                               |               37 |             97 |
|  clk_IBUF_BUFG                    |                                                                     | elecV/cnt_reg[0]_0                                                      |               48 |            116 |
+-----------------------------------+---------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     3 |
| 3      |                     7 |
| 4      |                     8 |
| 5      |                     4 |
| 6      |                     1 |
| 7      |                     3 |
| 8      |                     3 |
| 9      |                     2 |
| 10     |                    11 |
| 16+    |                    12 |
+--------+-----------------------+


