# Implementation-of-RISC-V-Processor-using-Verilog
This project describes on how to design a microarchitecture based on open source RISC-V ISA.
I will be designing a full fledged pipelined architecture
