// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version"

// DATE "09/21/2016 16:47:32"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module encoder_meas (
	mcu_end,
	mcu_sync,
	mcu_data,
	ram_nrd,
	ram_nwr,
	ram_ncs,
	ram_addr,
	clk,
	mcu_n_rst,
	mcu_start,
	mcu_rd_clk,
	mcu_data_sel,
	ch_sgn_in,
	ch_c_in,
	ch_sync,
	ram_data);
output 	mcu_end;
output 	mcu_sync;
output 	[7:0] mcu_data;
output 	ram_nrd;
output 	ram_nwr;
output 	ram_ncs;
output 	[19:0] ram_addr;
input 	clk;
input 	mcu_n_rst;
input 	mcu_start;
input 	mcu_rd_clk;
input 	[2:0] mcu_data_sel;
input 	[14:0] ch_sgn_in;
input 	[2:0] ch_c_in;
input 	ch_sync;
inout 	[7:0] ram_data;

// Design Ports Information
// ch_sgn_in[0]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[1]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[2]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sync	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcu_data_sel[1]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcu_data_sel[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcu_data_sel[2]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcu_rd_clk	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcu_start	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcu_n_rst	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[8]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[9]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[7]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[10]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[11]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_c_in[2]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[13]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[12]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[14]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[4]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_c_in[0]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[5]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_c_in[1]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[3]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ch_sgn_in[6]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcu_end	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_sync	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[0]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[1]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[2]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[3]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[4]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[5]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[6]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mcu_data[7]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_nrd	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_nwr	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_ncs	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[0]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[1]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[2]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[3]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[4]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[5]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[6]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[7]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[8]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[9]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[10]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[11]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[12]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[13]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[14]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[15]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[16]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[17]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[18]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_addr[19]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[0]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[1]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[2]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[3]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[4]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[5]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[6]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ram_data[7]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("encoder_meas_v.sdo");
// synopsys translate_on

wire \mcu_start~combout ;
wire \ram_data[0]~0 ;
wire \ram_data[1]~1 ;
wire \ram_data[2]~2 ;
wire \ram_data[3]~3 ;
wire \ram_data[4]~4 ;
wire \ram_data[5]~5 ;
wire \ram_data[6]~6 ;
wire \ram_data[7]~7 ;
wire \ch_sync~combout ;
wire \mcu_n_rst~combout ;
wire \u1|sample_enable~regout ;
wire \u1|sync_cnt[0]~1 ;
wire \u1|sync_cnt[0]~1COUT1_24 ;
wire \u1|sync_cnt[1]~3 ;
wire \u1|sync_cnt[1]~3COUT1_26 ;
wire \u1|sync_cnt[2]~5 ;
wire \u1|sync_cnt[2]~5COUT1_28 ;
wire \u1|sync_cnt[3]~7 ;
wire \u1|sync_cnt[3]~7COUT1_30 ;
wire \u1|addr_base[13]~18_combout ;
wire \u1|sync_cnt[4]~9 ;
wire \u1|sync_cnt[5]~11 ;
wire \u1|sync_cnt[5]~11COUT1_32 ;
wire \u1|sync_cnt[6]~13 ;
wire \u1|sync_cnt[6]~13COUT1_34 ;
wire \u1|Equal7~0_combout ;
wire \u1|LessThan0~1_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|sample_end~regout ;
wire \u1|ch_sync_out~0_combout ;
wire \u1|Equal7~1_combout ;
wire \u2|LessThan0~2_combout ;
wire \u2|always0~1_combout ;
wire \u2|state~20_combout ;
wire \u2|state.W0~regout ;
wire \u2|state.W1~regout ;
wire \u2|state.W2~regout ;
wire \u2|state.W3~regout ;
wire \u2|state.W4~regout ;
wire \u2|Selector7~0_combout ;
wire \u2|state~17_combout ;
wire \u2|sgn_flag~regout ;
wire \u2|ch_sgn_delay0~1_combout ;
wire \u2|ch_sgn_delay0~0_combout ;
wire \u1|ch_sgn_out~12_combout ;
wire \u1|ch_sgn_out~11_combout ;
wire \u1|ch_sgn_out~13_combout ;
wire \u1|ch_sgn_out~14_combout ;
wire \u1|ch_sgn_out~15_combout ;
wire \u1|ch_sgn_out~16_combout ;
wire \u1|ch_sgn_out~18_combout ;
wire \u1|ch_sgn_out~17_combout ;
wire \u1|ch_sgn_out~19_combout ;
wire \u1|ch_sgn_out~9_combout ;
wire \u1|ch_sgn_out~8_combout ;
wire \u1|ch_sgn_out~10_combout ;
wire \u1|ch_sgn_out~20_combout ;
wire \u1|ch_sgn_out~5_combout ;
wire \u1|ch_sgn_out~6_combout ;
wire \u1|ch_sgn_out~2_combout ;
wire \u1|ch_sgn_out~3_combout ;
wire \u1|ch_sgn_out~0_combout ;
wire \u1|ch_sgn_out~1_combout ;
wire \u1|ch_sgn_out~4_combout ;
wire \u1|ch_sgn_out~7_combout ;
wire \u1|ch_sgn_out~21_combout ;
wire \u2|ch_sgn_delay0~regout ;
wire \u2|ch_sgn_delay1~regout ;
wire \u2|ch_sgn_delay2~regout ;
wire \u2|state~18_combout ;
wire \u2|state.IDLE~regout ;
wire \u2|sync_flag~regout ;
wire \u2|ch_sync_delay1~0_combout ;
wire \u2|ch_sync_delay0~regout ;
wire \u2|ch_sync_delay1~regout ;
wire \u2|ch_sync_delay2~regout ;
wire \u2|always0~0_combout ;
wire \u2|pulse_cnt[0]~32_combout ;
wire \u2|clk_cnt_tmp[8]~2_combout ;
wire \u1|mcu_data[6]~0_combout ;
wire \u2|clk_cnt[23]~64_combout ;
wire \u2|clk_cnt[0]~3 ;
wire \u2|clk_cnt[1]~11 ;
wire \u2|clk_cnt[1]~11COUT1_91 ;
wire \u2|clk_cnt[2]~19 ;
wire \u2|clk_cnt[2]~19COUT1_93 ;
wire \u2|clk_cnt[3]~27 ;
wire \u2|clk_cnt[3]~27COUT1_95 ;
wire \u2|clk_cnt[4]~35 ;
wire \u2|clk_cnt[4]~35COUT1_97 ;
wire \u2|clk_cnt[5]~43 ;
wire \u2|clk_cnt[6]~51 ;
wire \u2|clk_cnt[6]~51COUT1_99 ;
wire \u2|clk_cnt[7]~59 ;
wire \u2|clk_cnt[7]~59COUT1_101 ;
wire \u2|clk_cnt[8]~5 ;
wire \u2|clk_cnt[8]~5COUT1_103 ;
wire \u2|clk_cnt[9]~13 ;
wire \u2|clk_cnt[9]~13COUT1_105 ;
wire \u2|clk_cnt[10]~21 ;
wire \u2|clk_cnt[11]~29 ;
wire \u2|clk_cnt[11]~29COUT1_107 ;
wire \u2|clk_cnt[12]~37 ;
wire \u2|clk_cnt[12]~37COUT1_109 ;
wire \u2|clk_cnt[13]~45 ;
wire \u2|clk_cnt[13]~45COUT1_111 ;
wire \u2|clk_cnt[14]~53 ;
wire \u2|clk_cnt[14]~53COUT1_113 ;
wire \u2|clk_cnt[15]~61 ;
wire \u1|mcu_data[6]~4_combout ;
wire \u1|mcu_data[6]~3_combout ;
wire \u2|clk_cnt[16]~1 ;
wire \u2|clk_cnt[16]~1COUT1_115 ;
wire \u2|clk_cnt[17]~9 ;
wire \u2|clk_cnt[17]~9COUT1_117 ;
wire \u2|clk_cnt[18]~17 ;
wire \u2|clk_cnt[18]~17COUT1_119 ;
wire \u2|clk_cnt[19]~25 ;
wire \u2|clk_cnt[19]~25COUT1_121 ;
wire \u2|clk_cnt[20]~33 ;
wire \u2|clk_cnt[21]~41 ;
wire \u2|clk_cnt[21]~41COUT1_123 ;
wire \u2|clk_cnt[22]~49 ;
wire \u2|clk_cnt[22]~49COUT1_125 ;
wire \u2|clk_cnt[23]~57 ;
wire \u2|clk_cnt[23]~57COUT1_127 ;
wire \u2|pulse_cnt[0]~1 ;
wire \u2|pulse_cnt[0]~1COUT1_47 ;
wire \u2|pulse_cnt[1]~5 ;
wire \u2|pulse_cnt[1]~5COUT1_49 ;
wire \u2|pulse_cnt[2]~9 ;
wire \u2|pulse_cnt[3]~13 ;
wire \u2|pulse_cnt[3]~13COUT1_51 ;
wire \u2|pulse_cnt[4]~17 ;
wire \u2|pulse_cnt[4]~17COUT1_53 ;
wire \u2|pulse_cnt[5]~21 ;
wire \u2|pulse_cnt[5]~21COUT1_55 ;
wire \u2|pulse_cnt[6]~25 ;
wire \u2|pulse_cnt[6]~25COUT1_57 ;
wire \u2|pulse_cnt[7]~29 ;
wire \u1|mcu_data[0]~1 ;
wire \u1|mcu_data[0]~2 ;
wire \u1|mcu_data[0]~5 ;
wire \u1|mcu_data[0]~6 ;
wire \u1|mcu_data[0]~7_combout ;
wire \u2|clk_cnt[24]~7 ;
wire \u2|clk_cnt[24]~7COUT1_129 ;
wire \u2|pulse_cnt[8]~3 ;
wire \u2|pulse_cnt[8]~3COUT1_59 ;
wire \u1|mcu_data[1]~8 ;
wire \u1|mcu_data[1]~9 ;
wire \u1|mcu_data[1]~10 ;
wire \u1|mcu_data[1]~11 ;
wire \u1|mcu_data[1]~12_combout ;
wire \u2|clk_cnt[25]~15 ;
wire \u2|pulse_cnt[9]~7 ;
wire \u2|pulse_cnt[9]~7COUT1_61 ;
wire \u1|mcu_data[2]~13 ;
wire \u1|mcu_data[2]~14 ;
wire \u1|mcu_data[2]~15 ;
wire \u1|mcu_data[2]~16 ;
wire \u1|mcu_data[2]~17_combout ;
wire \u2|clk_cnt[26]~23 ;
wire \u2|clk_cnt[26]~23COUT1_131 ;
wire \u2|pulse_cnt[10]~11 ;
wire \u2|pulse_cnt[10]~11COUT1_63 ;
wire \u1|mcu_data[3]~18 ;
wire \u1|mcu_data[3]~19 ;
wire \u1|mcu_data[3]~20 ;
wire \u1|mcu_data[3]~21 ;
wire \u1|mcu_data[3]~22_combout ;
wire \u2|clk_cnt[27]~31 ;
wire \u2|clk_cnt[27]~31COUT1_133 ;
wire \u2|pulse_cnt[11]~15 ;
wire \u2|pulse_cnt[11]~15COUT1_65 ;
wire \u1|mcu_data[4]~23 ;
wire \u1|mcu_data[4]~24 ;
wire \u1|mcu_data[4]~25 ;
wire \u1|mcu_data[4]~26 ;
wire \u1|mcu_data[4]~27_combout ;
wire \u2|clk_cnt[28]~39 ;
wire \u2|clk_cnt[28]~39COUT1_135 ;
wire \u2|pulse_cnt[12]~19 ;
wire \u1|mcu_data[5]~28 ;
wire \u1|mcu_data[5]~29 ;
wire \u1|mcu_data[5]~30 ;
wire \u1|mcu_data[5]~31 ;
wire \u1|mcu_data[5]~32_combout ;
wire \u1|mcu_data[6]~33 ;
wire \u2|clk_cnt[29]~47 ;
wire \u2|clk_cnt[29]~47COUT1_137 ;
wire \u2|pulse_cnt[13]~23 ;
wire \u2|pulse_cnt[13]~23COUT1_67 ;
wire \u1|mcu_data[6]~34 ;
wire \u1|mcu_data[6]~35 ;
wire \u1|mcu_data[6]~36 ;
wire \u1|mcu_data[6]~37_combout ;
wire \u2|clk_cnt[30]~55 ;
wire \u2|pulse_cnt[14]~27 ;
wire \u2|pulse_cnt[14]~27COUT1_69 ;
wire \u1|mcu_data[7]~38 ;
wire \u1|mcu_data[7]~39 ;
wire \u1|mcu_data[7]~40 ;
wire \u1|mcu_data[7]~41 ;
wire \u1|mcu_data[7]~42_combout ;
wire \mcu_rd_clk~combout ;
wire \u2|ram_nrd~0_combout ;
wire \clk~combout ;
wire \u2|ram_nwr_ctrl~0_combout ;
wire \u2|ram_nwr_ctrl~regout ;
wire \u2|ram_nwr~0_combout ;
wire \u3|rd_addr[0]~1 ;
wire \u3|rd_addr[0]~1COUT1_58 ;
wire \u3|rd_addr[1]~3 ;
wire \u3|rd_addr[1]~3COUT1_60 ;
wire \u3|rd_addr[2]~5 ;
wire \u3|rd_addr[2]~5COUT1_62 ;
wire \u3|rd_addr[3]~7 ;
wire \u3|rd_addr[3]~7COUT1_64 ;
wire \u3|rd_addr[4]~9 ;
wire \u3|rd_addr[5]~11 ;
wire \u3|rd_addr[5]~11COUT1_66 ;
wire \u3|rd_addr[6]~13 ;
wire \u3|rd_addr[6]~13COUT1_68 ;
wire \u3|rd_addr[7]~15 ;
wire \u3|rd_addr[7]~15COUT1_70 ;
wire \u3|rd_addr[8]~17 ;
wire \u3|rd_addr[8]~17COUT1_72 ;
wire \u3|rd_addr[9]~19 ;
wire \u3|rd_addr[10]~21 ;
wire \u3|rd_addr[10]~21COUT1_74 ;
wire \u3|rd_addr[11]~23 ;
wire \u3|rd_addr[11]~23COUT1_76 ;
wire \u3|rd_addr[12]~25 ;
wire \u3|rd_addr[12]~25COUT1_78 ;
wire \u3|rd_addr[13]~27 ;
wire \u3|rd_addr[13]~27COUT1_80 ;
wire \u3|rd_addr[14]~29 ;
wire \u3|rd_addr[15]~31 ;
wire \u3|rd_addr[15]~31COUT1_82 ;
wire \u3|rd_addr[16]~33 ;
wire \u3|rd_addr[16]~33COUT1_84 ;
wire \u3|rd_addr[17]~35 ;
wire \u3|rd_addr[17]~35COUT1_86 ;
wire \u3|rd_addr[18]~37 ;
wire \u3|rd_addr[18]~37COUT1_88 ;
wire \u2|sample_addr_tmp~4_combout ;
wire \u2|ram_addr[0]~0_combout ;
wire \u2|ram_addr[1]~1_combout ;
wire \u2|state~21 ;
wire \u2|sample_addr_tmp[2]~5_combout ;
wire \u2|ram_addr[2]~2 ;
wire \u2|ram_addr[3]~3 ;
wire \u1|addr_base~19_combout ;
wire \u1|addr_base[18]~13_combout ;
wire \u1|addr_base[18]~11_combout ;
wire \u1|addr_base[18]~37_combout ;
wire \u1|addr_base[11]~20_combout ;
wire \u2|ram_addr[4]~4 ;
wire \u2|sample_addr[4]~1 ;
wire \u2|sample_addr[4]~1COUT1_48 ;
wire \u2|ram_addr[5]~5 ;
wire \u2|sample_addr[5]~3 ;
wire \u2|sample_addr[5]~3COUT1_50 ;
wire \u2|ram_addr[6]~6 ;
wire \u2|sample_addr[6]~5 ;
wire \u2|ram_addr[7]~7 ;
wire \u2|sample_addr[7]~7 ;
wire \u2|sample_addr[7]~7COUT1_52 ;
wire \u2|ram_addr[8]~8 ;
wire \u2|sample_addr[8]~9 ;
wire \u2|sample_addr[8]~9COUT1_54 ;
wire \u2|ram_addr[9]~9 ;
wire \u2|sample_addr[9]~11 ;
wire \u2|sample_addr[9]~11COUT1_56 ;
wire \u2|ram_addr[10]~10 ;
wire \u2|sample_addr[10]~13 ;
wire \u2|sample_addr[10]~13COUT1_58 ;
wire \u2|ram_addr[11]~11 ;
wire \u1|Equal31~0_combout ;
wire \u1|addr_base[12]~21_combout ;
wire \u1|addr_base[12]~22_combout ;
wire \u2|sample_addr[11]~15 ;
wire \u2|ram_addr[12]~12 ;
wire \u1|addr_base[13]~23_combout ;
wire \u1|addr_base[13]~24_combout ;
wire \u1|addr_base[13]~36_combout ;
wire \u1|addr_base[13]~25_combout ;
wire \u2|sample_addr[12]~17 ;
wire \u2|sample_addr[12]~17COUT1_60 ;
wire \u2|ram_addr[13]~13 ;
wire \u1|addr_base[14]~26_combout ;
wire \u1|addr_base[14]~27_combout ;
wire \u2|sample_addr[13]~19 ;
wire \u2|sample_addr[13]~19COUT1_62 ;
wire \u2|ram_addr[14]~14 ;
wire \u1|addr_base[15]~28_combout ;
wire \u1|addr_base[15]~29_combout ;
wire \u1|addr_base[15]~30_combout ;
wire \u2|sample_addr[14]~21 ;
wire \u2|sample_addr[14]~21COUT1_64 ;
wire \u2|ram_addr[15]~15 ;
wire \u1|addr_base[16]~31_combout ;
wire \u1|addr_base[16]~32_combout ;
wire \u1|addr_base[16]~33_combout ;
wire \u2|sample_addr[15]~23 ;
wire \u2|sample_addr[15]~23COUT1_66 ;
wire \u2|ram_addr[16]~16 ;
wire \u1|addr_base[17]~34_combout ;
wire \u1|addr_base[17]~35_combout ;
wire \u2|sample_addr[16]~25 ;
wire \u2|ram_addr[17]~17 ;
wire \u2|sample_addr[17]~27 ;
wire \u2|sample_addr[17]~27COUT1_68 ;
wire \u2|ram_addr[18]~18 ;
wire \u2|sample_addr[18]~29 ;
wire \u2|sample_addr[18]~29COUT1_70 ;
wire \u2|ram_addr[19]~19 ;
wire \u2|Selector15~1 ;
wire \u2|Selector15~0 ;
wire \u2|Selector14~1 ;
wire \u2|Selector14~0 ;
wire \u2|Selector13~1 ;
wire \u2|Selector13~0 ;
wire \u2|Selector12~0 ;
wire \u2|Selector12~1 ;
wire \u2|Selector11~1 ;
wire \u2|Selector11~0 ;
wire \u2|Selector10~1 ;
wire \u2|Selector10~0 ;
wire \u2|Selector9~0 ;
wire \u2|Selector9~1 ;
wire \u2|sample_data[31]~0_combout ;
wire \u2|Selector8~0 ;
wire \u2|Selector8~1 ;
wire [19:0] \u2|sample_addr_tmp ;
wire [31:0] \u2|sample_data ;
wire [7:0] \u1|sync_cnt ;
wire [2:0] \ch_c_in~combout ;
wire [14:0] \ch_sgn_in~combout ;
wire [2:0] \mcu_data_sel~combout ;
wire [19:0] \u3|rd_addr ;
wire [31:0] \u2|clk_cnt ;
wire [31:0] \u2|clk_cnt_tmp ;
wire [15:0] \u2|pulse_cnt ;
wire [15:0] \u2|pulse_cnt_tmp ;
wire [7:0] \u2|ram_data_tmp ;
wire [19:0] \u2|sample_addr ;


// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \mcu_start~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\mcu_start~combout ),
	.padio(mcu_start));
// synopsys translate_off
defparam \mcu_start~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[0]~I (
	.datain(\u2|ram_data_tmp [0]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[0]~0 ),
	.padio(ram_data[0]));
// synopsys translate_off
defparam \ram_data[0]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[1]~I (
	.datain(\u2|ram_data_tmp [1]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[1]~1 ),
	.padio(ram_data[1]));
// synopsys translate_off
defparam \ram_data[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[2]~I (
	.datain(\u2|ram_data_tmp [2]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[2]~2 ),
	.padio(ram_data[2]));
// synopsys translate_off
defparam \ram_data[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[3]~I (
	.datain(\u2|ram_data_tmp [3]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[3]~3 ),
	.padio(ram_data[3]));
// synopsys translate_off
defparam \ram_data[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[4]~I (
	.datain(\u2|ram_data_tmp [4]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[4]~4 ),
	.padio(ram_data[4]));
// synopsys translate_off
defparam \ram_data[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[5]~I (
	.datain(\u2|ram_data_tmp [5]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[5]~5 ),
	.padio(ram_data[5]));
// synopsys translate_off
defparam \ram_data[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[6]~I (
	.datain(\u2|ram_data_tmp [6]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[6]~6 ),
	.padio(ram_data[6]));
// synopsys translate_off
defparam \ram_data[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_data[7]~I (
	.datain(\u2|ram_data_tmp [7]),
	.oe(!\u1|sample_end~regout ),
	.combout(\ram_data[7]~7 ),
	.padio(ram_data[7]));
// synopsys translate_off
defparam \ram_data[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sync~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sync~combout ),
	.padio(ch_sync));
// synopsys translate_off
defparam \ch_sync~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \mcu_n_rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\mcu_n_rst~combout ),
	.padio(mcu_n_rst));
// synopsys translate_off
defparam \mcu_n_rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \u1|sample_enable (
// Equation(s):
// \u1|sample_enable~regout  = DFFEAS(VCC, \mcu_start~combout , \mcu_n_rst~combout , , , , , , )

	.clk(\mcu_start~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\mcu_n_rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sample_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|sample_enable .lut_mask = "ffff";
defparam \u1|sample_enable .operation_mode = "normal";
defparam \u1|sample_enable .output_mode = "reg_only";
defparam \u1|sample_enable .register_cascade_mode = "off";
defparam \u1|sample_enable .sum_lutc_input = "datac";
defparam \u1|sample_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \u1|sync_cnt[0] (
// Equation(s):
// \u1|sync_cnt [0] = DFFEAS(((!\u1|sync_cnt [0])), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )
// \u1|sync_cnt[0]~1  = CARRY(((\u1|sync_cnt [0])))
// \u1|sync_cnt[0]~1COUT1_24  = CARRY(((\u1|sync_cnt [0])))

	.clk(\ch_sync~combout ),
	.dataa(vcc),
	.datab(\u1|sync_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [0]),
	.cout(),
	.cout0(\u1|sync_cnt[0]~1 ),
	.cout1(\u1|sync_cnt[0]~1COUT1_24 ));
// synopsys translate_off
defparam \u1|sync_cnt[0] .lut_mask = "33cc";
defparam \u1|sync_cnt[0] .operation_mode = "arithmetic";
defparam \u1|sync_cnt[0] .output_mode = "reg_only";
defparam \u1|sync_cnt[0] .register_cascade_mode = "off";
defparam \u1|sync_cnt[0] .sum_lutc_input = "datac";
defparam \u1|sync_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \u1|sync_cnt[1] (
// Equation(s):
// \u1|sync_cnt [1] = DFFEAS((\u1|sync_cnt [1] $ ((\u1|sync_cnt[0]~1 ))), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )
// \u1|sync_cnt[1]~3  = CARRY(((!\u1|sync_cnt[0]~1 ) # (!\u1|sync_cnt [1])))
// \u1|sync_cnt[1]~3COUT1_26  = CARRY(((!\u1|sync_cnt[0]~1COUT1_24 ) # (!\u1|sync_cnt [1])))

	.clk(\ch_sync~combout ),
	.dataa(vcc),
	.datab(\u1|sync_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|sync_cnt[0]~1 ),
	.cin1(\u1|sync_cnt[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [1]),
	.cout(),
	.cout0(\u1|sync_cnt[1]~3 ),
	.cout1(\u1|sync_cnt[1]~3COUT1_26 ));
// synopsys translate_off
defparam \u1|sync_cnt[1] .cin0_used = "true";
defparam \u1|sync_cnt[1] .cin1_used = "true";
defparam \u1|sync_cnt[1] .lut_mask = "3c3f";
defparam \u1|sync_cnt[1] .operation_mode = "arithmetic";
defparam \u1|sync_cnt[1] .output_mode = "reg_only";
defparam \u1|sync_cnt[1] .register_cascade_mode = "off";
defparam \u1|sync_cnt[1] .sum_lutc_input = "cin";
defparam \u1|sync_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \u1|sync_cnt[2] (
// Equation(s):
// \u1|sync_cnt [2] = DFFEAS((\u1|sync_cnt [2] $ ((!\u1|sync_cnt[1]~3 ))), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )
// \u1|sync_cnt[2]~5  = CARRY(((\u1|sync_cnt [2] & !\u1|sync_cnt[1]~3 )))
// \u1|sync_cnt[2]~5COUT1_28  = CARRY(((\u1|sync_cnt [2] & !\u1|sync_cnt[1]~3COUT1_26 )))

	.clk(\ch_sync~combout ),
	.dataa(vcc),
	.datab(\u1|sync_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|sync_cnt[1]~3 ),
	.cin1(\u1|sync_cnt[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [2]),
	.cout(),
	.cout0(\u1|sync_cnt[2]~5 ),
	.cout1(\u1|sync_cnt[2]~5COUT1_28 ));
// synopsys translate_off
defparam \u1|sync_cnt[2] .cin0_used = "true";
defparam \u1|sync_cnt[2] .cin1_used = "true";
defparam \u1|sync_cnt[2] .lut_mask = "c30c";
defparam \u1|sync_cnt[2] .operation_mode = "arithmetic";
defparam \u1|sync_cnt[2] .output_mode = "reg_only";
defparam \u1|sync_cnt[2] .register_cascade_mode = "off";
defparam \u1|sync_cnt[2] .sum_lutc_input = "cin";
defparam \u1|sync_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \u1|sync_cnt[3] (
// Equation(s):
// \u1|sync_cnt [3] = DFFEAS(\u1|sync_cnt [3] $ ((((\u1|sync_cnt[2]~5 )))), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )
// \u1|sync_cnt[3]~7  = CARRY(((!\u1|sync_cnt[2]~5 )) # (!\u1|sync_cnt [3]))
// \u1|sync_cnt[3]~7COUT1_30  = CARRY(((!\u1|sync_cnt[2]~5COUT1_28 )) # (!\u1|sync_cnt [3]))

	.clk(\ch_sync~combout ),
	.dataa(\u1|sync_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|sync_cnt[2]~5 ),
	.cin1(\u1|sync_cnt[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [3]),
	.cout(),
	.cout0(\u1|sync_cnt[3]~7 ),
	.cout1(\u1|sync_cnt[3]~7COUT1_30 ));
// synopsys translate_off
defparam \u1|sync_cnt[3] .cin0_used = "true";
defparam \u1|sync_cnt[3] .cin1_used = "true";
defparam \u1|sync_cnt[3] .lut_mask = "5a5f";
defparam \u1|sync_cnt[3] .operation_mode = "arithmetic";
defparam \u1|sync_cnt[3] .output_mode = "reg_only";
defparam \u1|sync_cnt[3] .register_cascade_mode = "off";
defparam \u1|sync_cnt[3] .sum_lutc_input = "cin";
defparam \u1|sync_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \u1|sync_cnt[4] (
// Equation(s):
// \u1|sync_cnt [4] = DFFEAS(\u1|sync_cnt [4] $ ((((!\u1|sync_cnt[3]~7 )))), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )
// \u1|sync_cnt[4]~9  = CARRY((\u1|sync_cnt [4] & ((!\u1|sync_cnt[3]~7COUT1_30 ))))

	.clk(\ch_sync~combout ),
	.dataa(\u1|sync_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u1|sync_cnt[3]~7 ),
	.cin1(\u1|sync_cnt[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [4]),
	.cout(\u1|sync_cnt[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|sync_cnt[4] .cin0_used = "true";
defparam \u1|sync_cnt[4] .cin1_used = "true";
defparam \u1|sync_cnt[4] .lut_mask = "a50a";
defparam \u1|sync_cnt[4] .operation_mode = "arithmetic";
defparam \u1|sync_cnt[4] .output_mode = "reg_only";
defparam \u1|sync_cnt[4] .register_cascade_mode = "off";
defparam \u1|sync_cnt[4] .sum_lutc_input = "cin";
defparam \u1|sync_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \u1|addr_base[13]~18 (
// Equation(s):
// \u1|addr_base[13]~18_combout  = ((\u1|sync_cnt [4] & ((\u1|sync_cnt [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sync_cnt [4]),
	.datac(vcc),
	.datad(\u1|sync_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[13]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[13]~18 .lut_mask = "cc00";
defparam \u1|addr_base[13]~18 .operation_mode = "normal";
defparam \u1|addr_base[13]~18 .output_mode = "comb_only";
defparam \u1|addr_base[13]~18 .register_cascade_mode = "off";
defparam \u1|addr_base[13]~18 .sum_lutc_input = "datac";
defparam \u1|addr_base[13]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \u1|sync_cnt[5] (
// Equation(s):
// \u1|sync_cnt [5] = DFFEAS(\u1|sync_cnt [5] $ ((((\u1|sync_cnt[4]~9 )))), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )
// \u1|sync_cnt[5]~11  = CARRY(((!\u1|sync_cnt[4]~9 )) # (!\u1|sync_cnt [5]))
// \u1|sync_cnt[5]~11COUT1_32  = CARRY(((!\u1|sync_cnt[4]~9 )) # (!\u1|sync_cnt [5]))

	.clk(\ch_sync~combout ),
	.dataa(\u1|sync_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|sync_cnt[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [5]),
	.cout(),
	.cout0(\u1|sync_cnt[5]~11 ),
	.cout1(\u1|sync_cnt[5]~11COUT1_32 ));
// synopsys translate_off
defparam \u1|sync_cnt[5] .cin_used = "true";
defparam \u1|sync_cnt[5] .lut_mask = "5a5f";
defparam \u1|sync_cnt[5] .operation_mode = "arithmetic";
defparam \u1|sync_cnt[5] .output_mode = "reg_only";
defparam \u1|sync_cnt[5] .register_cascade_mode = "off";
defparam \u1|sync_cnt[5] .sum_lutc_input = "cin";
defparam \u1|sync_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \u1|sync_cnt[6] (
// Equation(s):
// \u1|sync_cnt [6] = DFFEAS(\u1|sync_cnt [6] $ ((((!(!\u1|sync_cnt[4]~9  & \u1|sync_cnt[5]~11 ) # (\u1|sync_cnt[4]~9  & \u1|sync_cnt[5]~11COUT1_32 ))))), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )
// \u1|sync_cnt[6]~13  = CARRY((\u1|sync_cnt [6] & ((!\u1|sync_cnt[5]~11 ))))
// \u1|sync_cnt[6]~13COUT1_34  = CARRY((\u1|sync_cnt [6] & ((!\u1|sync_cnt[5]~11COUT1_32 ))))

	.clk(\ch_sync~combout ),
	.dataa(\u1|sync_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|sync_cnt[4]~9 ),
	.cin0(\u1|sync_cnt[5]~11 ),
	.cin1(\u1|sync_cnt[5]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [6]),
	.cout(),
	.cout0(\u1|sync_cnt[6]~13 ),
	.cout1(\u1|sync_cnt[6]~13COUT1_34 ));
// synopsys translate_off
defparam \u1|sync_cnt[6] .cin0_used = "true";
defparam \u1|sync_cnt[6] .cin1_used = "true";
defparam \u1|sync_cnt[6] .cin_used = "true";
defparam \u1|sync_cnt[6] .lut_mask = "a50a";
defparam \u1|sync_cnt[6] .operation_mode = "arithmetic";
defparam \u1|sync_cnt[6] .output_mode = "reg_only";
defparam \u1|sync_cnt[6] .register_cascade_mode = "off";
defparam \u1|sync_cnt[6] .sum_lutc_input = "cin";
defparam \u1|sync_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \u1|sync_cnt[7] (
// Equation(s):
// \u1|sync_cnt [7] = DFFEAS((\u1|sync_cnt [7] $ (((!\u1|sync_cnt[4]~9  & \u1|sync_cnt[6]~13 ) # (\u1|sync_cnt[4]~9  & \u1|sync_cnt[6]~13COUT1_34 )))), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , \u1|LessThan0~1_combout , )

	.clk(\ch_sync~combout ),
	.dataa(vcc),
	.datab(\u1|sync_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(\u1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u1|sync_cnt[4]~9 ),
	.cin0(\u1|sync_cnt[6]~13 ),
	.cin1(\u1|sync_cnt[6]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sync_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|sync_cnt[7] .cin0_used = "true";
defparam \u1|sync_cnt[7] .cin1_used = "true";
defparam \u1|sync_cnt[7] .cin_used = "true";
defparam \u1|sync_cnt[7] .lut_mask = "3c3c";
defparam \u1|sync_cnt[7] .operation_mode = "normal";
defparam \u1|sync_cnt[7] .output_mode = "reg_only";
defparam \u1|sync_cnt[7] .register_cascade_mode = "off";
defparam \u1|sync_cnt[7] .sum_lutc_input = "cin";
defparam \u1|sync_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \u1|Equal7~0 (
// Equation(s):
// \u1|Equal7~0_combout  = ((!\u1|sync_cnt [7] & (!\u1|sync_cnt [6] & !\u1|sync_cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sync_cnt [7]),
	.datac(\u1|sync_cnt [6]),
	.datad(\u1|sync_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal7~0 .lut_mask = "0003";
defparam \u1|Equal7~0 .operation_mode = "normal";
defparam \u1|Equal7~0 .output_mode = "comb_only";
defparam \u1|Equal7~0 .register_cascade_mode = "off";
defparam \u1|Equal7~0 .sum_lutc_input = "datac";
defparam \u1|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \u1|LessThan0~1 (
// Equation(s):
// \u1|LessThan0~1_combout  = ((\u1|addr_base[13]~18_combout  & ((\u1|sync_cnt [1]) # (\u1|sync_cnt [2])))) # (!\u1|Equal7~0_combout )

	.clk(gnd),
	.dataa(\u1|sync_cnt [1]),
	.datab(\u1|sync_cnt [2]),
	.datac(\u1|addr_base[13]~18_combout ),
	.datad(\u1|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|LessThan0~1 .lut_mask = "e0ff";
defparam \u1|LessThan0~1 .operation_mode = "normal";
defparam \u1|LessThan0~1 .output_mode = "comb_only";
defparam \u1|LessThan0~1 .register_cascade_mode = "off";
defparam \u1|LessThan0~1 .sum_lutc_input = "datac";
defparam \u1|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = (!\u1|sync_cnt [2] & (((!\u1|sync_cnt [1]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [2]),
	.datab(vcc),
	.datac(\u1|sync_cnt [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|LessThan0~0 .lut_mask = "0505";
defparam \u1|LessThan0~0 .operation_mode = "normal";
defparam \u1|LessThan0~0 .output_mode = "comb_only";
defparam \u1|LessThan0~0 .register_cascade_mode = "off";
defparam \u1|LessThan0~0 .sum_lutc_input = "datac";
defparam \u1|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \u1|sample_end (
// Equation(s):
// \u1|sample_end~regout  = DFFEAS(((\u1|sample_end~regout ) # ((!\u1|LessThan0~0_combout  & \u1|addr_base[13]~18_combout ))) # (!\u1|Equal7~0_combout ), GLOBAL(\ch_sync~combout ), \u1|sample_enable~regout , , , , , , )

	.clk(\ch_sync~combout ),
	.dataa(\u1|LessThan0~0_combout ),
	.datab(\u1|Equal7~0_combout ),
	.datac(\u1|addr_base[13]~18_combout ),
	.datad(\u1|sample_end~regout ),
	.aclr(!\u1|sample_enable~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u1|sample_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|sample_end .lut_mask = "ff73";
defparam \u1|sample_end .operation_mode = "normal";
defparam \u1|sample_end .output_mode = "reg_only";
defparam \u1|sample_end .register_cascade_mode = "off";
defparam \u1|sample_end .sum_lutc_input = "datac";
defparam \u1|sample_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \u1|ch_sync_out~0 (
// Equation(s):
// \u1|ch_sync_out~0_combout  = ((\u1|sample_enable~regout  & (\ch_sync~combout  & !\u1|sample_end~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sample_enable~regout ),
	.datac(\ch_sync~combout ),
	.datad(\u1|sample_end~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sync_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sync_out~0 .lut_mask = "00c0";
defparam \u1|ch_sync_out~0 .operation_mode = "normal";
defparam \u1|ch_sync_out~0 .output_mode = "comb_only";
defparam \u1|ch_sync_out~0 .register_cascade_mode = "off";
defparam \u1|ch_sync_out~0 .sum_lutc_input = "datac";
defparam \u1|ch_sync_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \u1|Equal7~1 (
// Equation(s):
// \u1|Equal7~1_combout  = ((!\u1|sync_cnt [2] & (!\u1|sync_cnt [4] & \u1|Equal7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sync_cnt [2]),
	.datac(\u1|sync_cnt [4]),
	.datad(\u1|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal7~1 .lut_mask = "0300";
defparam \u1|Equal7~1 .operation_mode = "normal";
defparam \u1|Equal7~1 .output_mode = "comb_only";
defparam \u1|Equal7~1 .register_cascade_mode = "off";
defparam \u1|Equal7~1 .sum_lutc_input = "datac";
defparam \u1|Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \u2|LessThan0~2 (
// Equation(s):
// \u2|LessThan0~2_combout  = (\u1|sync_cnt [1]) # ((\u1|sync_cnt [0]) # ((\u1|sync_cnt [3]) # (!\u1|Equal7~1_combout )))

	.clk(gnd),
	.dataa(\u1|sync_cnt [1]),
	.datab(\u1|sync_cnt [0]),
	.datac(\u1|sync_cnt [3]),
	.datad(\u1|Equal7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|LessThan0~2 .lut_mask = "feff";
defparam \u2|LessThan0~2 .operation_mode = "normal";
defparam \u2|LessThan0~2 .output_mode = "comb_only";
defparam \u2|LessThan0~2 .register_cascade_mode = "off";
defparam \u2|LessThan0~2 .sum_lutc_input = "datac";
defparam \u2|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \u2|always0~1 (
// Equation(s):
// \u2|always0~1_combout  = (\mcu_n_rst~combout  & (!\u1|sample_end~regout  & (\u1|sample_enable~regout )))

	.clk(gnd),
	.dataa(\mcu_n_rst~combout ),
	.datab(\u1|sample_end~regout ),
	.datac(\u1|sample_enable~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|always0~1 .lut_mask = "2020";
defparam \u2|always0~1 .operation_mode = "normal";
defparam \u2|always0~1 .output_mode = "comb_only";
defparam \u2|always0~1 .register_cascade_mode = "off";
defparam \u2|always0~1 .sum_lutc_input = "datac";
defparam \u2|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \u2|state~20 (
// Equation(s):
// \u2|state~20_combout  = (!\u2|state.IDLE~regout  & (\u2|always0~1_combout  & ((\u2|ch_sync_delay2~regout ) # (!\u2|ch_sync_delay0~regout ))))

	.clk(gnd),
	.dataa(\u2|ch_sync_delay0~regout ),
	.datab(\u2|ch_sync_delay2~regout ),
	.datac(\u2|state.IDLE~regout ),
	.datad(\u2|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|state~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state~20 .lut_mask = "0d00";
defparam \u2|state~20 .operation_mode = "normal";
defparam \u2|state~20 .output_mode = "comb_only";
defparam \u2|state~20 .register_cascade_mode = "off";
defparam \u2|state~20 .sum_lutc_input = "datac";
defparam \u2|state~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \u2|state.W0 (
// Equation(s):
// \u2|state~21  = (\u2|LessThan0~2_combout  & (\u2|state~20_combout  & (\u2|ch_sgn_delay2~regout  $ (\u2|ch_sgn_delay0~regout ))))
// \u2|state.W0~regout  = DFFEAS(\u2|state~21 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|ch_sgn_delay2~regout ),
	.datab(\u2|ch_sgn_delay0~regout ),
	.datac(\u2|LessThan0~2_combout ),
	.datad(\u2|state~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|state~21 ),
	.regout(\u2|state.W0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.W0 .lut_mask = "6000";
defparam \u2|state.W0 .operation_mode = "normal";
defparam \u2|state.W0 .output_mode = "reg_and_comb";
defparam \u2|state.W0 .register_cascade_mode = "off";
defparam \u2|state.W0 .sum_lutc_input = "datac";
defparam \u2|state.W0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \u2|state.W1 (
// Equation(s):
// \u2|state.W1~regout  = DFFEAS((\mcu_n_rst~combout  & (!\u1|sample_end~regout  & (\u1|sample_enable~regout  & \u2|state.W0~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\mcu_n_rst~combout ),
	.datab(\u1|sample_end~regout ),
	.datac(\u1|sample_enable~regout ),
	.datad(\u2|state.W0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|state.W1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.W1 .lut_mask = "2000";
defparam \u2|state.W1 .operation_mode = "normal";
defparam \u2|state.W1 .output_mode = "reg_only";
defparam \u2|state.W1 .register_cascade_mode = "off";
defparam \u2|state.W1 .sum_lutc_input = "datac";
defparam \u2|state.W1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \u2|state.W2 (
// Equation(s):
// \u2|state.W2~regout  = DFFEAS((\mcu_n_rst~combout  & (!\u1|sample_end~regout  & (\u1|sample_enable~regout  & \u2|state.W1~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\mcu_n_rst~combout ),
	.datab(\u1|sample_end~regout ),
	.datac(\u1|sample_enable~regout ),
	.datad(\u2|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|state.W2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.W2 .lut_mask = "2000";
defparam \u2|state.W2 .operation_mode = "normal";
defparam \u2|state.W2 .output_mode = "reg_only";
defparam \u2|state.W2 .register_cascade_mode = "off";
defparam \u2|state.W2 .sum_lutc_input = "datac";
defparam \u2|state.W2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \u2|state.W3 (
// Equation(s):
// \u2|state.W3~regout  = DFFEAS((\u1|sample_enable~regout  & (\mcu_n_rst~combout  & (\u2|state.W2~regout  & !\u1|sample_end~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|sample_enable~regout ),
	.datab(\mcu_n_rst~combout ),
	.datac(\u2|state.W2~regout ),
	.datad(\u1|sample_end~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|state.W3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.W3 .lut_mask = "0080";
defparam \u2|state.W3 .operation_mode = "normal";
defparam \u2|state.W3 .output_mode = "reg_only";
defparam \u2|state.W3 .register_cascade_mode = "off";
defparam \u2|state.W3 .sum_lutc_input = "datac";
defparam \u2|state.W3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \u2|state.W4 (
// Equation(s):
// \u2|state.W4~regout  = DFFEAS((\u2|always0~1_combout  & ((\u2|state.W3~regout ) # ((!\u2|state.IDLE~regout  & \u2|always0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|state.W3~regout ),
	.datab(\u2|state.IDLE~regout ),
	.datac(\u2|always0~0_combout ),
	.datad(\u2|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|state.W4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.W4 .lut_mask = "ba00";
defparam \u2|state.W4 .operation_mode = "normal";
defparam \u2|state.W4 .output_mode = "reg_only";
defparam \u2|state.W4 .register_cascade_mode = "off";
defparam \u2|state.W4 .sum_lutc_input = "datac";
defparam \u2|state.W4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \u2|Selector7~0 (
// Equation(s):
// \u2|Selector7~0_combout  = (((!\u2|state.W4~regout )) # (!\u2|state.IDLE~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|state.IDLE~regout ),
	.datac(vcc),
	.datad(\u2|state.W4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Selector7~0 .lut_mask = "33ff";
defparam \u2|Selector7~0 .operation_mode = "normal";
defparam \u2|Selector7~0 .output_mode = "comb_only";
defparam \u2|Selector7~0 .register_cascade_mode = "off";
defparam \u2|Selector7~0 .sum_lutc_input = "datac";
defparam \u2|Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \u2|state~17 (
// Equation(s):
// \u2|state~17_combout  = ((!\u2|state.IDLE~regout  & ((\u2|ch_sync_delay2~regout ) # (!\u2|ch_sync_delay0~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|ch_sync_delay0~regout ),
	.datac(\u2|state.IDLE~regout ),
	.datad(\u2|ch_sync_delay2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|state~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state~17 .lut_mask = "0f03";
defparam \u2|state~17 .operation_mode = "normal";
defparam \u2|state~17 .output_mode = "comb_only";
defparam \u2|state~17 .register_cascade_mode = "off";
defparam \u2|state~17 .sum_lutc_input = "datac";
defparam \u2|state~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \u2|sgn_flag (
// Equation(s):
// \u2|sgn_flag~regout  = DFFEAS((\u2|Selector7~0_combout  & ((\u2|sgn_flag~regout ) # ((\u2|state~17_combout  & \u2|state~18_combout )))) # (!\u2|Selector7~0_combout  & (((\u2|state~17_combout  & \u2|state~18_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector7~0_combout ),
	.datab(\u2|sgn_flag~regout ),
	.datac(\u2|state~17_combout ),
	.datad(\u2|state~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sgn_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sgn_flag .lut_mask = "f888";
defparam \u2|sgn_flag .operation_mode = "normal";
defparam \u2|sgn_flag .output_mode = "reg_only";
defparam \u2|sgn_flag .register_cascade_mode = "off";
defparam \u2|sgn_flag .sum_lutc_input = "datac";
defparam \u2|sgn_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \u2|ch_sgn_delay0~1 (
// Equation(s):
// \u2|ch_sgn_delay0~1_combout  = (\u2|always0~1_combout  & (\u1|Equal7~0_combout  & ((\u2|sgn_flag~regout ) # (!\u2|state.IDLE~regout ))))

	.clk(gnd),
	.dataa(\u2|state.IDLE~regout ),
	.datab(\u2|sgn_flag~regout ),
	.datac(\u2|always0~1_combout ),
	.datad(\u1|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ch_sgn_delay0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sgn_delay0~1 .lut_mask = "d000";
defparam \u2|ch_sgn_delay0~1 .operation_mode = "normal";
defparam \u2|ch_sgn_delay0~1 .output_mode = "comb_only";
defparam \u2|ch_sgn_delay0~1 .register_cascade_mode = "off";
defparam \u2|ch_sgn_delay0~1 .sum_lutc_input = "datac";
defparam \u2|ch_sgn_delay0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \u2|ch_sgn_delay0~0 (
// Equation(s):
// \u2|ch_sgn_delay0~0_combout  = (\u2|sgn_flag~regout ) # (((!\u2|state.IDLE~regout ) # (!\u2|always0~1_combout )))

	.clk(gnd),
	.dataa(\u2|sgn_flag~regout ),
	.datab(vcc),
	.datac(\u2|always0~1_combout ),
	.datad(\u2|state.IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ch_sgn_delay0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sgn_delay0~0 .lut_mask = "afff";
defparam \u2|ch_sgn_delay0~0 .operation_mode = "normal";
defparam \u2|ch_sgn_delay0~0 .output_mode = "comb_only";
defparam \u2|ch_sgn_delay0~0 .register_cascade_mode = "off";
defparam \u2|ch_sgn_delay0~0 .sum_lutc_input = "datac";
defparam \u2|ch_sgn_delay0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [5]),
	.padio(ch_sgn_in[5]));
// synopsys translate_off
defparam \ch_sgn_in[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [3]),
	.padio(ch_sgn_in[3]));
// synopsys translate_off
defparam \ch_sgn_in[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_c_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_c_in~combout [2]),
	.padio(ch_c_in[2]));
// synopsys translate_off
defparam \ch_c_in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \u1|ch_sgn_out~12 (
// Equation(s):
// \u1|ch_sgn_out~12_combout  = (\u1|sync_cnt [4] & ((\u1|sync_cnt [2] & (\ch_sgn_in~combout [3])) # (!\u1|sync_cnt [2] & ((\ch_c_in~combout [2]))))) # (!\u1|sync_cnt [4] & (((\u1|sync_cnt [2]))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [3]),
	.datab(\ch_c_in~combout [2]),
	.datac(\u1|sync_cnt [4]),
	.datad(\u1|sync_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~12 .lut_mask = "afc0";
defparam \u1|ch_sgn_out~12 .operation_mode = "normal";
defparam \u1|ch_sgn_out~12 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~12 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~12 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~12 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_c_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_c_in~combout [0]),
	.padio(ch_c_in[0]));
// synopsys translate_off
defparam \ch_c_in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_c_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_c_in~combout [1]),
	.padio(ch_c_in[1]));
// synopsys translate_off
defparam \ch_c_in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \u1|ch_sgn_out~11 (
// Equation(s):
// \u1|ch_sgn_out~11_combout  = ((\u1|sync_cnt [2] & (\ch_c_in~combout [0])) # (!\u1|sync_cnt [2] & ((\ch_c_in~combout [1]))))

	.clk(gnd),
	.dataa(\ch_c_in~combout [0]),
	.datab(\ch_c_in~combout [1]),
	.datac(vcc),
	.datad(\u1|sync_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~11 .lut_mask = "aacc";
defparam \u1|ch_sgn_out~11 .operation_mode = "normal";
defparam \u1|ch_sgn_out~11 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~11 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~11 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \u1|ch_sgn_out~13 (
// Equation(s):
// \u1|ch_sgn_out~13_combout  = (\u1|ch_sgn_out~12_combout  & ((\u1|sync_cnt [4] & ((!\u1|ch_sgn_out~11_combout ))) # (!\u1|sync_cnt [4] & (\ch_sgn_in~combout [5])))) # (!\u1|ch_sgn_out~12_combout  & (((\u1|ch_sgn_out~11_combout ))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(\ch_sgn_in~combout [5]),
	.datac(\u1|ch_sgn_out~12_combout ),
	.datad(\u1|ch_sgn_out~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~13 .lut_mask = "4fe0";
defparam \u1|ch_sgn_out~13 .operation_mode = "normal";
defparam \u1|ch_sgn_out~13 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~13 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~13 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~13 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [7]),
	.padio(ch_sgn_in[7]));
// synopsys translate_off
defparam \ch_sgn_in[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \u1|ch_sgn_out~14 (
// Equation(s):
// \u1|ch_sgn_out~14_combout  = (\u1|sync_cnt [2] & (\ch_sgn_in~combout [3] $ (((\ch_sgn_in~combout [7] & \u1|sync_cnt [4]))))) # (!\u1|sync_cnt [2] & (((\u1|sync_cnt [4]))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [7]),
	.datab(\ch_sgn_in~combout [3]),
	.datac(\u1|sync_cnt [4]),
	.datad(\u1|sync_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~14 .lut_mask = "6cf0";
defparam \u1|ch_sgn_out~14 .operation_mode = "normal";
defparam \u1|ch_sgn_out~14 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~14 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~14 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \u1|ch_sgn_out~15 (
// Equation(s):
// \u1|ch_sgn_out~15_combout  = (\u1|ch_sgn_out~14_combout  & ((\u1|sync_cnt [2]) # (\ch_c_in~combout [0] $ (\ch_c_in~combout [1]))))

	.clk(gnd),
	.dataa(\ch_c_in~combout [0]),
	.datab(\u1|sync_cnt [2]),
	.datac(\ch_c_in~combout [1]),
	.datad(\u1|ch_sgn_out~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~15 .lut_mask = "de00";
defparam \u1|ch_sgn_out~15 .operation_mode = "normal";
defparam \u1|ch_sgn_out~15 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~15 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~15 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \u1|ch_sgn_out~16 (
// Equation(s):
// \u1|ch_sgn_out~16_combout  = (\u1|sync_cnt [1] & ((\u1|sync_cnt [0]) # ((\u1|ch_sgn_out~13_combout )))) # (!\u1|sync_cnt [1] & (!\u1|sync_cnt [0] & ((\u1|ch_sgn_out~15_combout ))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [1]),
	.datab(\u1|sync_cnt [0]),
	.datac(\u1|ch_sgn_out~13_combout ),
	.datad(\u1|ch_sgn_out~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~16 .lut_mask = "b9a8";
defparam \u1|ch_sgn_out~16 .operation_mode = "normal";
defparam \u1|ch_sgn_out~16 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~16 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~16 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~16 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [6]),
	.padio(ch_sgn_in[6]));
// synopsys translate_off
defparam \ch_sgn_in[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \u1|ch_sgn_out~18 (
// Equation(s):
// \u1|ch_sgn_out~18_combout  = (\u1|sync_cnt [2] & (\ch_sgn_in~combout [6])) # (!\u1|sync_cnt [2] & (((\ch_c_in~combout [2]))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [6]),
	.datab(\u1|sync_cnt [2]),
	.datac(vcc),
	.datad(\ch_c_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~18 .lut_mask = "bb88";
defparam \u1|ch_sgn_out~18 .operation_mode = "normal";
defparam \u1|ch_sgn_out~18 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~18 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~18 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \u1|ch_sgn_out~17 (
// Equation(s):
// \u1|ch_sgn_out~17_combout  = ((\u1|sync_cnt [2] & (\ch_c_in~combout [1])) # (!\u1|sync_cnt [2] & ((\ch_sgn_in~combout [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ch_c_in~combout [1]),
	.datac(\ch_sgn_in~combout [3]),
	.datad(\u1|sync_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~17 .lut_mask = "ccf0";
defparam \u1|ch_sgn_out~17 .operation_mode = "normal";
defparam \u1|ch_sgn_out~17 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~17 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~17 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \u1|ch_sgn_out~19 (
// Equation(s):
// \u1|ch_sgn_out~19_combout  = (\u1|sync_cnt [4] & (\ch_sgn_in~combout [5] $ (((\u1|ch_sgn_out~17_combout ))))) # (!\u1|sync_cnt [4] & (((\u1|ch_sgn_out~18_combout ))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(\ch_sgn_in~combout [5]),
	.datac(\u1|ch_sgn_out~18_combout ),
	.datad(\u1|ch_sgn_out~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~19 .lut_mask = "72d8";
defparam \u1|ch_sgn_out~19 .operation_mode = "normal";
defparam \u1|ch_sgn_out~19 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~19 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~19 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~19 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [4]),
	.padio(ch_sgn_in[4]));
// synopsys translate_off
defparam \ch_sgn_in[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \u1|ch_sgn_out~9 (
// Equation(s):
// \u1|ch_sgn_out~9_combout  = (\ch_sgn_in~combout [5] $ (((\ch_sgn_in~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ch_sgn_in~combout [5]),
	.datac(vcc),
	.datad(\ch_sgn_in~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~9 .lut_mask = "33cc";
defparam \u1|ch_sgn_out~9 .operation_mode = "normal";
defparam \u1|ch_sgn_out~9 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~9 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~9 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \u1|ch_sgn_out~8 (
// Equation(s):
// \u1|ch_sgn_out~8_combout  = (\u1|sync_cnt [2] & (((\u1|sync_cnt [4])))) # (!\u1|sync_cnt [2] & (\ch_c_in~combout [0] $ (((\ch_c_in~combout [2] & \u1|sync_cnt [4])))))

	.clk(gnd),
	.dataa(\ch_c_in~combout [0]),
	.datab(\ch_c_in~combout [2]),
	.datac(\u1|sync_cnt [4]),
	.datad(\u1|sync_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~8 .lut_mask = "f06a";
defparam \u1|ch_sgn_out~8 .operation_mode = "normal";
defparam \u1|ch_sgn_out~8 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~8 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~8 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \u1|ch_sgn_out~10 (
// Equation(s):
// \u1|ch_sgn_out~10_combout  = (\u1|sync_cnt [2] & ((\u1|ch_sgn_out~8_combout  & ((\u1|ch_sgn_out~9_combout ))) # (!\u1|ch_sgn_out~8_combout  & (\ch_sgn_in~combout [4])))) # (!\u1|sync_cnt [2] & (((\u1|ch_sgn_out~8_combout ))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [4]),
	.datab(\u1|ch_sgn_out~9_combout ),
	.datac(\u1|sync_cnt [2]),
	.datad(\u1|ch_sgn_out~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~10 .lut_mask = "cfa0";
defparam \u1|ch_sgn_out~10 .operation_mode = "normal";
defparam \u1|ch_sgn_out~10 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~10 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~10 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \u1|ch_sgn_out~20 (
// Equation(s):
// \u1|ch_sgn_out~20_combout  = (\u1|sync_cnt [0] & ((\u1|ch_sgn_out~16_combout  & (\u1|ch_sgn_out~19_combout )) # (!\u1|ch_sgn_out~16_combout  & ((\u1|ch_sgn_out~10_combout ))))) # (!\u1|sync_cnt [0] & (\u1|ch_sgn_out~16_combout ))

	.clk(gnd),
	.dataa(\u1|sync_cnt [0]),
	.datab(\u1|ch_sgn_out~16_combout ),
	.datac(\u1|ch_sgn_out~19_combout ),
	.datad(\u1|ch_sgn_out~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~20 .lut_mask = "e6c4";
defparam \u1|ch_sgn_out~20 .operation_mode = "normal";
defparam \u1|ch_sgn_out~20 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~20 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~20 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~20 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [13]),
	.padio(ch_sgn_in[13]));
// synopsys translate_off
defparam \ch_sgn_in[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [14]),
	.padio(ch_sgn_in[14]));
// synopsys translate_off
defparam \ch_sgn_in[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [12]),
	.padio(ch_sgn_in[12]));
// synopsys translate_off
defparam \ch_sgn_in[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [11]),
	.padio(ch_sgn_in[11]));
// synopsys translate_off
defparam \ch_sgn_in[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \u1|ch_sgn_out~5 (
// Equation(s):
// \u1|ch_sgn_out~5_combout  = (\u1|sync_cnt [1] & (((\u1|sync_cnt [0])))) # (!\u1|sync_cnt [1] & ((\u1|sync_cnt [0] & (\ch_sgn_in~combout [12])) # (!\u1|sync_cnt [0] & ((\ch_sgn_in~combout [11])))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [12]),
	.datab(\ch_sgn_in~combout [11]),
	.datac(\u1|sync_cnt [1]),
	.datad(\u1|sync_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~5 .lut_mask = "fa0c";
defparam \u1|ch_sgn_out~5 .operation_mode = "normal";
defparam \u1|ch_sgn_out~5 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~5 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~5 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \u1|ch_sgn_out~6 (
// Equation(s):
// \u1|ch_sgn_out~6_combout  = (\u1|sync_cnt [1] & ((\u1|ch_sgn_out~5_combout  & ((\ch_sgn_in~combout [14]))) # (!\u1|ch_sgn_out~5_combout  & (\ch_sgn_in~combout [13])))) # (!\u1|sync_cnt [1] & (((\u1|ch_sgn_out~5_combout ))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [13]),
	.datab(\ch_sgn_in~combout [14]),
	.datac(\u1|sync_cnt [1]),
	.datad(\u1|ch_sgn_out~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~6 .lut_mask = "cfa0";
defparam \u1|ch_sgn_out~6 .operation_mode = "normal";
defparam \u1|ch_sgn_out~6 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~6 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~6 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [9]),
	.padio(ch_sgn_in[9]));
// synopsys translate_off
defparam \ch_sgn_in[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \u1|ch_sgn_out~2 (
// Equation(s):
// \u1|ch_sgn_out~2_combout  = (\ch_sgn_in~combout [11] $ ((\ch_sgn_in~combout [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ch_sgn_in~combout [11]),
	.datac(\ch_sgn_in~combout [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~2 .lut_mask = "3c3c";
defparam \u1|ch_sgn_out~2 .operation_mode = "normal";
defparam \u1|ch_sgn_out~2 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~2 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~2 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \u1|ch_sgn_out~3 (
// Equation(s):
// \u1|ch_sgn_out~3_combout  = (\u1|sync_cnt [0] & (((\u1|ch_sgn_out~2_combout )))) # (!\u1|sync_cnt [0] & (\ch_sgn_in~combout [7] $ (((\ch_c_in~combout [2])))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [7]),
	.datab(\u1|ch_sgn_out~2_combout ),
	.datac(\ch_c_in~combout [2]),
	.datad(\u1|sync_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~3 .lut_mask = "cc5a";
defparam \u1|ch_sgn_out~3 .operation_mode = "normal";
defparam \u1|ch_sgn_out~3 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~3 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~3 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [10]),
	.padio(ch_sgn_in[10]));
// synopsys translate_off
defparam \ch_sgn_in[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ch_sgn_in~combout [8]),
	.padio(ch_sgn_in[8]));
// synopsys translate_off
defparam \ch_sgn_in[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \u1|ch_sgn_out~0 (
// Equation(s):
// \u1|ch_sgn_out~0_combout  = (\u1|sync_cnt [1] & (((\ch_sgn_in~combout [9]) # (\u1|sync_cnt [0])))) # (!\u1|sync_cnt [1] & (\ch_sgn_in~combout [7] & ((!\u1|sync_cnt [0]))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [7]),
	.datab(\ch_sgn_in~combout [9]),
	.datac(\u1|sync_cnt [1]),
	.datad(\u1|sync_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~0 .lut_mask = "f0ca";
defparam \u1|ch_sgn_out~0 .operation_mode = "normal";
defparam \u1|ch_sgn_out~0 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~0 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~0 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \u1|ch_sgn_out~1 (
// Equation(s):
// \u1|ch_sgn_out~1_combout  = (\u1|sync_cnt [0] & ((\u1|ch_sgn_out~0_combout  & (\ch_sgn_in~combout [10])) # (!\u1|ch_sgn_out~0_combout  & ((\ch_sgn_in~combout [8]))))) # (!\u1|sync_cnt [0] & (((\u1|ch_sgn_out~0_combout ))))

	.clk(gnd),
	.dataa(\ch_sgn_in~combout [10]),
	.datab(\ch_sgn_in~combout [8]),
	.datac(\u1|sync_cnt [0]),
	.datad(\u1|ch_sgn_out~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~1 .lut_mask = "afc0";
defparam \u1|ch_sgn_out~1 .operation_mode = "normal";
defparam \u1|ch_sgn_out~1 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~1 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~1 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \u1|ch_sgn_out~4 (
// Equation(s):
// \u1|ch_sgn_out~4_combout  = (\u1|sync_cnt [4] & (!\u1|sync_cnt [1] & (\u1|ch_sgn_out~3_combout ))) # (!\u1|sync_cnt [4] & (((\u1|ch_sgn_out~1_combout ))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [1]),
	.datab(\u1|sync_cnt [4]),
	.datac(\u1|ch_sgn_out~3_combout ),
	.datad(\u1|ch_sgn_out~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~4 .lut_mask = "7340";
defparam \u1|ch_sgn_out~4 .operation_mode = "normal";
defparam \u1|ch_sgn_out~4 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~4 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~4 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \u1|ch_sgn_out~7 (
// Equation(s):
// \u1|ch_sgn_out~7_combout  = (\u1|sync_cnt [2] & (!\u1|sync_cnt [4] & (\u1|ch_sgn_out~6_combout ))) # (!\u1|sync_cnt [2] & (((\u1|ch_sgn_out~4_combout ))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(\u1|sync_cnt [2]),
	.datac(\u1|ch_sgn_out~6_combout ),
	.datad(\u1|ch_sgn_out~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~7 .lut_mask = "7340";
defparam \u1|ch_sgn_out~7 .operation_mode = "normal";
defparam \u1|ch_sgn_out~7 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~7 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~7 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \u1|ch_sgn_out~21 (
// Equation(s):
// \u1|ch_sgn_out~21_combout  = ((\u1|sync_cnt [3] & ((\u1|ch_sgn_out~7_combout ))) # (!\u1|sync_cnt [3] & (\u1|ch_sgn_out~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sync_cnt [3]),
	.datac(\u1|ch_sgn_out~20_combout ),
	.datad(\u1|ch_sgn_out~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|ch_sgn_out~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|ch_sgn_out~21 .lut_mask = "fc30";
defparam \u1|ch_sgn_out~21 .operation_mode = "normal";
defparam \u1|ch_sgn_out~21 .output_mode = "comb_only";
defparam \u1|ch_sgn_out~21 .register_cascade_mode = "off";
defparam \u1|ch_sgn_out~21 .sum_lutc_input = "datac";
defparam \u1|ch_sgn_out~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \u2|ch_sgn_delay0 (
// Equation(s):
// \u2|ch_sgn_delay0~regout  = DFFEAS((\u2|ch_sgn_delay0~1_combout  & ((\u1|ch_sgn_out~21_combout ) # ((!\u2|ch_sgn_delay0~0_combout  & \u2|ch_sgn_delay0~regout )))) # (!\u2|ch_sgn_delay0~1_combout  & (!\u2|ch_sgn_delay0~0_combout  & 
// (\u2|ch_sgn_delay0~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|ch_sgn_delay0~1_combout ),
	.datab(\u2|ch_sgn_delay0~0_combout ),
	.datac(\u2|ch_sgn_delay0~regout ),
	.datad(\u1|ch_sgn_out~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ch_sgn_delay0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sgn_delay0 .lut_mask = "ba30";
defparam \u2|ch_sgn_delay0 .operation_mode = "normal";
defparam \u2|ch_sgn_delay0 .output_mode = "reg_only";
defparam \u2|ch_sgn_delay0 .register_cascade_mode = "off";
defparam \u2|ch_sgn_delay0 .sum_lutc_input = "datac";
defparam \u2|ch_sgn_delay0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \u2|ch_sgn_delay1 (
// Equation(s):
// \u2|ch_sgn_delay1~regout  = DFFEAS((!\u1|sample_end~regout  & (\u1|sample_enable~regout  & (\u2|ch_sgn_delay0~regout  & \mcu_n_rst~combout ))), GLOBAL(\clk~combout ), VCC, , \u2|ch_sgn_delay0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(\u1|sample_enable~regout ),
	.datac(\u2|ch_sgn_delay0~regout ),
	.datad(\mcu_n_rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|ch_sgn_delay0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ch_sgn_delay1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sgn_delay1 .lut_mask = "4000";
defparam \u2|ch_sgn_delay1 .operation_mode = "normal";
defparam \u2|ch_sgn_delay1 .output_mode = "reg_only";
defparam \u2|ch_sgn_delay1 .register_cascade_mode = "off";
defparam \u2|ch_sgn_delay1 .sum_lutc_input = "datac";
defparam \u2|ch_sgn_delay1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \u2|ch_sgn_delay2 (
// Equation(s):
// \u2|ch_sgn_delay2~regout  = DFFEAS((!\u1|sample_end~regout  & (\u1|sample_enable~regout  & (\mcu_n_rst~combout  & \u2|ch_sgn_delay1~regout ))), GLOBAL(\clk~combout ), VCC, , \u2|ch_sgn_delay0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(\u1|sample_enable~regout ),
	.datac(\mcu_n_rst~combout ),
	.datad(\u2|ch_sgn_delay1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|ch_sgn_delay0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ch_sgn_delay2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sgn_delay2 .lut_mask = "4000";
defparam \u2|ch_sgn_delay2 .operation_mode = "normal";
defparam \u2|ch_sgn_delay2 .output_mode = "reg_only";
defparam \u2|ch_sgn_delay2 .register_cascade_mode = "off";
defparam \u2|ch_sgn_delay2 .sum_lutc_input = "datac";
defparam \u2|ch_sgn_delay2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \u2|state~18 (
// Equation(s):
// \u2|state~18_combout  = ((\u2|LessThan0~2_combout  & (\u2|ch_sgn_delay2~regout  $ (\u2|ch_sgn_delay0~regout ))))

	.clk(gnd),
	.dataa(\u2|ch_sgn_delay2~regout ),
	.datab(vcc),
	.datac(\u2|ch_sgn_delay0~regout ),
	.datad(\u2|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|state~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state~18 .lut_mask = "5a00";
defparam \u2|state~18 .operation_mode = "normal";
defparam \u2|state~18 .output_mode = "comb_only";
defparam \u2|state~18 .register_cascade_mode = "off";
defparam \u2|state~18 .sum_lutc_input = "datac";
defparam \u2|state~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \u2|state.IDLE (
// Equation(s):
// \u2|state.IDLE~regout  = DFFEAS((\u2|always0~1_combout  & (!\u2|state.W4~regout  & ((\u2|state~18_combout ) # (!\u2|state~17_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|state~18_combout ),
	.datab(\u2|always0~1_combout ),
	.datac(\u2|state~17_combout ),
	.datad(\u2|state.W4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|state.IDLE .lut_mask = "008c";
defparam \u2|state.IDLE .operation_mode = "normal";
defparam \u2|state.IDLE .output_mode = "reg_only";
defparam \u2|state.IDLE .register_cascade_mode = "off";
defparam \u2|state.IDLE .sum_lutc_input = "datac";
defparam \u2|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \u2|sync_flag (
// Equation(s):
// \u2|sync_flag~regout  = DFFEAS((\u2|sync_flag~regout  & (((!\u2|state.W4~regout ) # (!\u2|state.IDLE~regout )))) # (!\u2|sync_flag~regout  & (\u2|always0~0_combout  & (!\u2|state.IDLE~regout ))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\u2|sync_flag~regout ),
	.datab(\u2|always0~0_combout ),
	.datac(\u2|state.IDLE~regout ),
	.datad(\u2|state.W4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sync_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sync_flag .lut_mask = "0eae";
defparam \u2|sync_flag .operation_mode = "normal";
defparam \u2|sync_flag .output_mode = "reg_only";
defparam \u2|sync_flag .register_cascade_mode = "off";
defparam \u2|sync_flag .sum_lutc_input = "datac";
defparam \u2|sync_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \u2|ch_sync_delay1~0 (
// Equation(s):
// \u2|ch_sync_delay1~0_combout  = (((\u2|sync_flag~regout ) # (!\u2|always0~1_combout ))) # (!\u2|state.IDLE~regout )

	.clk(gnd),
	.dataa(\u2|state.IDLE~regout ),
	.datab(vcc),
	.datac(\u2|always0~1_combout ),
	.datad(\u2|sync_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ch_sync_delay1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sync_delay1~0 .lut_mask = "ff5f";
defparam \u2|ch_sync_delay1~0 .operation_mode = "normal";
defparam \u2|ch_sync_delay1~0 .output_mode = "comb_only";
defparam \u2|ch_sync_delay1~0 .register_cascade_mode = "off";
defparam \u2|ch_sync_delay1~0 .sum_lutc_input = "datac";
defparam \u2|ch_sync_delay1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \u2|ch_sync_delay0 (
// Equation(s):
// \u2|ch_sync_delay0~regout  = DFFEAS((\mcu_n_rst~combout  & (\ch_sync~combout  & (!\u1|sample_end~regout  & \u1|sample_enable~regout ))), GLOBAL(\clk~combout ), VCC, , \u2|ch_sync_delay1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\mcu_n_rst~combout ),
	.datab(\ch_sync~combout ),
	.datac(\u1|sample_end~regout ),
	.datad(\u1|sample_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|ch_sync_delay1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ch_sync_delay0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sync_delay0 .lut_mask = "0800";
defparam \u2|ch_sync_delay0 .operation_mode = "normal";
defparam \u2|ch_sync_delay0 .output_mode = "reg_only";
defparam \u2|ch_sync_delay0 .register_cascade_mode = "off";
defparam \u2|ch_sync_delay0 .sum_lutc_input = "datac";
defparam \u2|ch_sync_delay0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \u2|ch_sync_delay1 (
// Equation(s):
// \u2|ch_sync_delay1~regout  = DFFEAS((\mcu_n_rst~combout  & (\u1|sample_enable~regout  & (!\u1|sample_end~regout  & \u2|ch_sync_delay0~regout ))), GLOBAL(\clk~combout ), VCC, , \u2|ch_sync_delay1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\mcu_n_rst~combout ),
	.datab(\u1|sample_enable~regout ),
	.datac(\u1|sample_end~regout ),
	.datad(\u2|ch_sync_delay0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|ch_sync_delay1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ch_sync_delay1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sync_delay1 .lut_mask = "0800";
defparam \u2|ch_sync_delay1 .operation_mode = "normal";
defparam \u2|ch_sync_delay1 .output_mode = "reg_only";
defparam \u2|ch_sync_delay1 .register_cascade_mode = "off";
defparam \u2|ch_sync_delay1 .sum_lutc_input = "datac";
defparam \u2|ch_sync_delay1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \u2|ch_sync_delay2 (
// Equation(s):
// \u2|ch_sync_delay2~regout  = DFFEAS((\mcu_n_rst~combout  & (\u1|sample_enable~regout  & (!\u1|sample_end~regout  & \u2|ch_sync_delay1~regout ))), GLOBAL(\clk~combout ), VCC, , \u2|ch_sync_delay1~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\mcu_n_rst~combout ),
	.datab(\u1|sample_enable~regout ),
	.datac(\u1|sample_end~regout ),
	.datad(\u2|ch_sync_delay1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|ch_sync_delay1~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ch_sync_delay2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ch_sync_delay2 .lut_mask = "0800";
defparam \u2|ch_sync_delay2 .operation_mode = "normal";
defparam \u2|ch_sync_delay2 .output_mode = "reg_only";
defparam \u2|ch_sync_delay2 .register_cascade_mode = "off";
defparam \u2|ch_sync_delay2 .sum_lutc_input = "datac";
defparam \u2|ch_sync_delay2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \u2|always0~0 (
// Equation(s):
// \u2|always0~0_combout  = (((!\u2|ch_sync_delay2~regout  & \u2|ch_sync_delay0~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|ch_sync_delay2~regout ),
	.datad(\u2|ch_sync_delay0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|always0~0 .lut_mask = "0f00";
defparam \u2|always0~0 .operation_mode = "normal";
defparam \u2|always0~0 .output_mode = "comb_only";
defparam \u2|always0~0 .register_cascade_mode = "off";
defparam \u2|always0~0 .sum_lutc_input = "datac";
defparam \u2|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \u2|pulse_cnt[0]~32 (
// Equation(s):
// \u2|pulse_cnt[0]~32_combout  = (\u2|always0~1_combout  & (!\u2|state.IDLE~regout  & ((\u2|state~18_combout ) # (\u2|always0~0_combout ))))

	.clk(gnd),
	.dataa(\u2|always0~1_combout ),
	.datab(\u2|state.IDLE~regout ),
	.datac(\u2|state~18_combout ),
	.datad(\u2|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|pulse_cnt[0]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt[0]~32 .lut_mask = "2220";
defparam \u2|pulse_cnt[0]~32 .operation_mode = "normal";
defparam \u2|pulse_cnt[0]~32 .output_mode = "comb_only";
defparam \u2|pulse_cnt[0]~32 .register_cascade_mode = "off";
defparam \u2|pulse_cnt[0]~32 .sum_lutc_input = "datac";
defparam \u2|pulse_cnt[0]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \u2|pulse_cnt[0] (
// Equation(s):
// \u2|pulse_cnt [0] = DFFEAS(((!\u2|pulse_cnt [0])), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[0]~1  = CARRY(((\u2|pulse_cnt [0])))
// \u2|pulse_cnt[0]~1COUT1_47  = CARRY(((\u2|pulse_cnt [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|pulse_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [0]),
	.cout(),
	.cout0(\u2|pulse_cnt[0]~1 ),
	.cout1(\u2|pulse_cnt[0]~1COUT1_47 ));
// synopsys translate_off
defparam \u2|pulse_cnt[0] .lut_mask = "33cc";
defparam \u2|pulse_cnt[0] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[0] .output_mode = "reg_only";
defparam \u2|pulse_cnt[0] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[0] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \u2|clk_cnt_tmp[8]~2 (
// Equation(s):
// \u2|clk_cnt_tmp[8]~2_combout  = (!\u2|state.IDLE~regout  & (!\u2|ch_sync_delay2~regout  & (\u2|ch_sync_delay0~regout  & \u2|always0~1_combout )))

	.clk(gnd),
	.dataa(\u2|state.IDLE~regout ),
	.datab(\u2|ch_sync_delay2~regout ),
	.datac(\u2|ch_sync_delay0~regout ),
	.datad(\u2|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|clk_cnt_tmp[8]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[8]~2 .lut_mask = "1000";
defparam \u2|clk_cnt_tmp[8]~2 .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[8]~2 .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[8]~2 .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[8]~2 .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[8]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \u2|pulse_cnt_tmp[0] (
// Equation(s):
// \u2|pulse_cnt_tmp [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|pulse_cnt [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|pulse_cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[0] .lut_mask = "0000";
defparam \u2|pulse_cnt_tmp[0] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[0] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[0] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[0] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \mcu_data_sel[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\mcu_data_sel~combout [0]),
	.padio(mcu_data_sel[0]));
// synopsys translate_off
defparam \mcu_data_sel[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \mcu_data_sel[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\mcu_data_sel~combout [1]),
	.padio(mcu_data_sel[1]));
// synopsys translate_off
defparam \mcu_data_sel[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \u1|mcu_data[6]~0 (
// Equation(s):
// \u1|mcu_data[6]~0_combout  = (((\mcu_data_sel~combout [1])) # (!\mcu_data_sel~combout [0]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mcu_data_sel~combout [0]),
	.datac(vcc),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[6]~0 .lut_mask = "ff33";
defparam \u1|mcu_data[6]~0 .operation_mode = "normal";
defparam \u1|mcu_data[6]~0 .output_mode = "comb_only";
defparam \u1|mcu_data[6]~0 .register_cascade_mode = "off";
defparam \u1|mcu_data[6]~0 .sum_lutc_input = "datac";
defparam \u1|mcu_data[6]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \u2|clk_cnt[23]~64 (
// Equation(s):
// \u2|clk_cnt[23]~64_combout  = ((\u2|ch_sync_delay0~regout  & (!\u2|state.IDLE~regout  & !\u2|ch_sync_delay2~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|ch_sync_delay0~regout ),
	.datac(\u2|state.IDLE~regout ),
	.datad(\u2|ch_sync_delay2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|clk_cnt[23]~64_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[23]~64 .lut_mask = "000c";
defparam \u2|clk_cnt[23]~64 .operation_mode = "normal";
defparam \u2|clk_cnt[23]~64 .output_mode = "comb_only";
defparam \u2|clk_cnt[23]~64 .register_cascade_mode = "off";
defparam \u2|clk_cnt[23]~64 .sum_lutc_input = "datac";
defparam \u2|clk_cnt[23]~64 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \u2|clk_cnt[0] (
// Equation(s):
// \u2|clk_cnt [0] = DFFEAS((!\u2|clk_cnt [0]), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[0]~3  = CARRY((\u2|clk_cnt [0]))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [0]),
	.cout(\u2|clk_cnt[0]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[0] .lut_mask = "55aa";
defparam \u2|clk_cnt[0] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[0] .output_mode = "reg_only";
defparam \u2|clk_cnt[0] .register_cascade_mode = "off";
defparam \u2|clk_cnt[0] .sum_lutc_input = "datac";
defparam \u2|clk_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \u2|clk_cnt[1] (
// Equation(s):
// \u2|clk_cnt [1] = DFFEAS(\u2|clk_cnt [1] $ ((((\u2|clk_cnt[0]~3 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[1]~11  = CARRY(((!\u2|clk_cnt[0]~3 )) # (!\u2|clk_cnt [1]))
// \u2|clk_cnt[1]~11COUT1_91  = CARRY(((!\u2|clk_cnt[0]~3 )) # (!\u2|clk_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[0]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [1]),
	.cout(),
	.cout0(\u2|clk_cnt[1]~11 ),
	.cout1(\u2|clk_cnt[1]~11COUT1_91 ));
// synopsys translate_off
defparam \u2|clk_cnt[1] .cin_used = "true";
defparam \u2|clk_cnt[1] .lut_mask = "5a5f";
defparam \u2|clk_cnt[1] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[1] .output_mode = "reg_only";
defparam \u2|clk_cnt[1] .register_cascade_mode = "off";
defparam \u2|clk_cnt[1] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \u2|clk_cnt[2] (
// Equation(s):
// \u2|clk_cnt [2] = DFFEAS(\u2|clk_cnt [2] $ ((((!(!\u2|clk_cnt[0]~3  & \u2|clk_cnt[1]~11 ) # (\u2|clk_cnt[0]~3  & \u2|clk_cnt[1]~11COUT1_91 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[2]~19  = CARRY((\u2|clk_cnt [2] & ((!\u2|clk_cnt[1]~11 ))))
// \u2|clk_cnt[2]~19COUT1_93  = CARRY((\u2|clk_cnt [2] & ((!\u2|clk_cnt[1]~11COUT1_91 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[0]~3 ),
	.cin0(\u2|clk_cnt[1]~11 ),
	.cin1(\u2|clk_cnt[1]~11COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [2]),
	.cout(),
	.cout0(\u2|clk_cnt[2]~19 ),
	.cout1(\u2|clk_cnt[2]~19COUT1_93 ));
// synopsys translate_off
defparam \u2|clk_cnt[2] .cin0_used = "true";
defparam \u2|clk_cnt[2] .cin1_used = "true";
defparam \u2|clk_cnt[2] .cin_used = "true";
defparam \u2|clk_cnt[2] .lut_mask = "a50a";
defparam \u2|clk_cnt[2] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[2] .output_mode = "reg_only";
defparam \u2|clk_cnt[2] .register_cascade_mode = "off";
defparam \u2|clk_cnt[2] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \u2|clk_cnt[3] (
// Equation(s):
// \u2|clk_cnt [3] = DFFEAS((\u2|clk_cnt [3] $ (((!\u2|clk_cnt[0]~3  & \u2|clk_cnt[2]~19 ) # (\u2|clk_cnt[0]~3  & \u2|clk_cnt[2]~19COUT1_93 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[3]~27  = CARRY(((!\u2|clk_cnt[2]~19 ) # (!\u2|clk_cnt [3])))
// \u2|clk_cnt[3]~27COUT1_95  = CARRY(((!\u2|clk_cnt[2]~19COUT1_93 ) # (!\u2|clk_cnt [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[0]~3 ),
	.cin0(\u2|clk_cnt[2]~19 ),
	.cin1(\u2|clk_cnt[2]~19COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [3]),
	.cout(),
	.cout0(\u2|clk_cnt[3]~27 ),
	.cout1(\u2|clk_cnt[3]~27COUT1_95 ));
// synopsys translate_off
defparam \u2|clk_cnt[3] .cin0_used = "true";
defparam \u2|clk_cnt[3] .cin1_used = "true";
defparam \u2|clk_cnt[3] .cin_used = "true";
defparam \u2|clk_cnt[3] .lut_mask = "3c3f";
defparam \u2|clk_cnt[3] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[3] .output_mode = "reg_only";
defparam \u2|clk_cnt[3] .register_cascade_mode = "off";
defparam \u2|clk_cnt[3] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \u2|clk_cnt[4] (
// Equation(s):
// \u2|clk_cnt [4] = DFFEAS(\u2|clk_cnt [4] $ ((((!(!\u2|clk_cnt[0]~3  & \u2|clk_cnt[3]~27 ) # (\u2|clk_cnt[0]~3  & \u2|clk_cnt[3]~27COUT1_95 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[4]~35  = CARRY((\u2|clk_cnt [4] & ((!\u2|clk_cnt[3]~27 ))))
// \u2|clk_cnt[4]~35COUT1_97  = CARRY((\u2|clk_cnt [4] & ((!\u2|clk_cnt[3]~27COUT1_95 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[0]~3 ),
	.cin0(\u2|clk_cnt[3]~27 ),
	.cin1(\u2|clk_cnt[3]~27COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [4]),
	.cout(),
	.cout0(\u2|clk_cnt[4]~35 ),
	.cout1(\u2|clk_cnt[4]~35COUT1_97 ));
// synopsys translate_off
defparam \u2|clk_cnt[4] .cin0_used = "true";
defparam \u2|clk_cnt[4] .cin1_used = "true";
defparam \u2|clk_cnt[4] .cin_used = "true";
defparam \u2|clk_cnt[4] .lut_mask = "a50a";
defparam \u2|clk_cnt[4] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[4] .output_mode = "reg_only";
defparam \u2|clk_cnt[4] .register_cascade_mode = "off";
defparam \u2|clk_cnt[4] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \u2|clk_cnt[5] (
// Equation(s):
// \u2|clk_cnt [5] = DFFEAS((\u2|clk_cnt [5] $ (((!\u2|clk_cnt[0]~3  & \u2|clk_cnt[4]~35 ) # (\u2|clk_cnt[0]~3  & \u2|clk_cnt[4]~35COUT1_97 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[5]~43  = CARRY(((!\u2|clk_cnt[4]~35COUT1_97 ) # (!\u2|clk_cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[0]~3 ),
	.cin0(\u2|clk_cnt[4]~35 ),
	.cin1(\u2|clk_cnt[4]~35COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [5]),
	.cout(\u2|clk_cnt[5]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[5] .cin0_used = "true";
defparam \u2|clk_cnt[5] .cin1_used = "true";
defparam \u2|clk_cnt[5] .cin_used = "true";
defparam \u2|clk_cnt[5] .lut_mask = "3c3f";
defparam \u2|clk_cnt[5] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[5] .output_mode = "reg_only";
defparam \u2|clk_cnt[5] .register_cascade_mode = "off";
defparam \u2|clk_cnt[5] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \u2|clk_cnt[6] (
// Equation(s):
// \u2|clk_cnt [6] = DFFEAS((\u2|clk_cnt [6] $ ((!\u2|clk_cnt[5]~43 ))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[6]~51  = CARRY(((\u2|clk_cnt [6] & !\u2|clk_cnt[5]~43 )))
// \u2|clk_cnt[6]~51COUT1_99  = CARRY(((\u2|clk_cnt [6] & !\u2|clk_cnt[5]~43 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[5]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [6]),
	.cout(),
	.cout0(\u2|clk_cnt[6]~51 ),
	.cout1(\u2|clk_cnt[6]~51COUT1_99 ));
// synopsys translate_off
defparam \u2|clk_cnt[6] .cin_used = "true";
defparam \u2|clk_cnt[6] .lut_mask = "c30c";
defparam \u2|clk_cnt[6] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[6] .output_mode = "reg_only";
defparam \u2|clk_cnt[6] .register_cascade_mode = "off";
defparam \u2|clk_cnt[6] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \u2|clk_cnt[7] (
// Equation(s):
// \u2|clk_cnt [7] = DFFEAS((\u2|clk_cnt [7] $ (((!\u2|clk_cnt[5]~43  & \u2|clk_cnt[6]~51 ) # (\u2|clk_cnt[5]~43  & \u2|clk_cnt[6]~51COUT1_99 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[7]~59  = CARRY(((!\u2|clk_cnt[6]~51 ) # (!\u2|clk_cnt [7])))
// \u2|clk_cnt[7]~59COUT1_101  = CARRY(((!\u2|clk_cnt[6]~51COUT1_99 ) # (!\u2|clk_cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[5]~43 ),
	.cin0(\u2|clk_cnt[6]~51 ),
	.cin1(\u2|clk_cnt[6]~51COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [7]),
	.cout(),
	.cout0(\u2|clk_cnt[7]~59 ),
	.cout1(\u2|clk_cnt[7]~59COUT1_101 ));
// synopsys translate_off
defparam \u2|clk_cnt[7] .cin0_used = "true";
defparam \u2|clk_cnt[7] .cin1_used = "true";
defparam \u2|clk_cnt[7] .cin_used = "true";
defparam \u2|clk_cnt[7] .lut_mask = "3c3f";
defparam \u2|clk_cnt[7] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[7] .output_mode = "reg_only";
defparam \u2|clk_cnt[7] .register_cascade_mode = "off";
defparam \u2|clk_cnt[7] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \u2|clk_cnt[8] (
// Equation(s):
// \u2|clk_cnt [8] = DFFEAS((\u2|clk_cnt [8] $ ((!(!\u2|clk_cnt[5]~43  & \u2|clk_cnt[7]~59 ) # (\u2|clk_cnt[5]~43  & \u2|clk_cnt[7]~59COUT1_101 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[8]~5  = CARRY(((\u2|clk_cnt [8] & !\u2|clk_cnt[7]~59 )))
// \u2|clk_cnt[8]~5COUT1_103  = CARRY(((\u2|clk_cnt [8] & !\u2|clk_cnt[7]~59COUT1_101 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[5]~43 ),
	.cin0(\u2|clk_cnt[7]~59 ),
	.cin1(\u2|clk_cnt[7]~59COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [8]),
	.cout(),
	.cout0(\u2|clk_cnt[8]~5 ),
	.cout1(\u2|clk_cnt[8]~5COUT1_103 ));
// synopsys translate_off
defparam \u2|clk_cnt[8] .cin0_used = "true";
defparam \u2|clk_cnt[8] .cin1_used = "true";
defparam \u2|clk_cnt[8] .cin_used = "true";
defparam \u2|clk_cnt[8] .lut_mask = "c30c";
defparam \u2|clk_cnt[8] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[8] .output_mode = "reg_only";
defparam \u2|clk_cnt[8] .register_cascade_mode = "off";
defparam \u2|clk_cnt[8] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \u2|clk_cnt[9] (
// Equation(s):
// \u2|clk_cnt [9] = DFFEAS(\u2|clk_cnt [9] $ (((((!\u2|clk_cnt[5]~43  & \u2|clk_cnt[8]~5 ) # (\u2|clk_cnt[5]~43  & \u2|clk_cnt[8]~5COUT1_103 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[9]~13  = CARRY(((!\u2|clk_cnt[8]~5 )) # (!\u2|clk_cnt [9]))
// \u2|clk_cnt[9]~13COUT1_105  = CARRY(((!\u2|clk_cnt[8]~5COUT1_103 )) # (!\u2|clk_cnt [9]))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[5]~43 ),
	.cin0(\u2|clk_cnt[8]~5 ),
	.cin1(\u2|clk_cnt[8]~5COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [9]),
	.cout(),
	.cout0(\u2|clk_cnt[9]~13 ),
	.cout1(\u2|clk_cnt[9]~13COUT1_105 ));
// synopsys translate_off
defparam \u2|clk_cnt[9] .cin0_used = "true";
defparam \u2|clk_cnt[9] .cin1_used = "true";
defparam \u2|clk_cnt[9] .cin_used = "true";
defparam \u2|clk_cnt[9] .lut_mask = "5a5f";
defparam \u2|clk_cnt[9] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[9] .output_mode = "reg_only";
defparam \u2|clk_cnt[9] .register_cascade_mode = "off";
defparam \u2|clk_cnt[9] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \u2|clk_cnt[10] (
// Equation(s):
// \u2|clk_cnt [10] = DFFEAS(\u2|clk_cnt [10] $ ((((!(!\u2|clk_cnt[5]~43  & \u2|clk_cnt[9]~13 ) # (\u2|clk_cnt[5]~43  & \u2|clk_cnt[9]~13COUT1_105 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[10]~21  = CARRY((\u2|clk_cnt [10] & ((!\u2|clk_cnt[9]~13COUT1_105 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[5]~43 ),
	.cin0(\u2|clk_cnt[9]~13 ),
	.cin1(\u2|clk_cnt[9]~13COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [10]),
	.cout(\u2|clk_cnt[10]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[10] .cin0_used = "true";
defparam \u2|clk_cnt[10] .cin1_used = "true";
defparam \u2|clk_cnt[10] .cin_used = "true";
defparam \u2|clk_cnt[10] .lut_mask = "a50a";
defparam \u2|clk_cnt[10] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[10] .output_mode = "reg_only";
defparam \u2|clk_cnt[10] .register_cascade_mode = "off";
defparam \u2|clk_cnt[10] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \u2|clk_cnt[11] (
// Equation(s):
// \u2|clk_cnt [11] = DFFEAS(\u2|clk_cnt [11] $ ((((\u2|clk_cnt[10]~21 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[11]~29  = CARRY(((!\u2|clk_cnt[10]~21 )) # (!\u2|clk_cnt [11]))
// \u2|clk_cnt[11]~29COUT1_107  = CARRY(((!\u2|clk_cnt[10]~21 )) # (!\u2|clk_cnt [11]))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[10]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [11]),
	.cout(),
	.cout0(\u2|clk_cnt[11]~29 ),
	.cout1(\u2|clk_cnt[11]~29COUT1_107 ));
// synopsys translate_off
defparam \u2|clk_cnt[11] .cin_used = "true";
defparam \u2|clk_cnt[11] .lut_mask = "5a5f";
defparam \u2|clk_cnt[11] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[11] .output_mode = "reg_only";
defparam \u2|clk_cnt[11] .register_cascade_mode = "off";
defparam \u2|clk_cnt[11] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \u2|clk_cnt[12] (
// Equation(s):
// \u2|clk_cnt [12] = DFFEAS(\u2|clk_cnt [12] $ ((((!(!\u2|clk_cnt[10]~21  & \u2|clk_cnt[11]~29 ) # (\u2|clk_cnt[10]~21  & \u2|clk_cnt[11]~29COUT1_107 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[12]~37  = CARRY((\u2|clk_cnt [12] & ((!\u2|clk_cnt[11]~29 ))))
// \u2|clk_cnt[12]~37COUT1_109  = CARRY((\u2|clk_cnt [12] & ((!\u2|clk_cnt[11]~29COUT1_107 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[10]~21 ),
	.cin0(\u2|clk_cnt[11]~29 ),
	.cin1(\u2|clk_cnt[11]~29COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [12]),
	.cout(),
	.cout0(\u2|clk_cnt[12]~37 ),
	.cout1(\u2|clk_cnt[12]~37COUT1_109 ));
// synopsys translate_off
defparam \u2|clk_cnt[12] .cin0_used = "true";
defparam \u2|clk_cnt[12] .cin1_used = "true";
defparam \u2|clk_cnt[12] .cin_used = "true";
defparam \u2|clk_cnt[12] .lut_mask = "a50a";
defparam \u2|clk_cnt[12] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[12] .output_mode = "reg_only";
defparam \u2|clk_cnt[12] .register_cascade_mode = "off";
defparam \u2|clk_cnt[12] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \u2|clk_cnt[13] (
// Equation(s):
// \u2|clk_cnt [13] = DFFEAS((\u2|clk_cnt [13] $ (((!\u2|clk_cnt[10]~21  & \u2|clk_cnt[12]~37 ) # (\u2|clk_cnt[10]~21  & \u2|clk_cnt[12]~37COUT1_109 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[13]~45  = CARRY(((!\u2|clk_cnt[12]~37 ) # (!\u2|clk_cnt [13])))
// \u2|clk_cnt[13]~45COUT1_111  = CARRY(((!\u2|clk_cnt[12]~37COUT1_109 ) # (!\u2|clk_cnt [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[10]~21 ),
	.cin0(\u2|clk_cnt[12]~37 ),
	.cin1(\u2|clk_cnt[12]~37COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [13]),
	.cout(),
	.cout0(\u2|clk_cnt[13]~45 ),
	.cout1(\u2|clk_cnt[13]~45COUT1_111 ));
// synopsys translate_off
defparam \u2|clk_cnt[13] .cin0_used = "true";
defparam \u2|clk_cnt[13] .cin1_used = "true";
defparam \u2|clk_cnt[13] .cin_used = "true";
defparam \u2|clk_cnt[13] .lut_mask = "3c3f";
defparam \u2|clk_cnt[13] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[13] .output_mode = "reg_only";
defparam \u2|clk_cnt[13] .register_cascade_mode = "off";
defparam \u2|clk_cnt[13] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \u2|clk_cnt[14] (
// Equation(s):
// \u2|clk_cnt [14] = DFFEAS(\u2|clk_cnt [14] $ ((((!(!\u2|clk_cnt[10]~21  & \u2|clk_cnt[13]~45 ) # (\u2|clk_cnt[10]~21  & \u2|clk_cnt[13]~45COUT1_111 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[14]~53  = CARRY((\u2|clk_cnt [14] & ((!\u2|clk_cnt[13]~45 ))))
// \u2|clk_cnt[14]~53COUT1_113  = CARRY((\u2|clk_cnt [14] & ((!\u2|clk_cnt[13]~45COUT1_111 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[10]~21 ),
	.cin0(\u2|clk_cnt[13]~45 ),
	.cin1(\u2|clk_cnt[13]~45COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [14]),
	.cout(),
	.cout0(\u2|clk_cnt[14]~53 ),
	.cout1(\u2|clk_cnt[14]~53COUT1_113 ));
// synopsys translate_off
defparam \u2|clk_cnt[14] .cin0_used = "true";
defparam \u2|clk_cnt[14] .cin1_used = "true";
defparam \u2|clk_cnt[14] .cin_used = "true";
defparam \u2|clk_cnt[14] .lut_mask = "a50a";
defparam \u2|clk_cnt[14] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[14] .output_mode = "reg_only";
defparam \u2|clk_cnt[14] .register_cascade_mode = "off";
defparam \u2|clk_cnt[14] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \u2|clk_cnt[15] (
// Equation(s):
// \u2|clk_cnt [15] = DFFEAS((\u2|clk_cnt [15] $ (((!\u2|clk_cnt[10]~21  & \u2|clk_cnt[14]~53 ) # (\u2|clk_cnt[10]~21  & \u2|clk_cnt[14]~53COUT1_113 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[15]~61  = CARRY(((!\u2|clk_cnt[14]~53COUT1_113 ) # (!\u2|clk_cnt [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[10]~21 ),
	.cin0(\u2|clk_cnt[14]~53 ),
	.cin1(\u2|clk_cnt[14]~53COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [15]),
	.cout(\u2|clk_cnt[15]~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[15] .cin0_used = "true";
defparam \u2|clk_cnt[15] .cin1_used = "true";
defparam \u2|clk_cnt[15] .cin_used = "true";
defparam \u2|clk_cnt[15] .lut_mask = "3c3f";
defparam \u2|clk_cnt[15] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[15] .output_mode = "reg_only";
defparam \u2|clk_cnt[15] .register_cascade_mode = "off";
defparam \u2|clk_cnt[15] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \u2|clk_cnt[16] (
// Equation(s):
// \u2|clk_cnt [16] = DFFEAS((\u2|clk_cnt [16] $ ((!\u2|clk_cnt[15]~61 ))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[16]~1  = CARRY(((\u2|clk_cnt [16] & !\u2|clk_cnt[15]~61 )))
// \u2|clk_cnt[16]~1COUT1_115  = CARRY(((\u2|clk_cnt [16] & !\u2|clk_cnt[15]~61 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[15]~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [16]),
	.cout(),
	.cout0(\u2|clk_cnt[16]~1 ),
	.cout1(\u2|clk_cnt[16]~1COUT1_115 ));
// synopsys translate_off
defparam \u2|clk_cnt[16] .cin_used = "true";
defparam \u2|clk_cnt[16] .lut_mask = "c30c";
defparam \u2|clk_cnt[16] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[16] .output_mode = "reg_only";
defparam \u2|clk_cnt[16] .register_cascade_mode = "off";
defparam \u2|clk_cnt[16] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \mcu_data_sel[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\mcu_data_sel~combout [2]),
	.padio(mcu_data_sel[2]));
// synopsys translate_off
defparam \mcu_data_sel[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \u1|mcu_data[6]~4 (
// Equation(s):
// \u1|mcu_data[6]~4_combout  = (\mcu_data_sel~combout [0] & ((\mcu_data_sel~combout [2]) # ((\mcu_data_sel~combout [1]))))

	.clk(gnd),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\mcu_data_sel~combout [0]),
	.datac(vcc),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[6]~4 .lut_mask = "cc88";
defparam \u1|mcu_data[6]~4 .operation_mode = "normal";
defparam \u1|mcu_data[6]~4 .output_mode = "comb_only";
defparam \u1|mcu_data[6]~4 .register_cascade_mode = "off";
defparam \u1|mcu_data[6]~4 .sum_lutc_input = "datac";
defparam \u1|mcu_data[6]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \u1|mcu_data[6]~3 (
// Equation(s):
// \u1|mcu_data[6]~3_combout  = ((!\mcu_data_sel~combout [2] & ((\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [0])

	.clk(gnd),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\mcu_data_sel~combout [0]),
	.datac(vcc),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[6]~3 .lut_mask = "7733";
defparam \u1|mcu_data[6]~3 .operation_mode = "normal";
defparam \u1|mcu_data[6]~3 .output_mode = "comb_only";
defparam \u1|mcu_data[6]~3 .register_cascade_mode = "off";
defparam \u1|mcu_data[6]~3 .sum_lutc_input = "datac";
defparam \u1|mcu_data[6]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \u2|clk_cnt[17] (
// Equation(s):
// \u2|clk_cnt [17] = DFFEAS((\u2|clk_cnt [17] $ (((!\u2|clk_cnt[15]~61  & \u2|clk_cnt[16]~1 ) # (\u2|clk_cnt[15]~61  & \u2|clk_cnt[16]~1COUT1_115 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[17]~9  = CARRY(((!\u2|clk_cnt[16]~1 ) # (!\u2|clk_cnt [17])))
// \u2|clk_cnt[17]~9COUT1_117  = CARRY(((!\u2|clk_cnt[16]~1COUT1_115 ) # (!\u2|clk_cnt [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[15]~61 ),
	.cin0(\u2|clk_cnt[16]~1 ),
	.cin1(\u2|clk_cnt[16]~1COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [17]),
	.cout(),
	.cout0(\u2|clk_cnt[17]~9 ),
	.cout1(\u2|clk_cnt[17]~9COUT1_117 ));
// synopsys translate_off
defparam \u2|clk_cnt[17] .cin0_used = "true";
defparam \u2|clk_cnt[17] .cin1_used = "true";
defparam \u2|clk_cnt[17] .cin_used = "true";
defparam \u2|clk_cnt[17] .lut_mask = "3c3f";
defparam \u2|clk_cnt[17] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[17] .output_mode = "reg_only";
defparam \u2|clk_cnt[17] .register_cascade_mode = "off";
defparam \u2|clk_cnt[17] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \u2|clk_cnt[18] (
// Equation(s):
// \u2|clk_cnt [18] = DFFEAS((\u2|clk_cnt [18] $ ((!(!\u2|clk_cnt[15]~61  & \u2|clk_cnt[17]~9 ) # (\u2|clk_cnt[15]~61  & \u2|clk_cnt[17]~9COUT1_117 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[18]~17  = CARRY(((\u2|clk_cnt [18] & !\u2|clk_cnt[17]~9 )))
// \u2|clk_cnt[18]~17COUT1_119  = CARRY(((\u2|clk_cnt [18] & !\u2|clk_cnt[17]~9COUT1_117 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[15]~61 ),
	.cin0(\u2|clk_cnt[17]~9 ),
	.cin1(\u2|clk_cnt[17]~9COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [18]),
	.cout(),
	.cout0(\u2|clk_cnt[18]~17 ),
	.cout1(\u2|clk_cnt[18]~17COUT1_119 ));
// synopsys translate_off
defparam \u2|clk_cnt[18] .cin0_used = "true";
defparam \u2|clk_cnt[18] .cin1_used = "true";
defparam \u2|clk_cnt[18] .cin_used = "true";
defparam \u2|clk_cnt[18] .lut_mask = "c30c";
defparam \u2|clk_cnt[18] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[18] .output_mode = "reg_only";
defparam \u2|clk_cnt[18] .register_cascade_mode = "off";
defparam \u2|clk_cnt[18] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \u2|clk_cnt[19] (
// Equation(s):
// \u2|clk_cnt [19] = DFFEAS(\u2|clk_cnt [19] $ (((((!\u2|clk_cnt[15]~61  & \u2|clk_cnt[18]~17 ) # (\u2|clk_cnt[15]~61  & \u2|clk_cnt[18]~17COUT1_119 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[19]~25  = CARRY(((!\u2|clk_cnt[18]~17 )) # (!\u2|clk_cnt [19]))
// \u2|clk_cnt[19]~25COUT1_121  = CARRY(((!\u2|clk_cnt[18]~17COUT1_119 )) # (!\u2|clk_cnt [19]))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[15]~61 ),
	.cin0(\u2|clk_cnt[18]~17 ),
	.cin1(\u2|clk_cnt[18]~17COUT1_119 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [19]),
	.cout(),
	.cout0(\u2|clk_cnt[19]~25 ),
	.cout1(\u2|clk_cnt[19]~25COUT1_121 ));
// synopsys translate_off
defparam \u2|clk_cnt[19] .cin0_used = "true";
defparam \u2|clk_cnt[19] .cin1_used = "true";
defparam \u2|clk_cnt[19] .cin_used = "true";
defparam \u2|clk_cnt[19] .lut_mask = "5a5f";
defparam \u2|clk_cnt[19] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[19] .output_mode = "reg_only";
defparam \u2|clk_cnt[19] .register_cascade_mode = "off";
defparam \u2|clk_cnt[19] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \u2|clk_cnt[20] (
// Equation(s):
// \u2|clk_cnt [20] = DFFEAS(\u2|clk_cnt [20] $ ((((!(!\u2|clk_cnt[15]~61  & \u2|clk_cnt[19]~25 ) # (\u2|clk_cnt[15]~61  & \u2|clk_cnt[19]~25COUT1_121 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[20]~33  = CARRY((\u2|clk_cnt [20] & ((!\u2|clk_cnt[19]~25COUT1_121 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[15]~61 ),
	.cin0(\u2|clk_cnt[19]~25 ),
	.cin1(\u2|clk_cnt[19]~25COUT1_121 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [20]),
	.cout(\u2|clk_cnt[20]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[20] .cin0_used = "true";
defparam \u2|clk_cnt[20] .cin1_used = "true";
defparam \u2|clk_cnt[20] .cin_used = "true";
defparam \u2|clk_cnt[20] .lut_mask = "a50a";
defparam \u2|clk_cnt[20] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[20] .output_mode = "reg_only";
defparam \u2|clk_cnt[20] .register_cascade_mode = "off";
defparam \u2|clk_cnt[20] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \u2|clk_cnt[21] (
// Equation(s):
// \u2|clk_cnt [21] = DFFEAS(\u2|clk_cnt [21] $ ((((\u2|clk_cnt[20]~33 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[21]~41  = CARRY(((!\u2|clk_cnt[20]~33 )) # (!\u2|clk_cnt [21]))
// \u2|clk_cnt[21]~41COUT1_123  = CARRY(((!\u2|clk_cnt[20]~33 )) # (!\u2|clk_cnt [21]))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[20]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [21]),
	.cout(),
	.cout0(\u2|clk_cnt[21]~41 ),
	.cout1(\u2|clk_cnt[21]~41COUT1_123 ));
// synopsys translate_off
defparam \u2|clk_cnt[21] .cin_used = "true";
defparam \u2|clk_cnt[21] .lut_mask = "5a5f";
defparam \u2|clk_cnt[21] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[21] .output_mode = "reg_only";
defparam \u2|clk_cnt[21] .register_cascade_mode = "off";
defparam \u2|clk_cnt[21] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \u2|clk_cnt[22] (
// Equation(s):
// \u2|clk_cnt [22] = DFFEAS(\u2|clk_cnt [22] $ ((((!(!\u2|clk_cnt[20]~33  & \u2|clk_cnt[21]~41 ) # (\u2|clk_cnt[20]~33  & \u2|clk_cnt[21]~41COUT1_123 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[22]~49  = CARRY((\u2|clk_cnt [22] & ((!\u2|clk_cnt[21]~41 ))))
// \u2|clk_cnt[22]~49COUT1_125  = CARRY((\u2|clk_cnt [22] & ((!\u2|clk_cnt[21]~41COUT1_123 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[20]~33 ),
	.cin0(\u2|clk_cnt[21]~41 ),
	.cin1(\u2|clk_cnt[21]~41COUT1_123 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [22]),
	.cout(),
	.cout0(\u2|clk_cnt[22]~49 ),
	.cout1(\u2|clk_cnt[22]~49COUT1_125 ));
// synopsys translate_off
defparam \u2|clk_cnt[22] .cin0_used = "true";
defparam \u2|clk_cnt[22] .cin1_used = "true";
defparam \u2|clk_cnt[22] .cin_used = "true";
defparam \u2|clk_cnt[22] .lut_mask = "a50a";
defparam \u2|clk_cnt[22] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[22] .output_mode = "reg_only";
defparam \u2|clk_cnt[22] .register_cascade_mode = "off";
defparam \u2|clk_cnt[22] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \u2|clk_cnt[23] (
// Equation(s):
// \u2|clk_cnt [23] = DFFEAS((\u2|clk_cnt [23] $ (((!\u2|clk_cnt[20]~33  & \u2|clk_cnt[22]~49 ) # (\u2|clk_cnt[20]~33  & \u2|clk_cnt[22]~49COUT1_125 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[23]~57  = CARRY(((!\u2|clk_cnt[22]~49 ) # (!\u2|clk_cnt [23])))
// \u2|clk_cnt[23]~57COUT1_127  = CARRY(((!\u2|clk_cnt[22]~49COUT1_125 ) # (!\u2|clk_cnt [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[20]~33 ),
	.cin0(\u2|clk_cnt[22]~49 ),
	.cin1(\u2|clk_cnt[22]~49COUT1_125 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [23]),
	.cout(),
	.cout0(\u2|clk_cnt[23]~57 ),
	.cout1(\u2|clk_cnt[23]~57COUT1_127 ));
// synopsys translate_off
defparam \u2|clk_cnt[23] .cin0_used = "true";
defparam \u2|clk_cnt[23] .cin1_used = "true";
defparam \u2|clk_cnt[23] .cin_used = "true";
defparam \u2|clk_cnt[23] .lut_mask = "3c3f";
defparam \u2|clk_cnt[23] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[23] .output_mode = "reg_only";
defparam \u2|clk_cnt[23] .register_cascade_mode = "off";
defparam \u2|clk_cnt[23] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \u2|clk_cnt[24] (
// Equation(s):
// \u2|clk_cnt [24] = DFFEAS(\u2|clk_cnt [24] $ ((((!(!\u2|clk_cnt[20]~33  & \u2|clk_cnt[23]~57 ) # (\u2|clk_cnt[20]~33  & \u2|clk_cnt[23]~57COUT1_127 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[24]~7  = CARRY((\u2|clk_cnt [24] & ((!\u2|clk_cnt[23]~57 ))))
// \u2|clk_cnt[24]~7COUT1_129  = CARRY((\u2|clk_cnt [24] & ((!\u2|clk_cnt[23]~57COUT1_127 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[20]~33 ),
	.cin0(\u2|clk_cnt[23]~57 ),
	.cin1(\u2|clk_cnt[23]~57COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [24]),
	.cout(),
	.cout0(\u2|clk_cnt[24]~7 ),
	.cout1(\u2|clk_cnt[24]~7COUT1_129 ));
// synopsys translate_off
defparam \u2|clk_cnt[24] .cin0_used = "true";
defparam \u2|clk_cnt[24] .cin1_used = "true";
defparam \u2|clk_cnt[24] .cin_used = "true";
defparam \u2|clk_cnt[24] .lut_mask = "a50a";
defparam \u2|clk_cnt[24] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[24] .output_mode = "reg_only";
defparam \u2|clk_cnt[24] .register_cascade_mode = "off";
defparam \u2|clk_cnt[24] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \u2|clk_cnt_tmp[24] (
// Equation(s):
// \u2|clk_cnt_tmp [24] = DFFEAS((((\u2|clk_cnt [24]))), GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[24] .lut_mask = "ff00";
defparam \u2|clk_cnt_tmp[24] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[24] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[24] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[24] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \u2|pulse_cnt[1] (
// Equation(s):
// \u2|pulse_cnt [1] = DFFEAS(\u2|pulse_cnt [1] $ ((((\u2|pulse_cnt[0]~1 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[1]~5  = CARRY(((!\u2|pulse_cnt[0]~1 )) # (!\u2|pulse_cnt [1]))
// \u2|pulse_cnt[1]~5COUT1_49  = CARRY(((!\u2|pulse_cnt[0]~1COUT1_47 )) # (!\u2|pulse_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(gnd),
	.cin0(\u2|pulse_cnt[0]~1 ),
	.cin1(\u2|pulse_cnt[0]~1COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [1]),
	.cout(),
	.cout0(\u2|pulse_cnt[1]~5 ),
	.cout1(\u2|pulse_cnt[1]~5COUT1_49 ));
// synopsys translate_off
defparam \u2|pulse_cnt[1] .cin0_used = "true";
defparam \u2|pulse_cnt[1] .cin1_used = "true";
defparam \u2|pulse_cnt[1] .lut_mask = "5a5f";
defparam \u2|pulse_cnt[1] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[1] .output_mode = "reg_only";
defparam \u2|pulse_cnt[1] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[1] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \u2|pulse_cnt[2] (
// Equation(s):
// \u2|pulse_cnt [2] = DFFEAS(\u2|pulse_cnt [2] $ ((((!\u2|pulse_cnt[1]~5 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[2]~9  = CARRY((\u2|pulse_cnt [2] & ((!\u2|pulse_cnt[1]~5COUT1_49 ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(gnd),
	.cin0(\u2|pulse_cnt[1]~5 ),
	.cin1(\u2|pulse_cnt[1]~5COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [2]),
	.cout(\u2|pulse_cnt[2]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt[2] .cin0_used = "true";
defparam \u2|pulse_cnt[2] .cin1_used = "true";
defparam \u2|pulse_cnt[2] .lut_mask = "a50a";
defparam \u2|pulse_cnt[2] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[2] .output_mode = "reg_only";
defparam \u2|pulse_cnt[2] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[2] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \u2|pulse_cnt[3] (
// Equation(s):
// \u2|pulse_cnt [3] = DFFEAS(\u2|pulse_cnt [3] $ ((((\u2|pulse_cnt[2]~9 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[3]~13  = CARRY(((!\u2|pulse_cnt[2]~9 )) # (!\u2|pulse_cnt [3]))
// \u2|pulse_cnt[3]~13COUT1_51  = CARRY(((!\u2|pulse_cnt[2]~9 )) # (!\u2|pulse_cnt [3]))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[2]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [3]),
	.cout(),
	.cout0(\u2|pulse_cnt[3]~13 ),
	.cout1(\u2|pulse_cnt[3]~13COUT1_51 ));
// synopsys translate_off
defparam \u2|pulse_cnt[3] .cin_used = "true";
defparam \u2|pulse_cnt[3] .lut_mask = "5a5f";
defparam \u2|pulse_cnt[3] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[3] .output_mode = "reg_only";
defparam \u2|pulse_cnt[3] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[3] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \u2|pulse_cnt[4] (
// Equation(s):
// \u2|pulse_cnt [4] = DFFEAS(\u2|pulse_cnt [4] $ ((((!(!\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[3]~13 ) # (\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[3]~13COUT1_51 ))))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[4]~17  = CARRY((\u2|pulse_cnt [4] & ((!\u2|pulse_cnt[3]~13 ))))
// \u2|pulse_cnt[4]~17COUT1_53  = CARRY((\u2|pulse_cnt [4] & ((!\u2|pulse_cnt[3]~13COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[2]~9 ),
	.cin0(\u2|pulse_cnt[3]~13 ),
	.cin1(\u2|pulse_cnt[3]~13COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [4]),
	.cout(),
	.cout0(\u2|pulse_cnt[4]~17 ),
	.cout1(\u2|pulse_cnt[4]~17COUT1_53 ));
// synopsys translate_off
defparam \u2|pulse_cnt[4] .cin0_used = "true";
defparam \u2|pulse_cnt[4] .cin1_used = "true";
defparam \u2|pulse_cnt[4] .cin_used = "true";
defparam \u2|pulse_cnt[4] .lut_mask = "a50a";
defparam \u2|pulse_cnt[4] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[4] .output_mode = "reg_only";
defparam \u2|pulse_cnt[4] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[4] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \u2|pulse_cnt[5] (
// Equation(s):
// \u2|pulse_cnt [5] = DFFEAS((\u2|pulse_cnt [5] $ (((!\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[4]~17 ) # (\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[4]~17COUT1_53 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[5]~21  = CARRY(((!\u2|pulse_cnt[4]~17 ) # (!\u2|pulse_cnt [5])))
// \u2|pulse_cnt[5]~21COUT1_55  = CARRY(((!\u2|pulse_cnt[4]~17COUT1_53 ) # (!\u2|pulse_cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|pulse_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[2]~9 ),
	.cin0(\u2|pulse_cnt[4]~17 ),
	.cin1(\u2|pulse_cnt[4]~17COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [5]),
	.cout(),
	.cout0(\u2|pulse_cnt[5]~21 ),
	.cout1(\u2|pulse_cnt[5]~21COUT1_55 ));
// synopsys translate_off
defparam \u2|pulse_cnt[5] .cin0_used = "true";
defparam \u2|pulse_cnt[5] .cin1_used = "true";
defparam \u2|pulse_cnt[5] .cin_used = "true";
defparam \u2|pulse_cnt[5] .lut_mask = "3c3f";
defparam \u2|pulse_cnt[5] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[5] .output_mode = "reg_only";
defparam \u2|pulse_cnt[5] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[5] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \u2|pulse_cnt[6] (
// Equation(s):
// \u2|pulse_cnt [6] = DFFEAS(\u2|pulse_cnt [6] $ ((((!(!\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[5]~21 ) # (\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[5]~21COUT1_55 ))))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[6]~25  = CARRY((\u2|pulse_cnt [6] & ((!\u2|pulse_cnt[5]~21 ))))
// \u2|pulse_cnt[6]~25COUT1_57  = CARRY((\u2|pulse_cnt [6] & ((!\u2|pulse_cnt[5]~21COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[2]~9 ),
	.cin0(\u2|pulse_cnt[5]~21 ),
	.cin1(\u2|pulse_cnt[5]~21COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [6]),
	.cout(),
	.cout0(\u2|pulse_cnt[6]~25 ),
	.cout1(\u2|pulse_cnt[6]~25COUT1_57 ));
// synopsys translate_off
defparam \u2|pulse_cnt[6] .cin0_used = "true";
defparam \u2|pulse_cnt[6] .cin1_used = "true";
defparam \u2|pulse_cnt[6] .cin_used = "true";
defparam \u2|pulse_cnt[6] .lut_mask = "a50a";
defparam \u2|pulse_cnt[6] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[6] .output_mode = "reg_only";
defparam \u2|pulse_cnt[6] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[6] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \u2|pulse_cnt[7] (
// Equation(s):
// \u2|pulse_cnt [7] = DFFEAS((\u2|pulse_cnt [7] $ (((!\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[6]~25 ) # (\u2|pulse_cnt[2]~9  & \u2|pulse_cnt[6]~25COUT1_57 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[7]~29  = CARRY(((!\u2|pulse_cnt[6]~25COUT1_57 ) # (!\u2|pulse_cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|pulse_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[2]~9 ),
	.cin0(\u2|pulse_cnt[6]~25 ),
	.cin1(\u2|pulse_cnt[6]~25COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [7]),
	.cout(\u2|pulse_cnt[7]~29 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt[7] .cin0_used = "true";
defparam \u2|pulse_cnt[7] .cin1_used = "true";
defparam \u2|pulse_cnt[7] .cin_used = "true";
defparam \u2|pulse_cnt[7] .lut_mask = "3c3f";
defparam \u2|pulse_cnt[7] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[7] .output_mode = "reg_only";
defparam \u2|pulse_cnt[7] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[7] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \u2|pulse_cnt[8] (
// Equation(s):
// \u2|pulse_cnt [8] = DFFEAS((\u2|pulse_cnt [8] $ ((!\u2|pulse_cnt[7]~29 ))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[8]~3  = CARRY(((\u2|pulse_cnt [8] & !\u2|pulse_cnt[7]~29 )))
// \u2|pulse_cnt[8]~3COUT1_59  = CARRY(((\u2|pulse_cnt [8] & !\u2|pulse_cnt[7]~29 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|pulse_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[7]~29 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [8]),
	.cout(),
	.cout0(\u2|pulse_cnt[8]~3 ),
	.cout1(\u2|pulse_cnt[8]~3COUT1_59 ));
// synopsys translate_off
defparam \u2|pulse_cnt[8] .cin_used = "true";
defparam \u2|pulse_cnt[8] .lut_mask = "c30c";
defparam \u2|pulse_cnt[8] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[8] .output_mode = "reg_only";
defparam \u2|pulse_cnt[8] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[8] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \u2|clk_cnt_tmp[8] (
// Equation(s):
// \u1|mcu_data[0]~1  = (\mcu_data_sel~combout [2] & (((C1_clk_cnt_tmp[8]) # (\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [2] & (\u1|sync_cnt [0] & ((!\mcu_data_sel~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\u1|sync_cnt [0]),
	.datab(\mcu_data_sel~combout [2]),
	.datac(\u2|clk_cnt [8]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[0]~1 ),
	.regout(\u2|clk_cnt_tmp [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[8] .lut_mask = "cce2";
defparam \u2|clk_cnt_tmp[8] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[8] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[8] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[8] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \u2|pulse_cnt_tmp[8] (
// Equation(s):
// \u1|mcu_data[0]~2  = (\mcu_data_sel~combout [1] & ((\u1|mcu_data[0]~1  & (\u2|clk_cnt_tmp [24])) # (!\u1|mcu_data[0]~1  & ((C1_pulse_cnt_tmp[8]))))) # (!\mcu_data_sel~combout [1] & (((\u1|mcu_data[0]~1 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt_tmp [24]),
	.datab(\mcu_data_sel~combout [1]),
	.datac(\u2|pulse_cnt [8]),
	.datad(\u1|mcu_data[0]~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[0]~2 ),
	.regout(\u2|pulse_cnt_tmp [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[8] .lut_mask = "bbc0";
defparam \u2|pulse_cnt_tmp[8] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[8] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[8] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[8] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \u2|clk_cnt_tmp[0] (
// Equation(s):
// \u1|mcu_data[0]~5  = (\u1|mcu_data[6]~4_combout  & (\u1|mcu_data[6]~3_combout  & (C1_clk_cnt_tmp[0]))) # (!\u1|mcu_data[6]~4_combout  & (((\u1|mcu_data[0]~2 )) # (!\u1|mcu_data[6]~3_combout )))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~4_combout ),
	.datab(\u1|mcu_data[6]~3_combout ),
	.datac(\u2|clk_cnt [0]),
	.datad(\u1|mcu_data[0]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[0]~5 ),
	.regout(\u2|clk_cnt_tmp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[0] .lut_mask = "d591";
defparam \u2|clk_cnt_tmp[0] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[0] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[0] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[0] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \u2|clk_cnt_tmp[16] (
// Equation(s):
// \u1|mcu_data[0]~6  = (\u1|mcu_data[6]~0_combout  & (((\u1|mcu_data[0]~5 )))) # (!\u1|mcu_data[6]~0_combout  & ((\u1|mcu_data[0]~5  & (\u2|pulse_cnt_tmp [0])) # (!\u1|mcu_data[0]~5  & ((C1_clk_cnt_tmp[16])))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt_tmp [0]),
	.datab(\u1|mcu_data[6]~0_combout ),
	.datac(\u2|clk_cnt [16]),
	.datad(\u1|mcu_data[0]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[0]~6 ),
	.regout(\u2|clk_cnt_tmp [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[16] .lut_mask = "ee30";
defparam \u2|clk_cnt_tmp[16] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[16] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[16] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[16] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \u1|mcu_data[0]~7 (
// Equation(s):
// \u1|mcu_data[0]~7_combout  = ((\u1|sample_end~regout  & ((\ram_data[0]~0 ))) # (!\u1|sample_end~regout  & (\u1|mcu_data[0]~6 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|mcu_data[0]~6 ),
	.datac(\u1|sample_end~regout ),
	.datad(\ram_data[0]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[0]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[0]~7 .lut_mask = "fc0c";
defparam \u1|mcu_data[0]~7 .operation_mode = "normal";
defparam \u1|mcu_data[0]~7 .output_mode = "comb_only";
defparam \u1|mcu_data[0]~7 .register_cascade_mode = "off";
defparam \u1|mcu_data[0]~7 .sum_lutc_input = "datac";
defparam \u1|mcu_data[0]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \u2|pulse_cnt_tmp[1] (
// Equation(s):
// \u2|pulse_cnt_tmp [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|pulse_cnt [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|pulse_cnt [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[1] .lut_mask = "0000";
defparam \u2|pulse_cnt_tmp[1] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[1] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[1] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[1] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \u2|clk_cnt[25] (
// Equation(s):
// \u2|clk_cnt [25] = DFFEAS((\u2|clk_cnt [25] $ (((!\u2|clk_cnt[20]~33  & \u2|clk_cnt[24]~7 ) # (\u2|clk_cnt[20]~33  & \u2|clk_cnt[24]~7COUT1_129 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[25]~15  = CARRY(((!\u2|clk_cnt[24]~7COUT1_129 ) # (!\u2|clk_cnt [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[20]~33 ),
	.cin0(\u2|clk_cnt[24]~7 ),
	.cin1(\u2|clk_cnt[24]~7COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [25]),
	.cout(\u2|clk_cnt[25]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[25] .cin0_used = "true";
defparam \u2|clk_cnt[25] .cin1_used = "true";
defparam \u2|clk_cnt[25] .cin_used = "true";
defparam \u2|clk_cnt[25] .lut_mask = "3c3f";
defparam \u2|clk_cnt[25] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[25] .output_mode = "reg_only";
defparam \u2|clk_cnt[25] .register_cascade_mode = "off";
defparam \u2|clk_cnt[25] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \u2|clk_cnt_tmp[25] (
// Equation(s):
// \u2|clk_cnt_tmp [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|clk_cnt [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [25]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[25] .lut_mask = "0000";
defparam \u2|clk_cnt_tmp[25] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[25] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[25] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[25] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \u2|pulse_cnt[9] (
// Equation(s):
// \u2|pulse_cnt [9] = DFFEAS((\u2|pulse_cnt [9] $ (((!\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[8]~3 ) # (\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[8]~3COUT1_59 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[9]~7  = CARRY(((!\u2|pulse_cnt[8]~3 ) # (!\u2|pulse_cnt [9])))
// \u2|pulse_cnt[9]~7COUT1_61  = CARRY(((!\u2|pulse_cnt[8]~3COUT1_59 ) # (!\u2|pulse_cnt [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|pulse_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[7]~29 ),
	.cin0(\u2|pulse_cnt[8]~3 ),
	.cin1(\u2|pulse_cnt[8]~3COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [9]),
	.cout(),
	.cout0(\u2|pulse_cnt[9]~7 ),
	.cout1(\u2|pulse_cnt[9]~7COUT1_61 ));
// synopsys translate_off
defparam \u2|pulse_cnt[9] .cin0_used = "true";
defparam \u2|pulse_cnt[9] .cin1_used = "true";
defparam \u2|pulse_cnt[9] .cin_used = "true";
defparam \u2|pulse_cnt[9] .lut_mask = "3c3f";
defparam \u2|pulse_cnt[9] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[9] .output_mode = "reg_only";
defparam \u2|pulse_cnt[9] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[9] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \u2|pulse_cnt_tmp[9] (
// Equation(s):
// \u1|mcu_data[1]~8  = (\mcu_data_sel~combout [2] & (((\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [2] & ((\mcu_data_sel~combout [1] & ((C1_pulse_cnt_tmp[9]))) # (!\mcu_data_sel~combout [1] & (\u1|sync_cnt [1]))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u1|sync_cnt [1]),
	.datac(\u2|pulse_cnt [9]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[1]~8 ),
	.regout(\u2|pulse_cnt_tmp [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[9] .lut_mask = "fa44";
defparam \u2|pulse_cnt_tmp[9] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[9] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[9] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[9] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \u2|clk_cnt_tmp[9] (
// Equation(s):
// \u1|mcu_data[1]~9  = (\mcu_data_sel~combout [2] & ((\u1|mcu_data[1]~8  & (\u2|clk_cnt_tmp [25])) # (!\u1|mcu_data[1]~8  & ((C1_clk_cnt_tmp[9]))))) # (!\mcu_data_sel~combout [2] & (((\u1|mcu_data[1]~8 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u2|clk_cnt_tmp [25]),
	.datac(\u2|clk_cnt [9]),
	.datad(\u1|mcu_data[1]~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[1]~9 ),
	.regout(\u2|clk_cnt_tmp [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[9] .lut_mask = "dda0";
defparam \u2|clk_cnt_tmp[9] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[9] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[9] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[9] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \u2|clk_cnt_tmp[1] (
// Equation(s):
// \u1|mcu_data[1]~10  = (\u1|mcu_data[6]~3_combout  & ((\u1|mcu_data[6]~4_combout  & ((C1_clk_cnt_tmp[1]))) # (!\u1|mcu_data[6]~4_combout  & (\u1|mcu_data[1]~9 )))) # (!\u1|mcu_data[6]~3_combout  & (((\u1|mcu_data[6]~4_combout ))))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[1]~9 ),
	.datab(\u1|mcu_data[6]~3_combout ),
	.datac(\u2|clk_cnt [1]),
	.datad(\u1|mcu_data[6]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[1]~10 ),
	.regout(\u2|clk_cnt_tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[1] .lut_mask = "f388";
defparam \u2|clk_cnt_tmp[1] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[1] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[1] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[1] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \u2|clk_cnt_tmp[17] (
// Equation(s):
// \u1|mcu_data[1]~11  = (\u1|mcu_data[6]~0_combout  & (((\u1|mcu_data[1]~10 )))) # (!\u1|mcu_data[6]~0_combout  & ((\u1|mcu_data[1]~10  & ((C1_clk_cnt_tmp[17]))) # (!\u1|mcu_data[1]~10  & (\u2|pulse_cnt_tmp [1]))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt_tmp [1]),
	.datab(\u1|mcu_data[6]~0_combout ),
	.datac(\u2|clk_cnt [17]),
	.datad(\u1|mcu_data[1]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[1]~11 ),
	.regout(\u2|clk_cnt_tmp [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[17] .lut_mask = "fc22";
defparam \u2|clk_cnt_tmp[17] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[17] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[17] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[17] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \u1|mcu_data[1]~12 (
// Equation(s):
// \u1|mcu_data[1]~12_combout  = ((\u1|sample_end~regout  & (\ram_data[1]~1 )) # (!\u1|sample_end~regout  & ((\u1|mcu_data[1]~11 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ram_data[1]~1 ),
	.datac(\u1|mcu_data[1]~11 ),
	.datad(\u1|sample_end~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[1]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[1]~12 .lut_mask = "ccf0";
defparam \u1|mcu_data[1]~12 .operation_mode = "normal";
defparam \u1|mcu_data[1]~12 .output_mode = "comb_only";
defparam \u1|mcu_data[1]~12 .register_cascade_mode = "off";
defparam \u1|mcu_data[1]~12 .sum_lutc_input = "datac";
defparam \u1|mcu_data[1]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \u2|pulse_cnt_tmp[2] (
// Equation(s):
// \u2|pulse_cnt_tmp [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|pulse_cnt [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|pulse_cnt [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[2] .lut_mask = "0000";
defparam \u2|pulse_cnt_tmp[2] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[2] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[2] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[2] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \u2|clk_cnt[26] (
// Equation(s):
// \u2|clk_cnt [26] = DFFEAS((\u2|clk_cnt [26] $ ((!\u2|clk_cnt[25]~15 ))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[26]~23  = CARRY(((\u2|clk_cnt [26] & !\u2|clk_cnt[25]~15 )))
// \u2|clk_cnt[26]~23COUT1_131  = CARRY(((\u2|clk_cnt [26] & !\u2|clk_cnt[25]~15 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[25]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [26]),
	.cout(),
	.cout0(\u2|clk_cnt[26]~23 ),
	.cout1(\u2|clk_cnt[26]~23COUT1_131 ));
// synopsys translate_off
defparam \u2|clk_cnt[26] .cin_used = "true";
defparam \u2|clk_cnt[26] .lut_mask = "c30c";
defparam \u2|clk_cnt[26] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[26] .output_mode = "reg_only";
defparam \u2|clk_cnt[26] .register_cascade_mode = "off";
defparam \u2|clk_cnt[26] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \u2|clk_cnt_tmp[26] (
// Equation(s):
// \u2|clk_cnt_tmp [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|clk_cnt [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [26]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[26] .lut_mask = "0000";
defparam \u2|clk_cnt_tmp[26] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[26] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[26] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[26] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \u2|pulse_cnt[10] (
// Equation(s):
// \u2|pulse_cnt [10] = DFFEAS((\u2|pulse_cnt [10] $ ((!(!\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[9]~7 ) # (\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[9]~7COUT1_61 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[10]~11  = CARRY(((\u2|pulse_cnt [10] & !\u2|pulse_cnt[9]~7 )))
// \u2|pulse_cnt[10]~11COUT1_63  = CARRY(((\u2|pulse_cnt [10] & !\u2|pulse_cnt[9]~7COUT1_61 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|pulse_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[7]~29 ),
	.cin0(\u2|pulse_cnt[9]~7 ),
	.cin1(\u2|pulse_cnt[9]~7COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [10]),
	.cout(),
	.cout0(\u2|pulse_cnt[10]~11 ),
	.cout1(\u2|pulse_cnt[10]~11COUT1_63 ));
// synopsys translate_off
defparam \u2|pulse_cnt[10] .cin0_used = "true";
defparam \u2|pulse_cnt[10] .cin1_used = "true";
defparam \u2|pulse_cnt[10] .cin_used = "true";
defparam \u2|pulse_cnt[10] .lut_mask = "c30c";
defparam \u2|pulse_cnt[10] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[10] .output_mode = "reg_only";
defparam \u2|pulse_cnt[10] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[10] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \u2|clk_cnt_tmp[10] (
// Equation(s):
// \u1|mcu_data[2]~13  = (\mcu_data_sel~combout [2] & (((C1_clk_cnt_tmp[10]) # (\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [2] & (\u1|sync_cnt [2] & ((!\mcu_data_sel~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\u1|sync_cnt [2]),
	.datab(\mcu_data_sel~combout [2]),
	.datac(\u2|clk_cnt [10]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[2]~13 ),
	.regout(\u2|clk_cnt_tmp [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[10] .lut_mask = "cce2";
defparam \u2|clk_cnt_tmp[10] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[10] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[10] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[10] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \u2|pulse_cnt_tmp[10] (
// Equation(s):
// \u1|mcu_data[2]~14  = (\mcu_data_sel~combout [1] & ((\u1|mcu_data[2]~13  & (\u2|clk_cnt_tmp [26])) # (!\u1|mcu_data[2]~13  & ((C1_pulse_cnt_tmp[10]))))) # (!\mcu_data_sel~combout [1] & (((\u1|mcu_data[2]~13 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt_tmp [26]),
	.datab(\mcu_data_sel~combout [1]),
	.datac(\u2|pulse_cnt [10]),
	.datad(\u1|mcu_data[2]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[2]~14 ),
	.regout(\u2|pulse_cnt_tmp [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[10] .lut_mask = "bbc0";
defparam \u2|pulse_cnt_tmp[10] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[10] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[10] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[10] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \u2|clk_cnt_tmp[2] (
// Equation(s):
// \u1|mcu_data[2]~15  = (\u1|mcu_data[6]~4_combout  & (((C1_clk_cnt_tmp[2])) # (!\u1|mcu_data[6]~3_combout ))) # (!\u1|mcu_data[6]~4_combout  & (\u1|mcu_data[6]~3_combout  & ((\u1|mcu_data[2]~14 ))))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~4_combout ),
	.datab(\u1|mcu_data[6]~3_combout ),
	.datac(\u2|clk_cnt [2]),
	.datad(\u1|mcu_data[2]~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[2]~15 ),
	.regout(\u2|clk_cnt_tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[2] .lut_mask = "e6a2";
defparam \u2|clk_cnt_tmp[2] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[2] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[2] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[2] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \u2|clk_cnt_tmp[18] (
// Equation(s):
// \u1|mcu_data[2]~16  = (\u1|mcu_data[6]~0_combout  & (((\u1|mcu_data[2]~15 )))) # (!\u1|mcu_data[6]~0_combout  & ((\u1|mcu_data[2]~15  & ((C1_clk_cnt_tmp[18]))) # (!\u1|mcu_data[2]~15  & (\u2|pulse_cnt_tmp [2]))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt_tmp [2]),
	.datab(\u1|mcu_data[6]~0_combout ),
	.datac(\u2|clk_cnt [18]),
	.datad(\u1|mcu_data[2]~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[2]~16 ),
	.regout(\u2|clk_cnt_tmp [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[18] .lut_mask = "fc22";
defparam \u2|clk_cnt_tmp[18] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[18] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[18] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[18] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \u1|mcu_data[2]~17 (
// Equation(s):
// \u1|mcu_data[2]~17_combout  = ((\u1|sample_end~regout  & ((\ram_data[2]~2 ))) # (!\u1|sample_end~regout  & (\u1|mcu_data[2]~16 )))

	.clk(gnd),
	.dataa(\u1|mcu_data[2]~16 ),
	.datab(vcc),
	.datac(\u1|sample_end~regout ),
	.datad(\ram_data[2]~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[2]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[2]~17 .lut_mask = "fa0a";
defparam \u1|mcu_data[2]~17 .operation_mode = "normal";
defparam \u1|mcu_data[2]~17 .output_mode = "comb_only";
defparam \u1|mcu_data[2]~17 .register_cascade_mode = "off";
defparam \u1|mcu_data[2]~17 .sum_lutc_input = "datac";
defparam \u1|mcu_data[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \u2|pulse_cnt_tmp[3] (
// Equation(s):
// \u2|pulse_cnt_tmp [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|pulse_cnt [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|pulse_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[3] .lut_mask = "0000";
defparam \u2|pulse_cnt_tmp[3] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[3] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[3] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[3] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \u2|clk_cnt[27] (
// Equation(s):
// \u2|clk_cnt [27] = DFFEAS((\u2|clk_cnt [27] $ (((!\u2|clk_cnt[25]~15  & \u2|clk_cnt[26]~23 ) # (\u2|clk_cnt[25]~15  & \u2|clk_cnt[26]~23COUT1_131 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[27]~31  = CARRY(((!\u2|clk_cnt[26]~23 ) # (!\u2|clk_cnt [27])))
// \u2|clk_cnt[27]~31COUT1_133  = CARRY(((!\u2|clk_cnt[26]~23COUT1_131 ) # (!\u2|clk_cnt [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[25]~15 ),
	.cin0(\u2|clk_cnt[26]~23 ),
	.cin1(\u2|clk_cnt[26]~23COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [27]),
	.cout(),
	.cout0(\u2|clk_cnt[27]~31 ),
	.cout1(\u2|clk_cnt[27]~31COUT1_133 ));
// synopsys translate_off
defparam \u2|clk_cnt[27] .cin0_used = "true";
defparam \u2|clk_cnt[27] .cin1_used = "true";
defparam \u2|clk_cnt[27] .cin_used = "true";
defparam \u2|clk_cnt[27] .lut_mask = "3c3f";
defparam \u2|clk_cnt[27] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[27] .output_mode = "reg_only";
defparam \u2|clk_cnt[27] .register_cascade_mode = "off";
defparam \u2|clk_cnt[27] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \u2|clk_cnt_tmp[27] (
// Equation(s):
// \u2|clk_cnt_tmp [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|clk_cnt [27], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [27]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[27] .lut_mask = "0000";
defparam \u2|clk_cnt_tmp[27] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[27] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[27] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[27] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \u2|pulse_cnt[11] (
// Equation(s):
// \u2|pulse_cnt [11] = DFFEAS(\u2|pulse_cnt [11] $ (((((!\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[10]~11 ) # (\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[10]~11COUT1_63 ))))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[11]~15  = CARRY(((!\u2|pulse_cnt[10]~11 )) # (!\u2|pulse_cnt [11]))
// \u2|pulse_cnt[11]~15COUT1_65  = CARRY(((!\u2|pulse_cnt[10]~11COUT1_63 )) # (!\u2|pulse_cnt [11]))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[7]~29 ),
	.cin0(\u2|pulse_cnt[10]~11 ),
	.cin1(\u2|pulse_cnt[10]~11COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [11]),
	.cout(),
	.cout0(\u2|pulse_cnt[11]~15 ),
	.cout1(\u2|pulse_cnt[11]~15COUT1_65 ));
// synopsys translate_off
defparam \u2|pulse_cnt[11] .cin0_used = "true";
defparam \u2|pulse_cnt[11] .cin1_used = "true";
defparam \u2|pulse_cnt[11] .cin_used = "true";
defparam \u2|pulse_cnt[11] .lut_mask = "5a5f";
defparam \u2|pulse_cnt[11] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[11] .output_mode = "reg_only";
defparam \u2|pulse_cnt[11] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[11] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \u2|pulse_cnt_tmp[11] (
// Equation(s):
// \u1|mcu_data[3]~18  = (\mcu_data_sel~combout [2] & (((\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [2] & ((\mcu_data_sel~combout [1] & ((C1_pulse_cnt_tmp[11]))) # (!\mcu_data_sel~combout [1] & (\u1|sync_cnt [3]))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u1|sync_cnt [3]),
	.datac(\u2|pulse_cnt [11]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[3]~18 ),
	.regout(\u2|pulse_cnt_tmp [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[11] .lut_mask = "fa44";
defparam \u2|pulse_cnt_tmp[11] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[11] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[11] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[11] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \u2|clk_cnt_tmp[11] (
// Equation(s):
// \u1|mcu_data[3]~19  = (\mcu_data_sel~combout [2] & ((\u1|mcu_data[3]~18  & (\u2|clk_cnt_tmp [27])) # (!\u1|mcu_data[3]~18  & ((C1_clk_cnt_tmp[11]))))) # (!\mcu_data_sel~combout [2] & (((\u1|mcu_data[3]~18 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u2|clk_cnt_tmp [27]),
	.datac(\u2|clk_cnt [11]),
	.datad(\u1|mcu_data[3]~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[3]~19 ),
	.regout(\u2|clk_cnt_tmp [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[11] .lut_mask = "dda0";
defparam \u2|clk_cnt_tmp[11] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[11] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[11] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[11] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \u2|clk_cnt_tmp[3] (
// Equation(s):
// \u1|mcu_data[3]~20  = (\u1|mcu_data[6]~3_combout  & ((\u1|mcu_data[6]~4_combout  & (C1_clk_cnt_tmp[3])) # (!\u1|mcu_data[6]~4_combout  & ((\u1|mcu_data[3]~19 ))))) # (!\u1|mcu_data[6]~3_combout  & (!\u1|mcu_data[6]~4_combout ))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~3_combout ),
	.datab(\u1|mcu_data[6]~4_combout ),
	.datac(\u2|clk_cnt [3]),
	.datad(\u1|mcu_data[3]~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[3]~20 ),
	.regout(\u2|clk_cnt_tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[3] .lut_mask = "b391";
defparam \u2|clk_cnt_tmp[3] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[3] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[3] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[3] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \u2|clk_cnt_tmp[19] (
// Equation(s):
// \u1|mcu_data[3]~21  = (\u1|mcu_data[6]~0_combout  & (((\u1|mcu_data[3]~20 )))) # (!\u1|mcu_data[6]~0_combout  & ((\u1|mcu_data[3]~20  & (\u2|pulse_cnt_tmp [3])) # (!\u1|mcu_data[3]~20  & ((C1_clk_cnt_tmp[19])))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt_tmp [3]),
	.datab(\u1|mcu_data[6]~0_combout ),
	.datac(\u2|clk_cnt [19]),
	.datad(\u1|mcu_data[3]~20 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[3]~21 ),
	.regout(\u2|clk_cnt_tmp [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[19] .lut_mask = "ee30";
defparam \u2|clk_cnt_tmp[19] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[19] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[19] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[19] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \u1|mcu_data[3]~22 (
// Equation(s):
// \u1|mcu_data[3]~22_combout  = ((\u1|sample_end~regout  & ((\ram_data[3]~3 ))) # (!\u1|sample_end~regout  & (\u1|mcu_data[3]~21 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sample_end~regout ),
	.datac(\u1|mcu_data[3]~21 ),
	.datad(\ram_data[3]~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[3]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[3]~22 .lut_mask = "fc30";
defparam \u1|mcu_data[3]~22 .operation_mode = "normal";
defparam \u1|mcu_data[3]~22 .output_mode = "comb_only";
defparam \u1|mcu_data[3]~22 .register_cascade_mode = "off";
defparam \u1|mcu_data[3]~22 .sum_lutc_input = "datac";
defparam \u1|mcu_data[3]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \u2|pulse_cnt_tmp[4] (
// Equation(s):
// \u2|pulse_cnt_tmp [4] = DFFEAS((((\u2|pulse_cnt [4]))), GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|pulse_cnt [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[4] .lut_mask = "f0f0";
defparam \u2|pulse_cnt_tmp[4] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[4] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[4] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[4] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \u2|clk_cnt[28] (
// Equation(s):
// \u2|clk_cnt [28] = DFFEAS((\u2|clk_cnt [28] $ ((!(!\u2|clk_cnt[25]~15  & \u2|clk_cnt[27]~31 ) # (\u2|clk_cnt[25]~15  & \u2|clk_cnt[27]~31COUT1_133 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[28]~39  = CARRY(((\u2|clk_cnt [28] & !\u2|clk_cnt[27]~31 )))
// \u2|clk_cnt[28]~39COUT1_135  = CARRY(((\u2|clk_cnt [28] & !\u2|clk_cnt[27]~31COUT1_133 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|clk_cnt [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[25]~15 ),
	.cin0(\u2|clk_cnt[27]~31 ),
	.cin1(\u2|clk_cnt[27]~31COUT1_133 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [28]),
	.cout(),
	.cout0(\u2|clk_cnt[28]~39 ),
	.cout1(\u2|clk_cnt[28]~39COUT1_135 ));
// synopsys translate_off
defparam \u2|clk_cnt[28] .cin0_used = "true";
defparam \u2|clk_cnt[28] .cin1_used = "true";
defparam \u2|clk_cnt[28] .cin_used = "true";
defparam \u2|clk_cnt[28] .lut_mask = "c30c";
defparam \u2|clk_cnt[28] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[28] .output_mode = "reg_only";
defparam \u2|clk_cnt[28] .register_cascade_mode = "off";
defparam \u2|clk_cnt[28] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \u2|clk_cnt_tmp[28] (
// Equation(s):
// \u2|clk_cnt_tmp [28] = DFFEAS((((\u2|clk_cnt [28]))), GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[28] .lut_mask = "ff00";
defparam \u2|clk_cnt_tmp[28] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[28] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[28] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[28] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \u2|pulse_cnt[12] (
// Equation(s):
// \u2|pulse_cnt [12] = DFFEAS(\u2|pulse_cnt [12] $ ((((!(!\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[11]~15 ) # (\u2|pulse_cnt[7]~29  & \u2|pulse_cnt[11]~15COUT1_65 ))))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[12]~19  = CARRY((\u2|pulse_cnt [12] & ((!\u2|pulse_cnt[11]~15COUT1_65 ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[7]~29 ),
	.cin0(\u2|pulse_cnt[11]~15 ),
	.cin1(\u2|pulse_cnt[11]~15COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [12]),
	.cout(\u2|pulse_cnt[12]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt[12] .cin0_used = "true";
defparam \u2|pulse_cnt[12] .cin1_used = "true";
defparam \u2|pulse_cnt[12] .cin_used = "true";
defparam \u2|pulse_cnt[12] .lut_mask = "a50a";
defparam \u2|pulse_cnt[12] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[12] .output_mode = "reg_only";
defparam \u2|pulse_cnt[12] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[12] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \u2|clk_cnt_tmp[12] (
// Equation(s):
// \u1|mcu_data[4]~23  = (\mcu_data_sel~combout [2] & (((C1_clk_cnt_tmp[12]) # (\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [2] & (\u1|sync_cnt [4] & ((!\mcu_data_sel~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\u1|sync_cnt [4]),
	.datab(\mcu_data_sel~combout [2]),
	.datac(\u2|clk_cnt [12]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[4]~23 ),
	.regout(\u2|clk_cnt_tmp [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[12] .lut_mask = "cce2";
defparam \u2|clk_cnt_tmp[12] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[12] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[12] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[12] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \u2|pulse_cnt_tmp[12] (
// Equation(s):
// \u1|mcu_data[4]~24  = (\mcu_data_sel~combout [1] & ((\u1|mcu_data[4]~23  & (\u2|clk_cnt_tmp [28])) # (!\u1|mcu_data[4]~23  & ((C1_pulse_cnt_tmp[12]))))) # (!\mcu_data_sel~combout [1] & (((\u1|mcu_data[4]~23 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt_tmp [28]),
	.datab(\mcu_data_sel~combout [1]),
	.datac(\u2|pulse_cnt [12]),
	.datad(\u1|mcu_data[4]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[4]~24 ),
	.regout(\u2|pulse_cnt_tmp [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[12] .lut_mask = "bbc0";
defparam \u2|pulse_cnt_tmp[12] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[12] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[12] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[12] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \u2|clk_cnt_tmp[4] (
// Equation(s):
// \u1|mcu_data[4]~25  = (\u1|mcu_data[6]~4_combout  & (\u1|mcu_data[6]~3_combout  & (C1_clk_cnt_tmp[4]))) # (!\u1|mcu_data[6]~4_combout  & (((\u1|mcu_data[4]~24 )) # (!\u1|mcu_data[6]~3_combout )))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~4_combout ),
	.datab(\u1|mcu_data[6]~3_combout ),
	.datac(\u2|clk_cnt [4]),
	.datad(\u1|mcu_data[4]~24 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[4]~25 ),
	.regout(\u2|clk_cnt_tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[4] .lut_mask = "d591";
defparam \u2|clk_cnt_tmp[4] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[4] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[4] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[4] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \u2|clk_cnt_tmp[20] (
// Equation(s):
// \u1|mcu_data[4]~26  = (\u1|mcu_data[6]~0_combout  & (((\u1|mcu_data[4]~25 )))) # (!\u1|mcu_data[6]~0_combout  & ((\u1|mcu_data[4]~25  & (\u2|pulse_cnt_tmp [4])) # (!\u1|mcu_data[4]~25  & ((C1_clk_cnt_tmp[20])))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt_tmp [4]),
	.datab(\u1|mcu_data[6]~0_combout ),
	.datac(\u2|clk_cnt [20]),
	.datad(\u1|mcu_data[4]~25 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[4]~26 ),
	.regout(\u2|clk_cnt_tmp [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[20] .lut_mask = "ee30";
defparam \u2|clk_cnt_tmp[20] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[20] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[20] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[20] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \u1|mcu_data[4]~27 (
// Equation(s):
// \u1|mcu_data[4]~27_combout  = ((\u1|sample_end~regout  & ((\ram_data[4]~4 ))) # (!\u1|sample_end~regout  & (\u1|mcu_data[4]~26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|mcu_data[4]~26 ),
	.datac(\u1|sample_end~regout ),
	.datad(\ram_data[4]~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[4]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[4]~27 .lut_mask = "fc0c";
defparam \u1|mcu_data[4]~27 .operation_mode = "normal";
defparam \u1|mcu_data[4]~27 .output_mode = "comb_only";
defparam \u1|mcu_data[4]~27 .register_cascade_mode = "off";
defparam \u1|mcu_data[4]~27 .sum_lutc_input = "datac";
defparam \u1|mcu_data[4]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \u2|clk_cnt[29] (
// Equation(s):
// \u2|clk_cnt [29] = DFFEAS(\u2|clk_cnt [29] $ (((((!\u2|clk_cnt[25]~15  & \u2|clk_cnt[28]~39 ) # (\u2|clk_cnt[25]~15  & \u2|clk_cnt[28]~39COUT1_135 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[29]~47  = CARRY(((!\u2|clk_cnt[28]~39 )) # (!\u2|clk_cnt [29]))
// \u2|clk_cnt[29]~47COUT1_137  = CARRY(((!\u2|clk_cnt[28]~39COUT1_135 )) # (!\u2|clk_cnt [29]))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[25]~15 ),
	.cin0(\u2|clk_cnt[28]~39 ),
	.cin1(\u2|clk_cnt[28]~39COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [29]),
	.cout(),
	.cout0(\u2|clk_cnt[29]~47 ),
	.cout1(\u2|clk_cnt[29]~47COUT1_137 ));
// synopsys translate_off
defparam \u2|clk_cnt[29] .cin0_used = "true";
defparam \u2|clk_cnt[29] .cin1_used = "true";
defparam \u2|clk_cnt[29] .cin_used = "true";
defparam \u2|clk_cnt[29] .lut_mask = "5a5f";
defparam \u2|clk_cnt[29] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[29] .output_mode = "reg_only";
defparam \u2|clk_cnt[29] .register_cascade_mode = "off";
defparam \u2|clk_cnt[29] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \u2|clk_cnt_tmp[29] (
// Equation(s):
// \u2|clk_cnt_tmp [29] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|clk_cnt [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [29]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[29] .lut_mask = "0000";
defparam \u2|clk_cnt_tmp[29] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[29] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[29] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[29] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \u2|pulse_cnt[13] (
// Equation(s):
// \u2|pulse_cnt [13] = DFFEAS(\u2|pulse_cnt [13] $ ((((\u2|pulse_cnt[12]~19 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[13]~23  = CARRY(((!\u2|pulse_cnt[12]~19 )) # (!\u2|pulse_cnt [13]))
// \u2|pulse_cnt[13]~23COUT1_67  = CARRY(((!\u2|pulse_cnt[12]~19 )) # (!\u2|pulse_cnt [13]))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[12]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [13]),
	.cout(),
	.cout0(\u2|pulse_cnt[13]~23 ),
	.cout1(\u2|pulse_cnt[13]~23COUT1_67 ));
// synopsys translate_off
defparam \u2|pulse_cnt[13] .cin_used = "true";
defparam \u2|pulse_cnt[13] .lut_mask = "5a5f";
defparam \u2|pulse_cnt[13] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[13] .output_mode = "reg_only";
defparam \u2|pulse_cnt[13] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[13] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \u2|pulse_cnt_tmp[13] (
// Equation(s):
// \u1|mcu_data[5]~28  = (\mcu_data_sel~combout [1] & (((C1_pulse_cnt_tmp[13]) # (\mcu_data_sel~combout [2])))) # (!\mcu_data_sel~combout [1] & (\u1|sync_cnt [5] & ((!\mcu_data_sel~combout [2]))))

	.clk(\clk~combout ),
	.dataa(\u1|sync_cnt [5]),
	.datab(\mcu_data_sel~combout [1]),
	.datac(\u2|pulse_cnt [13]),
	.datad(\mcu_data_sel~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[5]~28 ),
	.regout(\u2|pulse_cnt_tmp [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[13] .lut_mask = "cce2";
defparam \u2|pulse_cnt_tmp[13] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[13] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[13] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[13] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \u2|clk_cnt_tmp[13] (
// Equation(s):
// \u1|mcu_data[5]~29  = (\mcu_data_sel~combout [2] & ((\u1|mcu_data[5]~28  & (\u2|clk_cnt_tmp [29])) # (!\u1|mcu_data[5]~28  & ((C1_clk_cnt_tmp[13]))))) # (!\mcu_data_sel~combout [2] & (((\u1|mcu_data[5]~28 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u2|clk_cnt_tmp [29]),
	.datac(\u2|clk_cnt [13]),
	.datad(\u1|mcu_data[5]~28 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[5]~29 ),
	.regout(\u2|clk_cnt_tmp [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[13] .lut_mask = "dda0";
defparam \u2|clk_cnt_tmp[13] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[13] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[13] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[13] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \u2|clk_cnt_tmp[5] (
// Equation(s):
// \u1|mcu_data[5]~30  = (\u1|mcu_data[6]~4_combout  & (((C1_clk_cnt_tmp[5])) # (!\u1|mcu_data[6]~3_combout ))) # (!\u1|mcu_data[6]~4_combout  & (\u1|mcu_data[6]~3_combout  & ((\u1|mcu_data[5]~29 ))))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~4_combout ),
	.datab(\u1|mcu_data[6]~3_combout ),
	.datac(\u2|clk_cnt [5]),
	.datad(\u1|mcu_data[5]~29 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[5]~30 ),
	.regout(\u2|clk_cnt_tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[5] .lut_mask = "e6a2";
defparam \u2|clk_cnt_tmp[5] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[5] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[5] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[5] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \u2|pulse_cnt_tmp[5] (
// Equation(s):
// \u2|pulse_cnt_tmp [5] = DFFEAS((((\u2|pulse_cnt [5]))), GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|pulse_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[5] .lut_mask = "ff00";
defparam \u2|pulse_cnt_tmp[5] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[5] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[5] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[5] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \u2|clk_cnt_tmp[21] (
// Equation(s):
// \u1|mcu_data[5]~31  = (\u1|mcu_data[5]~30  & (((C1_clk_cnt_tmp[21]) # (\u1|mcu_data[6]~0_combout )))) # (!\u1|mcu_data[5]~30  & (\u2|pulse_cnt_tmp [5] & ((!\u1|mcu_data[6]~0_combout ))))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[5]~30 ),
	.datab(\u2|pulse_cnt_tmp [5]),
	.datac(\u2|clk_cnt [21]),
	.datad(\u1|mcu_data[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[5]~31 ),
	.regout(\u2|clk_cnt_tmp [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[21] .lut_mask = "aae4";
defparam \u2|clk_cnt_tmp[21] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[21] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[21] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[21] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \u1|mcu_data[5]~32 (
// Equation(s):
// \u1|mcu_data[5]~32_combout  = ((\u1|sample_end~regout  & ((\ram_data[5]~5 ))) # (!\u1|sample_end~regout  & (\u1|mcu_data[5]~31 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sample_end~regout ),
	.datac(\u1|mcu_data[5]~31 ),
	.datad(\ram_data[5]~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[5]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[5]~32 .lut_mask = "fc30";
defparam \u1|mcu_data[5]~32 .operation_mode = "normal";
defparam \u1|mcu_data[5]~32 .output_mode = "comb_only";
defparam \u1|mcu_data[5]~32 .register_cascade_mode = "off";
defparam \u1|mcu_data[5]~32 .sum_lutc_input = "datac";
defparam \u1|mcu_data[5]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \u2|pulse_cnt_tmp[6] (
// Equation(s):
// \u2|pulse_cnt_tmp [6] = DFFEAS((((\u2|pulse_cnt [6]))), GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|pulse_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[6] .lut_mask = "ff00";
defparam \u2|pulse_cnt_tmp[6] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[6] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[6] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[6] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \u2|clk_cnt_tmp[14] (
// Equation(s):
// \u1|mcu_data[6]~33  = (\mcu_data_sel~combout [2] & (((C1_clk_cnt_tmp[14]) # (\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [2] & (\u1|sync_cnt [6] & ((!\mcu_data_sel~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u1|sync_cnt [6]),
	.datac(\u2|clk_cnt [14]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~33 ),
	.regout(\u2|clk_cnt_tmp [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[14] .lut_mask = "aae4";
defparam \u2|clk_cnt_tmp[14] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[14] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[14] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[14] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \u2|clk_cnt[30] (
// Equation(s):
// \u2|clk_cnt [30] = DFFEAS(\u2|clk_cnt [30] $ ((((!(!\u2|clk_cnt[25]~15  & \u2|clk_cnt[29]~47 ) # (\u2|clk_cnt[25]~15  & \u2|clk_cnt[29]~47COUT1_137 ))))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )
// \u2|clk_cnt[30]~55  = CARRY((\u2|clk_cnt [30] & ((!\u2|clk_cnt[29]~47COUT1_137 ))))

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[25]~15 ),
	.cin0(\u2|clk_cnt[29]~47 ),
	.cin1(\u2|clk_cnt[29]~47COUT1_137 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [30]),
	.cout(\u2|clk_cnt[30]~55 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[30] .cin0_used = "true";
defparam \u2|clk_cnt[30] .cin1_used = "true";
defparam \u2|clk_cnt[30] .cin_used = "true";
defparam \u2|clk_cnt[30] .lut_mask = "a50a";
defparam \u2|clk_cnt[30] .operation_mode = "arithmetic";
defparam \u2|clk_cnt[30] .output_mode = "reg_only";
defparam \u2|clk_cnt[30] .register_cascade_mode = "off";
defparam \u2|clk_cnt[30] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \u2|clk_cnt_tmp[30] (
// Equation(s):
// \u2|clk_cnt_tmp [30] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|clk_cnt [30], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [30]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[30] .lut_mask = "0000";
defparam \u2|clk_cnt_tmp[30] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[30] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[30] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[30] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \u2|pulse_cnt[14] (
// Equation(s):
// \u2|pulse_cnt [14] = DFFEAS(\u2|pulse_cnt [14] $ ((((!(!\u2|pulse_cnt[12]~19  & \u2|pulse_cnt[13]~23 ) # (\u2|pulse_cnt[12]~19  & \u2|pulse_cnt[13]~23COUT1_67 ))))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )
// \u2|pulse_cnt[14]~27  = CARRY((\u2|pulse_cnt [14] & ((!\u2|pulse_cnt[13]~23 ))))
// \u2|pulse_cnt[14]~27COUT1_69  = CARRY((\u2|pulse_cnt [14] & ((!\u2|pulse_cnt[13]~23COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[12]~19 ),
	.cin0(\u2|pulse_cnt[13]~23 ),
	.cin1(\u2|pulse_cnt[13]~23COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [14]),
	.cout(),
	.cout0(\u2|pulse_cnt[14]~27 ),
	.cout1(\u2|pulse_cnt[14]~27COUT1_69 ));
// synopsys translate_off
defparam \u2|pulse_cnt[14] .cin0_used = "true";
defparam \u2|pulse_cnt[14] .cin1_used = "true";
defparam \u2|pulse_cnt[14] .cin_used = "true";
defparam \u2|pulse_cnt[14] .lut_mask = "a50a";
defparam \u2|pulse_cnt[14] .operation_mode = "arithmetic";
defparam \u2|pulse_cnt[14] .output_mode = "reg_only";
defparam \u2|pulse_cnt[14] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[14] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \u2|pulse_cnt_tmp[14] (
// Equation(s):
// \u1|mcu_data[6]~34  = (\u1|mcu_data[6]~33  & ((\u2|clk_cnt_tmp [30]) # ((!\mcu_data_sel~combout [1])))) # (!\u1|mcu_data[6]~33  & (((C1_pulse_cnt_tmp[14] & \mcu_data_sel~combout [1]))))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~33 ),
	.datab(\u2|clk_cnt_tmp [30]),
	.datac(\u2|pulse_cnt [14]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~34 ),
	.regout(\u2|pulse_cnt_tmp [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[14] .lut_mask = "d8aa";
defparam \u2|pulse_cnt_tmp[14] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[14] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[14] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[14] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \u2|clk_cnt_tmp[6] (
// Equation(s):
// \u1|mcu_data[6]~35  = (\u1|mcu_data[6]~4_combout  & (\u1|mcu_data[6]~3_combout  & (C1_clk_cnt_tmp[6]))) # (!\u1|mcu_data[6]~4_combout  & (((\u1|mcu_data[6]~34 )) # (!\u1|mcu_data[6]~3_combout )))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~4_combout ),
	.datab(\u1|mcu_data[6]~3_combout ),
	.datac(\u2|clk_cnt [6]),
	.datad(\u1|mcu_data[6]~34 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~35 ),
	.regout(\u2|clk_cnt_tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[6] .lut_mask = "d591";
defparam \u2|clk_cnt_tmp[6] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[6] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[6] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[6] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \u2|clk_cnt_tmp[22] (
// Equation(s):
// \u1|mcu_data[6]~36  = (\u1|mcu_data[6]~35  & ((\u2|pulse_cnt_tmp [6]) # ((\u1|mcu_data[6]~0_combout )))) # (!\u1|mcu_data[6]~35  & (((C1_clk_cnt_tmp[22] & !\u1|mcu_data[6]~0_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt_tmp [6]),
	.datab(\u1|mcu_data[6]~35 ),
	.datac(\u2|clk_cnt [22]),
	.datad(\u1|mcu_data[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~36 ),
	.regout(\u2|clk_cnt_tmp [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[22] .lut_mask = "ccb8";
defparam \u2|clk_cnt_tmp[22] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[22] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[22] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[22] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \u1|mcu_data[6]~37 (
// Equation(s):
// \u1|mcu_data[6]~37_combout  = (\u1|sample_end~regout  & (((\ram_data[6]~6 )))) # (!\u1|sample_end~regout  & (((\u1|mcu_data[6]~36 ))))

	.clk(gnd),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\ram_data[6]~6 ),
	.datad(\u1|mcu_data[6]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[6]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[6]~37 .lut_mask = "f5a0";
defparam \u1|mcu_data[6]~37 .operation_mode = "normal";
defparam \u1|mcu_data[6]~37 .output_mode = "comb_only";
defparam \u1|mcu_data[6]~37 .register_cascade_mode = "off";
defparam \u1|mcu_data[6]~37 .sum_lutc_input = "datac";
defparam \u1|mcu_data[6]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \u2|pulse_cnt_tmp[7] (
// Equation(s):
// \u2|pulse_cnt_tmp [7] = DFFEAS((((\u2|pulse_cnt [7]))), GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|pulse_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt_tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[7] .lut_mask = "ff00";
defparam \u2|pulse_cnt_tmp[7] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[7] .output_mode = "reg_only";
defparam \u2|pulse_cnt_tmp[7] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[7] .sum_lutc_input = "datac";
defparam \u2|pulse_cnt_tmp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \u2|clk_cnt[31] (
// Equation(s):
// \u2|clk_cnt [31] = DFFEAS(\u2|clk_cnt [31] $ ((((\u2|clk_cnt[30]~55 )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , \u2|clk_cnt[23]~64_combout , )

	.clk(\clk~combout ),
	.dataa(\u2|clk_cnt [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|clk_cnt[23]~64_combout ),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(\u2|clk_cnt[30]~55 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt[31] .cin_used = "true";
defparam \u2|clk_cnt[31] .lut_mask = "5a5a";
defparam \u2|clk_cnt[31] .operation_mode = "normal";
defparam \u2|clk_cnt[31] .output_mode = "reg_only";
defparam \u2|clk_cnt[31] .register_cascade_mode = "off";
defparam \u2|clk_cnt[31] .sum_lutc_input = "cin";
defparam \u2|clk_cnt[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \u2|clk_cnt_tmp[31] (
// Equation(s):
// \u2|clk_cnt_tmp [31] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|clk_cnt_tmp[8]~2_combout , \u2|clk_cnt [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [31]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|clk_cnt_tmp [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[31] .lut_mask = "0000";
defparam \u2|clk_cnt_tmp[31] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[31] .output_mode = "reg_only";
defparam \u2|clk_cnt_tmp[31] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[31] .sum_lutc_input = "datac";
defparam \u2|clk_cnt_tmp[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \u2|pulse_cnt[15] (
// Equation(s):
// \u2|pulse_cnt [15] = DFFEAS((\u2|pulse_cnt [15] $ (((!\u2|pulse_cnt[12]~19  & \u2|pulse_cnt[14]~27 ) # (\u2|pulse_cnt[12]~19  & \u2|pulse_cnt[14]~27COUT1_69 )))), GLOBAL(\clk~combout ), VCC, , \u2|pulse_cnt[0]~32_combout , , , \u2|always0~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u2|pulse_cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u2|always0~0_combout ),
	.sload(gnd),
	.ena(\u2|pulse_cnt[0]~32_combout ),
	.cin(\u2|pulse_cnt[12]~19 ),
	.cin0(\u2|pulse_cnt[14]~27 ),
	.cin1(\u2|pulse_cnt[14]~27COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|pulse_cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt[15] .cin0_used = "true";
defparam \u2|pulse_cnt[15] .cin1_used = "true";
defparam \u2|pulse_cnt[15] .cin_used = "true";
defparam \u2|pulse_cnt[15] .lut_mask = "3c3c";
defparam \u2|pulse_cnt[15] .operation_mode = "normal";
defparam \u2|pulse_cnt[15] .output_mode = "reg_only";
defparam \u2|pulse_cnt[15] .register_cascade_mode = "off";
defparam \u2|pulse_cnt[15] .sum_lutc_input = "cin";
defparam \u2|pulse_cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \u2|pulse_cnt_tmp[15] (
// Equation(s):
// \u1|mcu_data[7]~38  = (\mcu_data_sel~combout [2] & (((\mcu_data_sel~combout [1])))) # (!\mcu_data_sel~combout [2] & ((\mcu_data_sel~combout [1] & ((C1_pulse_cnt_tmp[15]))) # (!\mcu_data_sel~combout [1] & (\u1|sync_cnt [7]))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u1|sync_cnt [7]),
	.datac(\u2|pulse_cnt [15]),
	.datad(\mcu_data_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[7]~38 ),
	.regout(\u2|pulse_cnt_tmp [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|pulse_cnt_tmp[15] .lut_mask = "fa44";
defparam \u2|pulse_cnt_tmp[15] .operation_mode = "normal";
defparam \u2|pulse_cnt_tmp[15] .output_mode = "comb_only";
defparam \u2|pulse_cnt_tmp[15] .register_cascade_mode = "off";
defparam \u2|pulse_cnt_tmp[15] .sum_lutc_input = "qfbk";
defparam \u2|pulse_cnt_tmp[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \u2|clk_cnt_tmp[15] (
// Equation(s):
// \u1|mcu_data[7]~39  = (\mcu_data_sel~combout [2] & ((\u1|mcu_data[7]~38  & (\u2|clk_cnt_tmp [31])) # (!\u1|mcu_data[7]~38  & ((C1_clk_cnt_tmp[15]))))) # (!\mcu_data_sel~combout [2] & (((\u1|mcu_data[7]~38 ))))

	.clk(\clk~combout ),
	.dataa(\mcu_data_sel~combout [2]),
	.datab(\u2|clk_cnt_tmp [31]),
	.datac(\u2|clk_cnt [15]),
	.datad(\u1|mcu_data[7]~38 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[7]~39 ),
	.regout(\u2|clk_cnt_tmp [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[15] .lut_mask = "dda0";
defparam \u2|clk_cnt_tmp[15] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[15] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[15] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[15] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \u2|clk_cnt_tmp[7] (
// Equation(s):
// \u1|mcu_data[7]~40  = (\u1|mcu_data[6]~4_combout  & (\u1|mcu_data[6]~3_combout  & (C1_clk_cnt_tmp[7]))) # (!\u1|mcu_data[6]~4_combout  & (((\u1|mcu_data[7]~39 )) # (!\u1|mcu_data[6]~3_combout )))

	.clk(\clk~combout ),
	.dataa(\u1|mcu_data[6]~4_combout ),
	.datab(\u1|mcu_data[6]~3_combout ),
	.datac(\u2|clk_cnt [7]),
	.datad(\u1|mcu_data[7]~39 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[7]~40 ),
	.regout(\u2|clk_cnt_tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[7] .lut_mask = "d591";
defparam \u2|clk_cnt_tmp[7] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[7] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[7] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[7] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \u2|clk_cnt_tmp[23] (
// Equation(s):
// \u1|mcu_data[7]~41  = (\u1|mcu_data[7]~40  & ((\u2|pulse_cnt_tmp [7]) # ((\u1|mcu_data[6]~0_combout )))) # (!\u1|mcu_data[7]~40  & (((C1_clk_cnt_tmp[23] & !\u1|mcu_data[6]~0_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt_tmp [7]),
	.datab(\u1|mcu_data[7]~40 ),
	.datac(\u2|clk_cnt [23]),
	.datad(\u1|mcu_data[6]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|clk_cnt_tmp[8]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[7]~41 ),
	.regout(\u2|clk_cnt_tmp [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|clk_cnt_tmp[23] .lut_mask = "ccb8";
defparam \u2|clk_cnt_tmp[23] .operation_mode = "normal";
defparam \u2|clk_cnt_tmp[23] .output_mode = "comb_only";
defparam \u2|clk_cnt_tmp[23] .register_cascade_mode = "off";
defparam \u2|clk_cnt_tmp[23] .sum_lutc_input = "qfbk";
defparam \u2|clk_cnt_tmp[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \u1|mcu_data[7]~42 (
// Equation(s):
// \u1|mcu_data[7]~42_combout  = (\u1|sample_end~regout  & (((\ram_data[7]~7 )))) # (!\u1|sample_end~regout  & (\u1|mcu_data[7]~41 ))

	.clk(gnd),
	.dataa(\u1|mcu_data[7]~41 ),
	.datab(\u1|sample_end~regout ),
	.datac(vcc),
	.datad(\ram_data[7]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|mcu_data[7]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|mcu_data[7]~42 .lut_mask = "ee22";
defparam \u1|mcu_data[7]~42 .operation_mode = "normal";
defparam \u1|mcu_data[7]~42 .output_mode = "comb_only";
defparam \u1|mcu_data[7]~42 .register_cascade_mode = "off";
defparam \u1|mcu_data[7]~42 .sum_lutc_input = "datac";
defparam \u1|mcu_data[7]~42 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \mcu_rd_clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\mcu_rd_clk~combout ),
	.padio(mcu_rd_clk));
// synopsys translate_off
defparam \mcu_rd_clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \u2|ram_nrd~0 (
// Equation(s):
// \u2|ram_nrd~0_combout  = (((\mcu_rd_clk~combout )) # (!\u1|sample_end~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sample_end~regout ),
	.datac(vcc),
	.datad(\mcu_rd_clk~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_nrd~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_nrd~0 .lut_mask = "ff33";
defparam \u2|ram_nrd~0 .operation_mode = "normal";
defparam \u2|ram_nrd~0 .output_mode = "comb_only";
defparam \u2|ram_nrd~0 .register_cascade_mode = "off";
defparam \u2|ram_nrd~0 .sum_lutc_input = "datac";
defparam \u2|ram_nrd~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \u2|ram_nwr_ctrl~0 (
// Equation(s):
// \u2|ram_nwr_ctrl~0_combout  = (\u2|state.W3~regout ) # (((\u2|state.W2~regout ) # (\u2|state.W1~regout )))

	.clk(gnd),
	.dataa(\u2|state.W3~regout ),
	.datab(vcc),
	.datac(\u2|state.W2~regout ),
	.datad(\u2|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_nwr_ctrl~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_nwr_ctrl~0 .lut_mask = "fffa";
defparam \u2|ram_nwr_ctrl~0 .operation_mode = "normal";
defparam \u2|ram_nwr_ctrl~0 .output_mode = "comb_only";
defparam \u2|ram_nwr_ctrl~0 .register_cascade_mode = "off";
defparam \u2|ram_nwr_ctrl~0 .sum_lutc_input = "datac";
defparam \u2|ram_nwr_ctrl~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \u2|ram_nwr_ctrl (
// Equation(s):
// \u2|ram_nwr_ctrl~regout  = DFFEAS((\u2|always0~1_combout  & ((\u2|state.W0~regout ) # ((\u2|ram_nwr_ctrl~regout  & \u2|ram_nwr_ctrl~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|ram_nwr_ctrl~regout ),
	.datab(\u2|always0~1_combout ),
	.datac(\u2|ram_nwr_ctrl~0_combout ),
	.datad(\u2|state.W0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_nwr_ctrl~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_nwr_ctrl .lut_mask = "cc80";
defparam \u2|ram_nwr_ctrl .operation_mode = "normal";
defparam \u2|ram_nwr_ctrl .output_mode = "reg_only";
defparam \u2|ram_nwr_ctrl .register_cascade_mode = "off";
defparam \u2|ram_nwr_ctrl .sum_lutc_input = "datac";
defparam \u2|ram_nwr_ctrl .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \u2|ram_nwr~0 (
// Equation(s):
// \u2|ram_nwr~0_combout  = ((\clk~combout ) # ((!\u2|ram_nwr_ctrl~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\clk~combout ),
	.datac(vcc),
	.datad(\u2|ram_nwr_ctrl~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_nwr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_nwr~0 .lut_mask = "ccff";
defparam \u2|ram_nwr~0 .operation_mode = "normal";
defparam \u2|ram_nwr~0 .output_mode = "comb_only";
defparam \u2|ram_nwr~0 .register_cascade_mode = "off";
defparam \u2|ram_nwr~0 .sum_lutc_input = "datac";
defparam \u2|ram_nwr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \u3|rd_addr[0] (
// Equation(s):
// \u3|rd_addr [0] = DFFEAS(((!\u3|rd_addr [0])), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[0]~1  = CARRY(((\u3|rd_addr [0])))
// \u3|rd_addr[0]~1COUT1_58  = CARRY(((\u3|rd_addr [0])))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [0]),
	.cout(),
	.cout0(\u3|rd_addr[0]~1 ),
	.cout1(\u3|rd_addr[0]~1COUT1_58 ));
// synopsys translate_off
defparam \u3|rd_addr[0] .lut_mask = "33cc";
defparam \u3|rd_addr[0] .operation_mode = "arithmetic";
defparam \u3|rd_addr[0] .output_mode = "reg_only";
defparam \u3|rd_addr[0] .register_cascade_mode = "off";
defparam \u3|rd_addr[0] .sum_lutc_input = "datac";
defparam \u3|rd_addr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \u3|rd_addr[1] (
// Equation(s):
// \u3|rd_addr [1] = DFFEAS((\u3|rd_addr [1] $ ((\u3|rd_addr[0]~1 ))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[1]~3  = CARRY(((!\u3|rd_addr[0]~1 ) # (!\u3|rd_addr [1])))
// \u3|rd_addr[1]~3COUT1_60  = CARRY(((!\u3|rd_addr[0]~1COUT1_58 ) # (!\u3|rd_addr [1])))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u3|rd_addr[0]~1 ),
	.cin1(\u3|rd_addr[0]~1COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [1]),
	.cout(),
	.cout0(\u3|rd_addr[1]~3 ),
	.cout1(\u3|rd_addr[1]~3COUT1_60 ));
// synopsys translate_off
defparam \u3|rd_addr[1] .cin0_used = "true";
defparam \u3|rd_addr[1] .cin1_used = "true";
defparam \u3|rd_addr[1] .lut_mask = "3c3f";
defparam \u3|rd_addr[1] .operation_mode = "arithmetic";
defparam \u3|rd_addr[1] .output_mode = "reg_only";
defparam \u3|rd_addr[1] .register_cascade_mode = "off";
defparam \u3|rd_addr[1] .sum_lutc_input = "cin";
defparam \u3|rd_addr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \u3|rd_addr[2] (
// Equation(s):
// \u3|rd_addr [2] = DFFEAS((\u3|rd_addr [2] $ ((!\u3|rd_addr[1]~3 ))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[2]~5  = CARRY(((\u3|rd_addr [2] & !\u3|rd_addr[1]~3 )))
// \u3|rd_addr[2]~5COUT1_62  = CARRY(((\u3|rd_addr [2] & !\u3|rd_addr[1]~3COUT1_60 )))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u3|rd_addr[1]~3 ),
	.cin1(\u3|rd_addr[1]~3COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [2]),
	.cout(),
	.cout0(\u3|rd_addr[2]~5 ),
	.cout1(\u3|rd_addr[2]~5COUT1_62 ));
// synopsys translate_off
defparam \u3|rd_addr[2] .cin0_used = "true";
defparam \u3|rd_addr[2] .cin1_used = "true";
defparam \u3|rd_addr[2] .lut_mask = "c30c";
defparam \u3|rd_addr[2] .operation_mode = "arithmetic";
defparam \u3|rd_addr[2] .output_mode = "reg_only";
defparam \u3|rd_addr[2] .register_cascade_mode = "off";
defparam \u3|rd_addr[2] .sum_lutc_input = "cin";
defparam \u3|rd_addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \u3|rd_addr[3] (
// Equation(s):
// \u3|rd_addr [3] = DFFEAS(\u3|rd_addr [3] $ ((((\u3|rd_addr[2]~5 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[3]~7  = CARRY(((!\u3|rd_addr[2]~5 )) # (!\u3|rd_addr [3]))
// \u3|rd_addr[3]~7COUT1_64  = CARRY(((!\u3|rd_addr[2]~5COUT1_62 )) # (!\u3|rd_addr [3]))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u3|rd_addr[2]~5 ),
	.cin1(\u3|rd_addr[2]~5COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [3]),
	.cout(),
	.cout0(\u3|rd_addr[3]~7 ),
	.cout1(\u3|rd_addr[3]~7COUT1_64 ));
// synopsys translate_off
defparam \u3|rd_addr[3] .cin0_used = "true";
defparam \u3|rd_addr[3] .cin1_used = "true";
defparam \u3|rd_addr[3] .lut_mask = "5a5f";
defparam \u3|rd_addr[3] .operation_mode = "arithmetic";
defparam \u3|rd_addr[3] .output_mode = "reg_only";
defparam \u3|rd_addr[3] .register_cascade_mode = "off";
defparam \u3|rd_addr[3] .sum_lutc_input = "cin";
defparam \u3|rd_addr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \u3|rd_addr[4] (
// Equation(s):
// \u3|rd_addr [4] = DFFEAS(\u3|rd_addr [4] $ ((((!\u3|rd_addr[3]~7 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[4]~9  = CARRY((\u3|rd_addr [4] & ((!\u3|rd_addr[3]~7COUT1_64 ))))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u3|rd_addr[3]~7 ),
	.cin1(\u3|rd_addr[3]~7COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [4]),
	.cout(\u3|rd_addr[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|rd_addr[4] .cin0_used = "true";
defparam \u3|rd_addr[4] .cin1_used = "true";
defparam \u3|rd_addr[4] .lut_mask = "a50a";
defparam \u3|rd_addr[4] .operation_mode = "arithmetic";
defparam \u3|rd_addr[4] .output_mode = "reg_only";
defparam \u3|rd_addr[4] .register_cascade_mode = "off";
defparam \u3|rd_addr[4] .sum_lutc_input = "cin";
defparam \u3|rd_addr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \u3|rd_addr[5] (
// Equation(s):
// \u3|rd_addr [5] = DFFEAS(\u3|rd_addr [5] $ ((((\u3|rd_addr[4]~9 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[5]~11  = CARRY(((!\u3|rd_addr[4]~9 )) # (!\u3|rd_addr [5]))
// \u3|rd_addr[5]~11COUT1_66  = CARRY(((!\u3|rd_addr[4]~9 )) # (!\u3|rd_addr [5]))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [5]),
	.cout(),
	.cout0(\u3|rd_addr[5]~11 ),
	.cout1(\u3|rd_addr[5]~11COUT1_66 ));
// synopsys translate_off
defparam \u3|rd_addr[5] .cin_used = "true";
defparam \u3|rd_addr[5] .lut_mask = "5a5f";
defparam \u3|rd_addr[5] .operation_mode = "arithmetic";
defparam \u3|rd_addr[5] .output_mode = "reg_only";
defparam \u3|rd_addr[5] .register_cascade_mode = "off";
defparam \u3|rd_addr[5] .sum_lutc_input = "cin";
defparam \u3|rd_addr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \u3|rd_addr[6] (
// Equation(s):
// \u3|rd_addr [6] = DFFEAS(\u3|rd_addr [6] $ ((((!(!\u3|rd_addr[4]~9  & \u3|rd_addr[5]~11 ) # (\u3|rd_addr[4]~9  & \u3|rd_addr[5]~11COUT1_66 ))))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[6]~13  = CARRY((\u3|rd_addr [6] & ((!\u3|rd_addr[5]~11 ))))
// \u3|rd_addr[6]~13COUT1_68  = CARRY((\u3|rd_addr [6] & ((!\u3|rd_addr[5]~11COUT1_66 ))))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[4]~9 ),
	.cin0(\u3|rd_addr[5]~11 ),
	.cin1(\u3|rd_addr[5]~11COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [6]),
	.cout(),
	.cout0(\u3|rd_addr[6]~13 ),
	.cout1(\u3|rd_addr[6]~13COUT1_68 ));
// synopsys translate_off
defparam \u3|rd_addr[6] .cin0_used = "true";
defparam \u3|rd_addr[6] .cin1_used = "true";
defparam \u3|rd_addr[6] .cin_used = "true";
defparam \u3|rd_addr[6] .lut_mask = "a50a";
defparam \u3|rd_addr[6] .operation_mode = "arithmetic";
defparam \u3|rd_addr[6] .output_mode = "reg_only";
defparam \u3|rd_addr[6] .register_cascade_mode = "off";
defparam \u3|rd_addr[6] .sum_lutc_input = "cin";
defparam \u3|rd_addr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \u3|rd_addr[7] (
// Equation(s):
// \u3|rd_addr [7] = DFFEAS((\u3|rd_addr [7] $ (((!\u3|rd_addr[4]~9  & \u3|rd_addr[6]~13 ) # (\u3|rd_addr[4]~9  & \u3|rd_addr[6]~13COUT1_68 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[7]~15  = CARRY(((!\u3|rd_addr[6]~13 ) # (!\u3|rd_addr [7])))
// \u3|rd_addr[7]~15COUT1_70  = CARRY(((!\u3|rd_addr[6]~13COUT1_68 ) # (!\u3|rd_addr [7])))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[4]~9 ),
	.cin0(\u3|rd_addr[6]~13 ),
	.cin1(\u3|rd_addr[6]~13COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [7]),
	.cout(),
	.cout0(\u3|rd_addr[7]~15 ),
	.cout1(\u3|rd_addr[7]~15COUT1_70 ));
// synopsys translate_off
defparam \u3|rd_addr[7] .cin0_used = "true";
defparam \u3|rd_addr[7] .cin1_used = "true";
defparam \u3|rd_addr[7] .cin_used = "true";
defparam \u3|rd_addr[7] .lut_mask = "3c3f";
defparam \u3|rd_addr[7] .operation_mode = "arithmetic";
defparam \u3|rd_addr[7] .output_mode = "reg_only";
defparam \u3|rd_addr[7] .register_cascade_mode = "off";
defparam \u3|rd_addr[7] .sum_lutc_input = "cin";
defparam \u3|rd_addr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \u3|rd_addr[8] (
// Equation(s):
// \u3|rd_addr [8] = DFFEAS(\u3|rd_addr [8] $ ((((!(!\u3|rd_addr[4]~9  & \u3|rd_addr[7]~15 ) # (\u3|rd_addr[4]~9  & \u3|rd_addr[7]~15COUT1_70 ))))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[8]~17  = CARRY((\u3|rd_addr [8] & ((!\u3|rd_addr[7]~15 ))))
// \u3|rd_addr[8]~17COUT1_72  = CARRY((\u3|rd_addr [8] & ((!\u3|rd_addr[7]~15COUT1_70 ))))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[4]~9 ),
	.cin0(\u3|rd_addr[7]~15 ),
	.cin1(\u3|rd_addr[7]~15COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [8]),
	.cout(),
	.cout0(\u3|rd_addr[8]~17 ),
	.cout1(\u3|rd_addr[8]~17COUT1_72 ));
// synopsys translate_off
defparam \u3|rd_addr[8] .cin0_used = "true";
defparam \u3|rd_addr[8] .cin1_used = "true";
defparam \u3|rd_addr[8] .cin_used = "true";
defparam \u3|rd_addr[8] .lut_mask = "a50a";
defparam \u3|rd_addr[8] .operation_mode = "arithmetic";
defparam \u3|rd_addr[8] .output_mode = "reg_only";
defparam \u3|rd_addr[8] .register_cascade_mode = "off";
defparam \u3|rd_addr[8] .sum_lutc_input = "cin";
defparam \u3|rd_addr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \u3|rd_addr[9] (
// Equation(s):
// \u3|rd_addr [9] = DFFEAS((\u3|rd_addr [9] $ (((!\u3|rd_addr[4]~9  & \u3|rd_addr[8]~17 ) # (\u3|rd_addr[4]~9  & \u3|rd_addr[8]~17COUT1_72 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[9]~19  = CARRY(((!\u3|rd_addr[8]~17COUT1_72 ) # (!\u3|rd_addr [9])))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[4]~9 ),
	.cin0(\u3|rd_addr[8]~17 ),
	.cin1(\u3|rd_addr[8]~17COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [9]),
	.cout(\u3|rd_addr[9]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|rd_addr[9] .cin0_used = "true";
defparam \u3|rd_addr[9] .cin1_used = "true";
defparam \u3|rd_addr[9] .cin_used = "true";
defparam \u3|rd_addr[9] .lut_mask = "3c3f";
defparam \u3|rd_addr[9] .operation_mode = "arithmetic";
defparam \u3|rd_addr[9] .output_mode = "reg_only";
defparam \u3|rd_addr[9] .register_cascade_mode = "off";
defparam \u3|rd_addr[9] .sum_lutc_input = "cin";
defparam \u3|rd_addr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \u3|rd_addr[10] (
// Equation(s):
// \u3|rd_addr [10] = DFFEAS((\u3|rd_addr [10] $ ((!\u3|rd_addr[9]~19 ))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[10]~21  = CARRY(((\u3|rd_addr [10] & !\u3|rd_addr[9]~19 )))
// \u3|rd_addr[10]~21COUT1_74  = CARRY(((\u3|rd_addr [10] & !\u3|rd_addr[9]~19 )))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[9]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [10]),
	.cout(),
	.cout0(\u3|rd_addr[10]~21 ),
	.cout1(\u3|rd_addr[10]~21COUT1_74 ));
// synopsys translate_off
defparam \u3|rd_addr[10] .cin_used = "true";
defparam \u3|rd_addr[10] .lut_mask = "c30c";
defparam \u3|rd_addr[10] .operation_mode = "arithmetic";
defparam \u3|rd_addr[10] .output_mode = "reg_only";
defparam \u3|rd_addr[10] .register_cascade_mode = "off";
defparam \u3|rd_addr[10] .sum_lutc_input = "cin";
defparam \u3|rd_addr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \u3|rd_addr[11] (
// Equation(s):
// \u3|rd_addr [11] = DFFEAS((\u3|rd_addr [11] $ (((!\u3|rd_addr[9]~19  & \u3|rd_addr[10]~21 ) # (\u3|rd_addr[9]~19  & \u3|rd_addr[10]~21COUT1_74 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[11]~23  = CARRY(((!\u3|rd_addr[10]~21 ) # (!\u3|rd_addr [11])))
// \u3|rd_addr[11]~23COUT1_76  = CARRY(((!\u3|rd_addr[10]~21COUT1_74 ) # (!\u3|rd_addr [11])))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[9]~19 ),
	.cin0(\u3|rd_addr[10]~21 ),
	.cin1(\u3|rd_addr[10]~21COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [11]),
	.cout(),
	.cout0(\u3|rd_addr[11]~23 ),
	.cout1(\u3|rd_addr[11]~23COUT1_76 ));
// synopsys translate_off
defparam \u3|rd_addr[11] .cin0_used = "true";
defparam \u3|rd_addr[11] .cin1_used = "true";
defparam \u3|rd_addr[11] .cin_used = "true";
defparam \u3|rd_addr[11] .lut_mask = "3c3f";
defparam \u3|rd_addr[11] .operation_mode = "arithmetic";
defparam \u3|rd_addr[11] .output_mode = "reg_only";
defparam \u3|rd_addr[11] .register_cascade_mode = "off";
defparam \u3|rd_addr[11] .sum_lutc_input = "cin";
defparam \u3|rd_addr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \u3|rd_addr[12] (
// Equation(s):
// \u3|rd_addr [12] = DFFEAS((\u3|rd_addr [12] $ ((!(!\u3|rd_addr[9]~19  & \u3|rd_addr[11]~23 ) # (\u3|rd_addr[9]~19  & \u3|rd_addr[11]~23COUT1_76 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[12]~25  = CARRY(((\u3|rd_addr [12] & !\u3|rd_addr[11]~23 )))
// \u3|rd_addr[12]~25COUT1_78  = CARRY(((\u3|rd_addr [12] & !\u3|rd_addr[11]~23COUT1_76 )))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[9]~19 ),
	.cin0(\u3|rd_addr[11]~23 ),
	.cin1(\u3|rd_addr[11]~23COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [12]),
	.cout(),
	.cout0(\u3|rd_addr[12]~25 ),
	.cout1(\u3|rd_addr[12]~25COUT1_78 ));
// synopsys translate_off
defparam \u3|rd_addr[12] .cin0_used = "true";
defparam \u3|rd_addr[12] .cin1_used = "true";
defparam \u3|rd_addr[12] .cin_used = "true";
defparam \u3|rd_addr[12] .lut_mask = "c30c";
defparam \u3|rd_addr[12] .operation_mode = "arithmetic";
defparam \u3|rd_addr[12] .output_mode = "reg_only";
defparam \u3|rd_addr[12] .register_cascade_mode = "off";
defparam \u3|rd_addr[12] .sum_lutc_input = "cin";
defparam \u3|rd_addr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \u3|rd_addr[13] (
// Equation(s):
// \u3|rd_addr [13] = DFFEAS(\u3|rd_addr [13] $ (((((!\u3|rd_addr[9]~19  & \u3|rd_addr[12]~25 ) # (\u3|rd_addr[9]~19  & \u3|rd_addr[12]~25COUT1_78 ))))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[13]~27  = CARRY(((!\u3|rd_addr[12]~25 )) # (!\u3|rd_addr [13]))
// \u3|rd_addr[13]~27COUT1_80  = CARRY(((!\u3|rd_addr[12]~25COUT1_78 )) # (!\u3|rd_addr [13]))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[9]~19 ),
	.cin0(\u3|rd_addr[12]~25 ),
	.cin1(\u3|rd_addr[12]~25COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [13]),
	.cout(),
	.cout0(\u3|rd_addr[13]~27 ),
	.cout1(\u3|rd_addr[13]~27COUT1_80 ));
// synopsys translate_off
defparam \u3|rd_addr[13] .cin0_used = "true";
defparam \u3|rd_addr[13] .cin1_used = "true";
defparam \u3|rd_addr[13] .cin_used = "true";
defparam \u3|rd_addr[13] .lut_mask = "5a5f";
defparam \u3|rd_addr[13] .operation_mode = "arithmetic";
defparam \u3|rd_addr[13] .output_mode = "reg_only";
defparam \u3|rd_addr[13] .register_cascade_mode = "off";
defparam \u3|rd_addr[13] .sum_lutc_input = "cin";
defparam \u3|rd_addr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \u3|rd_addr[14] (
// Equation(s):
// \u3|rd_addr [14] = DFFEAS(\u3|rd_addr [14] $ ((((!(!\u3|rd_addr[9]~19  & \u3|rd_addr[13]~27 ) # (\u3|rd_addr[9]~19  & \u3|rd_addr[13]~27COUT1_80 ))))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[14]~29  = CARRY((\u3|rd_addr [14] & ((!\u3|rd_addr[13]~27COUT1_80 ))))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[9]~19 ),
	.cin0(\u3|rd_addr[13]~27 ),
	.cin1(\u3|rd_addr[13]~27COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [14]),
	.cout(\u3|rd_addr[14]~29 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|rd_addr[14] .cin0_used = "true";
defparam \u3|rd_addr[14] .cin1_used = "true";
defparam \u3|rd_addr[14] .cin_used = "true";
defparam \u3|rd_addr[14] .lut_mask = "a50a";
defparam \u3|rd_addr[14] .operation_mode = "arithmetic";
defparam \u3|rd_addr[14] .output_mode = "reg_only";
defparam \u3|rd_addr[14] .register_cascade_mode = "off";
defparam \u3|rd_addr[14] .sum_lutc_input = "cin";
defparam \u3|rd_addr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \u3|rd_addr[15] (
// Equation(s):
// \u3|rd_addr [15] = DFFEAS(\u3|rd_addr [15] $ ((((\u3|rd_addr[14]~29 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[15]~31  = CARRY(((!\u3|rd_addr[14]~29 )) # (!\u3|rd_addr [15]))
// \u3|rd_addr[15]~31COUT1_82  = CARRY(((!\u3|rd_addr[14]~29 )) # (!\u3|rd_addr [15]))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[14]~29 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [15]),
	.cout(),
	.cout0(\u3|rd_addr[15]~31 ),
	.cout1(\u3|rd_addr[15]~31COUT1_82 ));
// synopsys translate_off
defparam \u3|rd_addr[15] .cin_used = "true";
defparam \u3|rd_addr[15] .lut_mask = "5a5f";
defparam \u3|rd_addr[15] .operation_mode = "arithmetic";
defparam \u3|rd_addr[15] .output_mode = "reg_only";
defparam \u3|rd_addr[15] .register_cascade_mode = "off";
defparam \u3|rd_addr[15] .sum_lutc_input = "cin";
defparam \u3|rd_addr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \u3|rd_addr[16] (
// Equation(s):
// \u3|rd_addr [16] = DFFEAS(\u3|rd_addr [16] $ ((((!(!\u3|rd_addr[14]~29  & \u3|rd_addr[15]~31 ) # (\u3|rd_addr[14]~29  & \u3|rd_addr[15]~31COUT1_82 ))))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[16]~33  = CARRY((\u3|rd_addr [16] & ((!\u3|rd_addr[15]~31 ))))
// \u3|rd_addr[16]~33COUT1_84  = CARRY((\u3|rd_addr [16] & ((!\u3|rd_addr[15]~31COUT1_82 ))))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[14]~29 ),
	.cin0(\u3|rd_addr[15]~31 ),
	.cin1(\u3|rd_addr[15]~31COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [16]),
	.cout(),
	.cout0(\u3|rd_addr[16]~33 ),
	.cout1(\u3|rd_addr[16]~33COUT1_84 ));
// synopsys translate_off
defparam \u3|rd_addr[16] .cin0_used = "true";
defparam \u3|rd_addr[16] .cin1_used = "true";
defparam \u3|rd_addr[16] .cin_used = "true";
defparam \u3|rd_addr[16] .lut_mask = "a50a";
defparam \u3|rd_addr[16] .operation_mode = "arithmetic";
defparam \u3|rd_addr[16] .output_mode = "reg_only";
defparam \u3|rd_addr[16] .register_cascade_mode = "off";
defparam \u3|rd_addr[16] .sum_lutc_input = "cin";
defparam \u3|rd_addr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \u3|rd_addr[17] (
// Equation(s):
// \u3|rd_addr [17] = DFFEAS((\u3|rd_addr [17] $ (((!\u3|rd_addr[14]~29  & \u3|rd_addr[16]~33 ) # (\u3|rd_addr[14]~29  & \u3|rd_addr[16]~33COUT1_84 )))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[17]~35  = CARRY(((!\u3|rd_addr[16]~33 ) # (!\u3|rd_addr [17])))
// \u3|rd_addr[17]~35COUT1_86  = CARRY(((!\u3|rd_addr[16]~33COUT1_84 ) # (!\u3|rd_addr [17])))

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[14]~29 ),
	.cin0(\u3|rd_addr[16]~33 ),
	.cin1(\u3|rd_addr[16]~33COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [17]),
	.cout(),
	.cout0(\u3|rd_addr[17]~35 ),
	.cout1(\u3|rd_addr[17]~35COUT1_86 ));
// synopsys translate_off
defparam \u3|rd_addr[17] .cin0_used = "true";
defparam \u3|rd_addr[17] .cin1_used = "true";
defparam \u3|rd_addr[17] .cin_used = "true";
defparam \u3|rd_addr[17] .lut_mask = "3c3f";
defparam \u3|rd_addr[17] .operation_mode = "arithmetic";
defparam \u3|rd_addr[17] .output_mode = "reg_only";
defparam \u3|rd_addr[17] .register_cascade_mode = "off";
defparam \u3|rd_addr[17] .sum_lutc_input = "cin";
defparam \u3|rd_addr[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \u3|rd_addr[18] (
// Equation(s):
// \u3|rd_addr [18] = DFFEAS(\u3|rd_addr [18] $ ((((!(!\u3|rd_addr[14]~29  & \u3|rd_addr[17]~35 ) # (\u3|rd_addr[14]~29  & \u3|rd_addr[17]~35COUT1_86 ))))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )
// \u3|rd_addr[18]~37  = CARRY((\u3|rd_addr [18] & ((!\u3|rd_addr[17]~35 ))))
// \u3|rd_addr[18]~37COUT1_88  = CARRY((\u3|rd_addr [18] & ((!\u3|rd_addr[17]~35COUT1_86 ))))

	.clk(\mcu_rd_clk~combout ),
	.dataa(\u3|rd_addr [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[14]~29 ),
	.cin0(\u3|rd_addr[17]~35 ),
	.cin1(\u3|rd_addr[17]~35COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [18]),
	.cout(),
	.cout0(\u3|rd_addr[18]~37 ),
	.cout1(\u3|rd_addr[18]~37COUT1_88 ));
// synopsys translate_off
defparam \u3|rd_addr[18] .cin0_used = "true";
defparam \u3|rd_addr[18] .cin1_used = "true";
defparam \u3|rd_addr[18] .cin_used = "true";
defparam \u3|rd_addr[18] .lut_mask = "a50a";
defparam \u3|rd_addr[18] .operation_mode = "arithmetic";
defparam \u3|rd_addr[18] .output_mode = "reg_only";
defparam \u3|rd_addr[18] .register_cascade_mode = "off";
defparam \u3|rd_addr[18] .sum_lutc_input = "cin";
defparam \u3|rd_addr[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \u3|rd_addr[19] (
// Equation(s):
// \u3|rd_addr [19] = DFFEAS((((!\u3|rd_addr[14]~29  & \u3|rd_addr[18]~37 ) # (\u3|rd_addr[14]~29  & \u3|rd_addr[18]~37COUT1_88 ) $ (\u3|rd_addr [19]))), GLOBAL(\mcu_rd_clk~combout ), GLOBAL(\u1|sample_end~regout ), , , , , \u3|rd_addr [19], )

	.clk(\mcu_rd_clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|rd_addr [19]),
	.aclr(!\u1|sample_end~regout ),
	.aload(gnd),
	.sclr(\u3|rd_addr [19]),
	.sload(gnd),
	.ena(vcc),
	.cin(\u3|rd_addr[14]~29 ),
	.cin0(\u3|rd_addr[18]~37 ),
	.cin1(\u3|rd_addr[18]~37COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u3|rd_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u3|rd_addr[19] .cin0_used = "true";
defparam \u3|rd_addr[19] .cin1_used = "true";
defparam \u3|rd_addr[19] .cin_used = "true";
defparam \u3|rd_addr[19] .lut_mask = "0ff0";
defparam \u3|rd_addr[19] .operation_mode = "normal";
defparam \u3|rd_addr[19] .output_mode = "reg_only";
defparam \u3|rd_addr[19] .register_cascade_mode = "off";
defparam \u3|rd_addr[19] .sum_lutc_input = "cin";
defparam \u3|rd_addr[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \u2|sample_addr_tmp~4 (
// Equation(s):
// \u2|sample_addr_tmp~4_combout  = (((\u2|state.W4~regout )) # (!\u2|state.IDLE~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|state.IDLE~regout ),
	.datac(vcc),
	.datad(\u2|state.W4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|sample_addr_tmp~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp~4 .lut_mask = "ff33";
defparam \u2|sample_addr_tmp~4 .operation_mode = "normal";
defparam \u2|sample_addr_tmp~4 .output_mode = "comb_only";
defparam \u2|sample_addr_tmp~4 .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp~4 .sum_lutc_input = "datac";
defparam \u2|sample_addr_tmp~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \u2|sample_addr_tmp[0] (
// Equation(s):
// \u2|sample_addr_tmp [0] = DFFEAS((!\u2|state.W2~regout  & (!\u2|state.W0~regout  & ((\u2|sample_addr_tmp [0]) # (!\u2|sample_addr_tmp~4_combout )))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|state.W2~regout ),
	.datab(\u2|sample_addr_tmp [0]),
	.datac(\u2|sample_addr_tmp~4_combout ),
	.datad(\u2|state.W0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr_tmp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[0] .lut_mask = "0045";
defparam \u2|sample_addr_tmp[0] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[0] .output_mode = "reg_only";
defparam \u2|sample_addr_tmp[0] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[0] .sum_lutc_input = "datac";
defparam \u2|sample_addr_tmp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \u2|ram_addr[0]~0 (
// Equation(s):
// \u2|ram_addr[0]~0_combout  = ((\u1|sample_end~regout  & (\u3|rd_addr [0])) # (!\u1|sample_end~regout  & ((\u2|sample_addr_tmp [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sample_end~regout ),
	.datac(\u3|rd_addr [0]),
	.datad(\u2|sample_addr_tmp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_addr[0]~0 .lut_mask = "f3c0";
defparam \u2|ram_addr[0]~0 .operation_mode = "normal";
defparam \u2|ram_addr[0]~0 .output_mode = "comb_only";
defparam \u2|ram_addr[0]~0 .register_cascade_mode = "off";
defparam \u2|ram_addr[0]~0 .sum_lutc_input = "datac";
defparam \u2|ram_addr[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \u2|sample_addr_tmp[1] (
// Equation(s):
// \u2|sample_addr_tmp [1] = DFFEAS((\u2|state.W2~regout ) # ((\u2|state.W3~regout ) # ((\u2|sample_addr_tmp [1] & \u2|sample_addr_tmp~4_combout ))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|state.W2~regout ),
	.datab(\u2|sample_addr_tmp [1]),
	.datac(\u2|state.W3~regout ),
	.datad(\u2|sample_addr_tmp~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr_tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[1] .lut_mask = "fefa";
defparam \u2|sample_addr_tmp[1] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[1] .output_mode = "reg_only";
defparam \u2|sample_addr_tmp[1] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[1] .sum_lutc_input = "datac";
defparam \u2|sample_addr_tmp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \u2|ram_addr[1]~1 (
// Equation(s):
// \u2|ram_addr[1]~1_combout  = (\u1|sample_end~regout  & (\u3|rd_addr [1])) # (!\u1|sample_end~regout  & (((\u2|sample_addr_tmp [1]))))

	.clk(gnd),
	.dataa(\u3|rd_addr [1]),
	.datab(\u1|sample_end~regout ),
	.datac(vcc),
	.datad(\u2|sample_addr_tmp [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_addr[1]~1 .lut_mask = "bb88";
defparam \u2|ram_addr[1]~1 .operation_mode = "normal";
defparam \u2|ram_addr[1]~1 .output_mode = "comb_only";
defparam \u2|ram_addr[1]~1 .register_cascade_mode = "off";
defparam \u2|ram_addr[1]~1 .sum_lutc_input = "datac";
defparam \u2|ram_addr[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \u2|sample_addr[2] (
// Equation(s):
// \u2|sample_addr [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|state~21 , \u2|pulse_cnt [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|pulse_cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr[2] .lut_mask = "0000";
defparam \u2|sample_addr[2] .operation_mode = "normal";
defparam \u2|sample_addr[2] .output_mode = "reg_only";
defparam \u2|sample_addr[2] .register_cascade_mode = "off";
defparam \u2|sample_addr[2] .sum_lutc_input = "datac";
defparam \u2|sample_addr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \u2|sample_addr_tmp[2]~5 (
// Equation(s):
// \u2|sample_addr_tmp[2]~5_combout  = (\mcu_n_rst~combout  & (\u1|sample_enable~regout  & (!\u1|sample_end~regout  & !\u2|sample_addr_tmp~4_combout )))

	.clk(gnd),
	.dataa(\mcu_n_rst~combout ),
	.datab(\u1|sample_enable~regout ),
	.datac(\u1|sample_end~regout ),
	.datad(\u2|sample_addr_tmp~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|sample_addr_tmp[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[2]~5 .lut_mask = "0008";
defparam \u2|sample_addr_tmp[2]~5 .operation_mode = "normal";
defparam \u2|sample_addr_tmp[2]~5 .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[2]~5 .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[2]~5 .sum_lutc_input = "datac";
defparam \u2|sample_addr_tmp[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \u2|sample_addr_tmp[2] (
// Equation(s):
// \u2|ram_addr[2]~2  = (\u1|sample_end~regout  & (((\u3|rd_addr [2])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[2]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [2]),
	.datad(\u3|rd_addr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[2]~2 ),
	.regout(\u2|sample_addr_tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[2] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[2] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[2] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[2] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[2] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \u2|sample_addr[3] (
// Equation(s):
// \u2|sample_addr [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|state~21 , \u2|pulse_cnt [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|pulse_cnt [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr[3] .lut_mask = "0000";
defparam \u2|sample_addr[3] .operation_mode = "normal";
defparam \u2|sample_addr[3] .output_mode = "reg_only";
defparam \u2|sample_addr[3] .register_cascade_mode = "off";
defparam \u2|sample_addr[3] .sum_lutc_input = "datac";
defparam \u2|sample_addr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \u2|sample_addr_tmp[3] (
// Equation(s):
// \u2|ram_addr[3]~3  = (\u1|sample_end~regout  & (((\u3|rd_addr [3])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[3]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [3]),
	.datad(\u3|rd_addr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[3]~3 ),
	.regout(\u2|sample_addr_tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[3] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[3] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[3] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[3] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[3] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \u1|addr_base~19 (
// Equation(s):
// \u1|addr_base~19_combout  = (\u1|sync_cnt [3] & ((\u1|sync_cnt [1] & (\u1|sync_cnt [2] & !\u1|sync_cnt [4])) # (!\u1|sync_cnt [1] & (!\u1|sync_cnt [2] & \u1|sync_cnt [4])))) # (!\u1|sync_cnt [3] & (((\u1|sync_cnt [4]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [1]),
	.datab(\u1|sync_cnt [3]),
	.datac(\u1|sync_cnt [2]),
	.datad(\u1|sync_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base~19 .lut_mask = "3780";
defparam \u1|addr_base~19 .operation_mode = "normal";
defparam \u1|addr_base~19 .output_mode = "comb_only";
defparam \u1|addr_base~19 .register_cascade_mode = "off";
defparam \u1|addr_base~19 .sum_lutc_input = "datac";
defparam \u1|addr_base~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \u1|addr_base[18]~13 (
// Equation(s):
// \u1|addr_base[18]~13_combout  = (\u1|sync_cnt [2] & (\u1|sync_cnt [1] & ((\u1|sync_cnt [3])))) # (!\u1|sync_cnt [2] & (!\u1|sync_cnt [1] & (!\u1|sync_cnt [0] & !\u1|sync_cnt [3])))

	.clk(gnd),
	.dataa(\u1|sync_cnt [2]),
	.datab(\u1|sync_cnt [1]),
	.datac(\u1|sync_cnt [0]),
	.datad(\u1|sync_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[18]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[18]~13 .lut_mask = "8801";
defparam \u1|addr_base[18]~13 .operation_mode = "normal";
defparam \u1|addr_base[18]~13 .output_mode = "comb_only";
defparam \u1|addr_base[18]~13 .register_cascade_mode = "off";
defparam \u1|addr_base[18]~13 .sum_lutc_input = "datac";
defparam \u1|addr_base[18]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \u1|addr_base[18]~11 (
// Equation(s):
// \u1|addr_base[18]~11_combout  = (((\u1|sync_cnt [4]) # (\u1|addr_base[18]~13_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|sync_cnt [4]),
	.datad(\u1|addr_base[18]~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[18]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[18]~11 .lut_mask = "fff0";
defparam \u1|addr_base[18]~11 .operation_mode = "normal";
defparam \u1|addr_base[18]~11 .output_mode = "comb_only";
defparam \u1|addr_base[18]~11 .register_cascade_mode = "off";
defparam \u1|addr_base[18]~11 .sum_lutc_input = "datac";
defparam \u1|addr_base[18]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \u1|addr_base[18]~37 (
// Equation(s):
// \u1|addr_base[18]~37_combout  = (\u1|sync_cnt [7]) # ((\u1|sync_cnt [6]) # ((\u1|sync_cnt [5]) # (\u1|addr_base[18]~11_combout )))

	.clk(gnd),
	.dataa(\u1|sync_cnt [7]),
	.datab(\u1|sync_cnt [6]),
	.datac(\u1|sync_cnt [5]),
	.datad(\u1|addr_base[18]~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[18]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[18]~37 .lut_mask = "fffe";
defparam \u1|addr_base[18]~37 .operation_mode = "normal";
defparam \u1|addr_base[18]~37 .output_mode = "comb_only";
defparam \u1|addr_base[18]~37 .register_cascade_mode = "off";
defparam \u1|addr_base[18]~37 .sum_lutc_input = "datac";
defparam \u1|addr_base[18]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \u1|addr_base[11]~20 (
// Equation(s):
// \u1|addr_base[11]~20_combout  = ((\u1|addr_base[18]~37_combout  & ((!\u1|addr_base~19_combout ) # (!\u1|Equal7~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|Equal7~0_combout ),
	.datac(\u1|addr_base~19_combout ),
	.datad(\u1|addr_base[18]~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[11]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[11]~20 .lut_mask = "3f00";
defparam \u1|addr_base[11]~20 .operation_mode = "normal";
defparam \u1|addr_base[11]~20 .output_mode = "comb_only";
defparam \u1|addr_base[11]~20 .register_cascade_mode = "off";
defparam \u1|addr_base[11]~20 .sum_lutc_input = "datac";
defparam \u1|addr_base[11]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \u2|sample_addr[4] (
// Equation(s):
// \u2|sample_addr [4] = DFFEAS(\u2|pulse_cnt [2] $ ((\u1|addr_base[11]~20_combout )), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[4]~1  = CARRY((\u2|pulse_cnt [2] & (\u1|addr_base[11]~20_combout )))
// \u2|sample_addr[4]~1COUT1_48  = CARRY((\u2|pulse_cnt [2] & (\u1|addr_base[11]~20_combout )))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [2]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [4]),
	.cout(),
	.cout0(\u2|sample_addr[4]~1 ),
	.cout1(\u2|sample_addr[4]~1COUT1_48 ));
// synopsys translate_off
defparam \u2|sample_addr[4] .lut_mask = "6688";
defparam \u2|sample_addr[4] .operation_mode = "arithmetic";
defparam \u2|sample_addr[4] .output_mode = "reg_only";
defparam \u2|sample_addr[4] .register_cascade_mode = "off";
defparam \u2|sample_addr[4] .sum_lutc_input = "datac";
defparam \u2|sample_addr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \u2|sample_addr_tmp[4] (
// Equation(s):
// \u2|ram_addr[4]~4  = (\u1|sample_end~regout  & (((\u3|rd_addr [4])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[4]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [4]),
	.datad(\u3|rd_addr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[4]~4 ),
	.regout(\u2|sample_addr_tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[4] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[4] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[4] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[4] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[4] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \u2|sample_addr[5] (
// Equation(s):
// \u2|sample_addr [5] = DFFEAS(\u2|pulse_cnt [3] $ (\u1|addr_base[11]~20_combout  $ ((\u2|sample_addr[4]~1 ))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[5]~3  = CARRY((\u2|pulse_cnt [3] & (!\u1|addr_base[11]~20_combout  & !\u2|sample_addr[4]~1 )) # (!\u2|pulse_cnt [3] & ((!\u2|sample_addr[4]~1 ) # (!\u1|addr_base[11]~20_combout ))))
// \u2|sample_addr[5]~3COUT1_50  = CARRY((\u2|pulse_cnt [3] & (!\u1|addr_base[11]~20_combout  & !\u2|sample_addr[4]~1COUT1_48 )) # (!\u2|pulse_cnt [3] & ((!\u2|sample_addr[4]~1COUT1_48 ) # (!\u1|addr_base[11]~20_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [3]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(\u2|sample_addr[4]~1 ),
	.cin1(\u2|sample_addr[4]~1COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [5]),
	.cout(),
	.cout0(\u2|sample_addr[5]~3 ),
	.cout1(\u2|sample_addr[5]~3COUT1_50 ));
// synopsys translate_off
defparam \u2|sample_addr[5] .cin0_used = "true";
defparam \u2|sample_addr[5] .cin1_used = "true";
defparam \u2|sample_addr[5] .lut_mask = "9617";
defparam \u2|sample_addr[5] .operation_mode = "arithmetic";
defparam \u2|sample_addr[5] .output_mode = "reg_only";
defparam \u2|sample_addr[5] .register_cascade_mode = "off";
defparam \u2|sample_addr[5] .sum_lutc_input = "cin";
defparam \u2|sample_addr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \u2|sample_addr_tmp[5] (
// Equation(s):
// \u2|ram_addr[5]~5  = (\u1|sample_end~regout  & (((\u3|rd_addr [5])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[5]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [5]),
	.datad(\u3|rd_addr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[5]~5 ),
	.regout(\u2|sample_addr_tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[5] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[5] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[5] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[5] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[5] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \u2|sample_addr[6] (
// Equation(s):
// \u2|sample_addr [6] = DFFEAS(\u2|pulse_cnt [4] $ (\u1|addr_base[11]~20_combout  $ ((!\u2|sample_addr[5]~3 ))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[6]~5  = CARRY((\u2|pulse_cnt [4] & ((\u1|addr_base[11]~20_combout ) # (!\u2|sample_addr[5]~3COUT1_50 ))) # (!\u2|pulse_cnt [4] & (\u1|addr_base[11]~20_combout  & !\u2|sample_addr[5]~3COUT1_50 )))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [4]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(\u2|sample_addr[5]~3 ),
	.cin1(\u2|sample_addr[5]~3COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [6]),
	.cout(\u2|sample_addr[6]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr[6] .cin0_used = "true";
defparam \u2|sample_addr[6] .cin1_used = "true";
defparam \u2|sample_addr[6] .lut_mask = "698e";
defparam \u2|sample_addr[6] .operation_mode = "arithmetic";
defparam \u2|sample_addr[6] .output_mode = "reg_only";
defparam \u2|sample_addr[6] .register_cascade_mode = "off";
defparam \u2|sample_addr[6] .sum_lutc_input = "cin";
defparam \u2|sample_addr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \u2|sample_addr_tmp[6] (
// Equation(s):
// \u2|ram_addr[6]~6  = (\u1|sample_end~regout  & (((\u3|rd_addr [6])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[6]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [6]),
	.datad(\u3|rd_addr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[6]~6 ),
	.regout(\u2|sample_addr_tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[6] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[6] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[6] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[6] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[6] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \u2|sample_addr[7] (
// Equation(s):
// \u2|sample_addr [7] = DFFEAS(\u2|pulse_cnt [5] $ (\u1|addr_base[11]~20_combout  $ ((\u2|sample_addr[6]~5 ))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[7]~7  = CARRY((\u2|pulse_cnt [5] & (!\u1|addr_base[11]~20_combout  & !\u2|sample_addr[6]~5 )) # (!\u2|pulse_cnt [5] & ((!\u2|sample_addr[6]~5 ) # (!\u1|addr_base[11]~20_combout ))))
// \u2|sample_addr[7]~7COUT1_52  = CARRY((\u2|pulse_cnt [5] & (!\u1|addr_base[11]~20_combout  & !\u2|sample_addr[6]~5 )) # (!\u2|pulse_cnt [5] & ((!\u2|sample_addr[6]~5 ) # (!\u1|addr_base[11]~20_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [5]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[6]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [7]),
	.cout(),
	.cout0(\u2|sample_addr[7]~7 ),
	.cout1(\u2|sample_addr[7]~7COUT1_52 ));
// synopsys translate_off
defparam \u2|sample_addr[7] .cin_used = "true";
defparam \u2|sample_addr[7] .lut_mask = "9617";
defparam \u2|sample_addr[7] .operation_mode = "arithmetic";
defparam \u2|sample_addr[7] .output_mode = "reg_only";
defparam \u2|sample_addr[7] .register_cascade_mode = "off";
defparam \u2|sample_addr[7] .sum_lutc_input = "cin";
defparam \u2|sample_addr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \u2|sample_addr_tmp[7] (
// Equation(s):
// \u2|ram_addr[7]~7  = ((\u1|sample_end~regout  & (\u3|rd_addr [7])) # (!\u1|sample_end~regout  & ((C1_sample_addr_tmp[7]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u3|rd_addr [7]),
	.datac(\u2|sample_addr [7]),
	.datad(\u1|sample_end~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[7]~7 ),
	.regout(\u2|sample_addr_tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[7] .lut_mask = "ccf0";
defparam \u2|sample_addr_tmp[7] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[7] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[7] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[7] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \u2|sample_addr[8] (
// Equation(s):
// \u2|sample_addr [8] = DFFEAS(\u2|pulse_cnt [6] $ (\u1|addr_base[11]~20_combout  $ ((!(!\u2|sample_addr[6]~5  & \u2|sample_addr[7]~7 ) # (\u2|sample_addr[6]~5  & \u2|sample_addr[7]~7COUT1_52 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[8]~9  = CARRY((\u2|pulse_cnt [6] & ((\u1|addr_base[11]~20_combout ) # (!\u2|sample_addr[7]~7 ))) # (!\u2|pulse_cnt [6] & (\u1|addr_base[11]~20_combout  & !\u2|sample_addr[7]~7 )))
// \u2|sample_addr[8]~9COUT1_54  = CARRY((\u2|pulse_cnt [6] & ((\u1|addr_base[11]~20_combout ) # (!\u2|sample_addr[7]~7COUT1_52 ))) # (!\u2|pulse_cnt [6] & (\u1|addr_base[11]~20_combout  & !\u2|sample_addr[7]~7COUT1_52 )))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [6]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[6]~5 ),
	.cin0(\u2|sample_addr[7]~7 ),
	.cin1(\u2|sample_addr[7]~7COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [8]),
	.cout(),
	.cout0(\u2|sample_addr[8]~9 ),
	.cout1(\u2|sample_addr[8]~9COUT1_54 ));
// synopsys translate_off
defparam \u2|sample_addr[8] .cin0_used = "true";
defparam \u2|sample_addr[8] .cin1_used = "true";
defparam \u2|sample_addr[8] .cin_used = "true";
defparam \u2|sample_addr[8] .lut_mask = "698e";
defparam \u2|sample_addr[8] .operation_mode = "arithmetic";
defparam \u2|sample_addr[8] .output_mode = "reg_only";
defparam \u2|sample_addr[8] .register_cascade_mode = "off";
defparam \u2|sample_addr[8] .sum_lutc_input = "cin";
defparam \u2|sample_addr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \u2|sample_addr_tmp[8] (
// Equation(s):
// \u2|ram_addr[8]~8  = (\u1|sample_end~regout  & (((\u3|rd_addr [8])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[8]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [8]),
	.datad(\u3|rd_addr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[8]~8 ),
	.regout(\u2|sample_addr_tmp [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[8] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[8] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[8] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[8] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[8] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \u2|sample_addr[9] (
// Equation(s):
// \u2|sample_addr [9] = DFFEAS(\u2|pulse_cnt [7] $ (\u1|addr_base[11]~20_combout  $ (((!\u2|sample_addr[6]~5  & \u2|sample_addr[8]~9 ) # (\u2|sample_addr[6]~5  & \u2|sample_addr[8]~9COUT1_54 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[9]~11  = CARRY((\u2|pulse_cnt [7] & (!\u1|addr_base[11]~20_combout  & !\u2|sample_addr[8]~9 )) # (!\u2|pulse_cnt [7] & ((!\u2|sample_addr[8]~9 ) # (!\u1|addr_base[11]~20_combout ))))
// \u2|sample_addr[9]~11COUT1_56  = CARRY((\u2|pulse_cnt [7] & (!\u1|addr_base[11]~20_combout  & !\u2|sample_addr[8]~9COUT1_54 )) # (!\u2|pulse_cnt [7] & ((!\u2|sample_addr[8]~9COUT1_54 ) # (!\u1|addr_base[11]~20_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [7]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[6]~5 ),
	.cin0(\u2|sample_addr[8]~9 ),
	.cin1(\u2|sample_addr[8]~9COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [9]),
	.cout(),
	.cout0(\u2|sample_addr[9]~11 ),
	.cout1(\u2|sample_addr[9]~11COUT1_56 ));
// synopsys translate_off
defparam \u2|sample_addr[9] .cin0_used = "true";
defparam \u2|sample_addr[9] .cin1_used = "true";
defparam \u2|sample_addr[9] .cin_used = "true";
defparam \u2|sample_addr[9] .lut_mask = "9617";
defparam \u2|sample_addr[9] .operation_mode = "arithmetic";
defparam \u2|sample_addr[9] .output_mode = "reg_only";
defparam \u2|sample_addr[9] .register_cascade_mode = "off";
defparam \u2|sample_addr[9] .sum_lutc_input = "cin";
defparam \u2|sample_addr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \u2|sample_addr_tmp[9] (
// Equation(s):
// \u2|ram_addr[9]~9  = (\u1|sample_end~regout  & (((\u3|rd_addr [9])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[9]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [9]),
	.datad(\u3|rd_addr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[9]~9 ),
	.regout(\u2|sample_addr_tmp [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[9] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[9] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[9] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[9] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[9] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \u2|sample_addr[10] (
// Equation(s):
// \u2|sample_addr [10] = DFFEAS(\u2|pulse_cnt [8] $ (\u1|addr_base[11]~20_combout  $ ((!(!\u2|sample_addr[6]~5  & \u2|sample_addr[9]~11 ) # (\u2|sample_addr[6]~5  & \u2|sample_addr[9]~11COUT1_56 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[10]~13  = CARRY((\u2|pulse_cnt [8] & ((\u1|addr_base[11]~20_combout ) # (!\u2|sample_addr[9]~11 ))) # (!\u2|pulse_cnt [8] & (\u1|addr_base[11]~20_combout  & !\u2|sample_addr[9]~11 )))
// \u2|sample_addr[10]~13COUT1_58  = CARRY((\u2|pulse_cnt [8] & ((\u1|addr_base[11]~20_combout ) # (!\u2|sample_addr[9]~11COUT1_56 ))) # (!\u2|pulse_cnt [8] & (\u1|addr_base[11]~20_combout  & !\u2|sample_addr[9]~11COUT1_56 )))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [8]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[6]~5 ),
	.cin0(\u2|sample_addr[9]~11 ),
	.cin1(\u2|sample_addr[9]~11COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [10]),
	.cout(),
	.cout0(\u2|sample_addr[10]~13 ),
	.cout1(\u2|sample_addr[10]~13COUT1_58 ));
// synopsys translate_off
defparam \u2|sample_addr[10] .cin0_used = "true";
defparam \u2|sample_addr[10] .cin1_used = "true";
defparam \u2|sample_addr[10] .cin_used = "true";
defparam \u2|sample_addr[10] .lut_mask = "698e";
defparam \u2|sample_addr[10] .operation_mode = "arithmetic";
defparam \u2|sample_addr[10] .output_mode = "reg_only";
defparam \u2|sample_addr[10] .register_cascade_mode = "off";
defparam \u2|sample_addr[10] .sum_lutc_input = "cin";
defparam \u2|sample_addr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \u2|sample_addr_tmp[10] (
// Equation(s):
// \u2|ram_addr[10]~10  = (\u1|sample_end~regout  & (((\u3|rd_addr [10])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[10]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [10]),
	.datad(\u3|rd_addr [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[10]~10 ),
	.regout(\u2|sample_addr_tmp [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[10] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[10] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[10] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[10] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[10] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \u2|sample_addr[11] (
// Equation(s):
// \u2|sample_addr [11] = DFFEAS(\u2|pulse_cnt [9] $ (\u1|addr_base[11]~20_combout  $ (((!\u2|sample_addr[6]~5  & \u2|sample_addr[10]~13 ) # (\u2|sample_addr[6]~5  & \u2|sample_addr[10]~13COUT1_58 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[11]~15  = CARRY((\u2|pulse_cnt [9] & (!\u1|addr_base[11]~20_combout  & !\u2|sample_addr[10]~13COUT1_58 )) # (!\u2|pulse_cnt [9] & ((!\u2|sample_addr[10]~13COUT1_58 ) # (!\u1|addr_base[11]~20_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [9]),
	.datab(\u1|addr_base[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[6]~5 ),
	.cin0(\u2|sample_addr[10]~13 ),
	.cin1(\u2|sample_addr[10]~13COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [11]),
	.cout(\u2|sample_addr[11]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr[11] .cin0_used = "true";
defparam \u2|sample_addr[11] .cin1_used = "true";
defparam \u2|sample_addr[11] .cin_used = "true";
defparam \u2|sample_addr[11] .lut_mask = "9617";
defparam \u2|sample_addr[11] .operation_mode = "arithmetic";
defparam \u2|sample_addr[11] .output_mode = "reg_only";
defparam \u2|sample_addr[11] .register_cascade_mode = "off";
defparam \u2|sample_addr[11] .sum_lutc_input = "cin";
defparam \u2|sample_addr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \u2|sample_addr_tmp[11] (
// Equation(s):
// \u2|ram_addr[11]~11  = (\u1|sample_end~regout  & (((\u3|rd_addr [11])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[11]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [11]),
	.datad(\u3|rd_addr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[11]~11 ),
	.regout(\u2|sample_addr_tmp [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[11] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[11] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[11] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[11] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[11] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \u1|Equal31~0 (
// Equation(s):
// \u1|Equal31~0_combout  = (\u1|sync_cnt [0] & (!\u1|sync_cnt [6] & (!\u1|sync_cnt [7] & !\u1|sync_cnt [5])))

	.clk(gnd),
	.dataa(\u1|sync_cnt [0]),
	.datab(\u1|sync_cnt [6]),
	.datac(\u1|sync_cnt [7]),
	.datad(\u1|sync_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|Equal31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|Equal31~0 .lut_mask = "0002";
defparam \u1|Equal31~0 .operation_mode = "normal";
defparam \u1|Equal31~0 .output_mode = "comb_only";
defparam \u1|Equal31~0 .register_cascade_mode = "off";
defparam \u1|Equal31~0 .sum_lutc_input = "datac";
defparam \u1|Equal31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \u1|addr_base[12]~21 (
// Equation(s):
// \u1|addr_base[12]~21_combout  = ((\u1|sync_cnt [1] & ((\u1|sync_cnt [4]) # (!\u1|sync_cnt [2]))) # (!\u1|sync_cnt [1] & ((\u1|sync_cnt [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u1|sync_cnt [1]),
	.datac(\u1|sync_cnt [4]),
	.datad(\u1|sync_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[12]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[12]~21 .lut_mask = "f3cc";
defparam \u1|addr_base[12]~21 .operation_mode = "normal";
defparam \u1|addr_base[12]~21 .output_mode = "comb_only";
defparam \u1|addr_base[12]~21 .register_cascade_mode = "off";
defparam \u1|addr_base[12]~21 .sum_lutc_input = "datac";
defparam \u1|addr_base[12]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \u1|addr_base[12]~22 (
// Equation(s):
// \u1|addr_base[12]~22_combout  = (((\u1|sync_cnt [3] & \u1|addr_base[12]~21_combout )) # (!\u1|Equal31~0_combout ))

	.clk(gnd),
	.dataa(\u1|sync_cnt [3]),
	.datab(vcc),
	.datac(\u1|Equal31~0_combout ),
	.datad(\u1|addr_base[12]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[12]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[12]~22 .lut_mask = "af0f";
defparam \u1|addr_base[12]~22 .operation_mode = "normal";
defparam \u1|addr_base[12]~22 .output_mode = "comb_only";
defparam \u1|addr_base[12]~22 .register_cascade_mode = "off";
defparam \u1|addr_base[12]~22 .sum_lutc_input = "datac";
defparam \u1|addr_base[12]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \u2|sample_addr[12] (
// Equation(s):
// \u2|sample_addr [12] = DFFEAS(\u2|pulse_cnt [10] $ (\u1|addr_base[12]~22_combout  $ ((!\u2|sample_addr[11]~15 ))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[12]~17  = CARRY((\u2|pulse_cnt [10] & ((\u1|addr_base[12]~22_combout ) # (!\u2|sample_addr[11]~15 ))) # (!\u2|pulse_cnt [10] & (\u1|addr_base[12]~22_combout  & !\u2|sample_addr[11]~15 )))
// \u2|sample_addr[12]~17COUT1_60  = CARRY((\u2|pulse_cnt [10] & ((\u1|addr_base[12]~22_combout ) # (!\u2|sample_addr[11]~15 ))) # (!\u2|pulse_cnt [10] & (\u1|addr_base[12]~22_combout  & !\u2|sample_addr[11]~15 )))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [10]),
	.datab(\u1|addr_base[12]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[11]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [12]),
	.cout(),
	.cout0(\u2|sample_addr[12]~17 ),
	.cout1(\u2|sample_addr[12]~17COUT1_60 ));
// synopsys translate_off
defparam \u2|sample_addr[12] .cin_used = "true";
defparam \u2|sample_addr[12] .lut_mask = "698e";
defparam \u2|sample_addr[12] .operation_mode = "arithmetic";
defparam \u2|sample_addr[12] .output_mode = "reg_only";
defparam \u2|sample_addr[12] .register_cascade_mode = "off";
defparam \u2|sample_addr[12] .sum_lutc_input = "cin";
defparam \u2|sample_addr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \u2|sample_addr_tmp[12] (
// Equation(s):
// \u2|ram_addr[12]~12  = (\u1|sample_end~regout  & (((\u3|rd_addr [12])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[12]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [12]),
	.datad(\u3|rd_addr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[12]~12 ),
	.regout(\u2|sample_addr_tmp [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[12] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[12] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[12] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[12] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[12] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \u1|addr_base[13]~23 (
// Equation(s):
// \u1|addr_base[13]~23_combout  = (\u1|sync_cnt [2] & (\u1|sync_cnt [3] & ((!\u1|sync_cnt [1]) # (!\u1|sync_cnt [0])))) # (!\u1|sync_cnt [2] & ((\u1|sync_cnt [0] & ((\u1|sync_cnt [3]) # (!\u1|sync_cnt [1]))) # (!\u1|sync_cnt [0] & ((\u1|sync_cnt [1])))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [2]),
	.datab(\u1|sync_cnt [3]),
	.datac(\u1|sync_cnt [0]),
	.datad(\u1|sync_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[13]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[13]~23 .lut_mask = "4dd8";
defparam \u1|addr_base[13]~23 .operation_mode = "normal";
defparam \u1|addr_base[13]~23 .output_mode = "comb_only";
defparam \u1|addr_base[13]~23 .register_cascade_mode = "off";
defparam \u1|addr_base[13]~23 .sum_lutc_input = "datac";
defparam \u1|addr_base[13]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \u1|addr_base[13]~24 (
// Equation(s):
// \u1|addr_base[13]~24_combout  = (\u1|sync_cnt [2] & (!\u1|sync_cnt [3] & (\u1|sync_cnt [0] $ (\u1|sync_cnt [1]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [0]),
	.datab(\u1|sync_cnt [2]),
	.datac(\u1|sync_cnt [1]),
	.datad(\u1|sync_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[13]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[13]~24 .lut_mask = "0048";
defparam \u1|addr_base[13]~24 .operation_mode = "normal";
defparam \u1|addr_base[13]~24 .output_mode = "comb_only";
defparam \u1|addr_base[13]~24 .register_cascade_mode = "off";
defparam \u1|addr_base[13]~24 .sum_lutc_input = "datac";
defparam \u1|addr_base[13]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \u1|addr_base[13]~36 (
// Equation(s):
// \u1|addr_base[13]~36_combout  = (\u1|sync_cnt [4] & ((\u1|sync_cnt [2]) # ((\u1|sync_cnt [1] & \u1|sync_cnt [3]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(\u1|sync_cnt [2]),
	.datac(\u1|sync_cnt [1]),
	.datad(\u1|sync_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[13]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[13]~36 .lut_mask = "a888";
defparam \u1|addr_base[13]~36 .operation_mode = "normal";
defparam \u1|addr_base[13]~36 .output_mode = "comb_only";
defparam \u1|addr_base[13]~36 .register_cascade_mode = "off";
defparam \u1|addr_base[13]~36 .sum_lutc_input = "datac";
defparam \u1|addr_base[13]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \u1|addr_base[13]~25 (
// Equation(s):
// \u1|addr_base[13]~25_combout  = ((\u1|addr_base[13]~23_combout  & ((\u1|addr_base[13]~24_combout ) # (\u1|addr_base[13]~36_combout ))) # (!\u1|addr_base[13]~23_combout  & (!\u1|addr_base[13]~24_combout ))) # (!\u1|Equal7~0_combout )

	.clk(gnd),
	.dataa(\u1|addr_base[13]~23_combout ),
	.datab(\u1|addr_base[13]~24_combout ),
	.datac(\u1|Equal7~0_combout ),
	.datad(\u1|addr_base[13]~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[13]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[13]~25 .lut_mask = "bf9f";
defparam \u1|addr_base[13]~25 .operation_mode = "normal";
defparam \u1|addr_base[13]~25 .output_mode = "comb_only";
defparam \u1|addr_base[13]~25 .register_cascade_mode = "off";
defparam \u1|addr_base[13]~25 .sum_lutc_input = "datac";
defparam \u1|addr_base[13]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \u2|sample_addr[13] (
// Equation(s):
// \u2|sample_addr [13] = DFFEAS(\u2|pulse_cnt [11] $ (\u1|addr_base[13]~25_combout  $ (((!\u2|sample_addr[11]~15  & \u2|sample_addr[12]~17 ) # (\u2|sample_addr[11]~15  & \u2|sample_addr[12]~17COUT1_60 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , 
// )
// \u2|sample_addr[13]~19  = CARRY((\u2|pulse_cnt [11] & (!\u1|addr_base[13]~25_combout  & !\u2|sample_addr[12]~17 )) # (!\u2|pulse_cnt [11] & ((!\u2|sample_addr[12]~17 ) # (!\u1|addr_base[13]~25_combout ))))
// \u2|sample_addr[13]~19COUT1_62  = CARRY((\u2|pulse_cnt [11] & (!\u1|addr_base[13]~25_combout  & !\u2|sample_addr[12]~17COUT1_60 )) # (!\u2|pulse_cnt [11] & ((!\u2|sample_addr[12]~17COUT1_60 ) # (!\u1|addr_base[13]~25_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [11]),
	.datab(\u1|addr_base[13]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[11]~15 ),
	.cin0(\u2|sample_addr[12]~17 ),
	.cin1(\u2|sample_addr[12]~17COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [13]),
	.cout(),
	.cout0(\u2|sample_addr[13]~19 ),
	.cout1(\u2|sample_addr[13]~19COUT1_62 ));
// synopsys translate_off
defparam \u2|sample_addr[13] .cin0_used = "true";
defparam \u2|sample_addr[13] .cin1_used = "true";
defparam \u2|sample_addr[13] .cin_used = "true";
defparam \u2|sample_addr[13] .lut_mask = "9617";
defparam \u2|sample_addr[13] .operation_mode = "arithmetic";
defparam \u2|sample_addr[13] .output_mode = "reg_only";
defparam \u2|sample_addr[13] .register_cascade_mode = "off";
defparam \u2|sample_addr[13] .sum_lutc_input = "cin";
defparam \u2|sample_addr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \u2|sample_addr_tmp[13] (
// Equation(s):
// \u2|ram_addr[13]~13  = (\u1|sample_end~regout  & (((\u3|rd_addr [13])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[13]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [13]),
	.datad(\u3|rd_addr [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[13]~13 ),
	.regout(\u2|sample_addr_tmp [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[13] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[13] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[13] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[13] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[13] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \u1|addr_base[14]~26 (
// Equation(s):
// \u1|addr_base[14]~26_combout  = (\u1|sync_cnt [2] & ((\u1|sync_cnt [3]) # ((!\u1|sync_cnt [0] & !\u1|sync_cnt [1])))) # (!\u1|sync_cnt [2] & ((\u1|sync_cnt [0]) # ((\u1|sync_cnt [1]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [0]),
	.datab(\u1|sync_cnt [3]),
	.datac(\u1|sync_cnt [2]),
	.datad(\u1|sync_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[14]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[14]~26 .lut_mask = "cfda";
defparam \u1|addr_base[14]~26 .operation_mode = "normal";
defparam \u1|addr_base[14]~26 .output_mode = "comb_only";
defparam \u1|addr_base[14]~26 .register_cascade_mode = "off";
defparam \u1|addr_base[14]~26 .sum_lutc_input = "datac";
defparam \u1|addr_base[14]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \u1|addr_base[14]~27 (
// Equation(s):
// \u1|addr_base[14]~27_combout  = ((\u1|sync_cnt [4] $ (!\u1|addr_base[14]~26_combout )) # (!\u1|Equal7~0_combout ))

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(vcc),
	.datac(\u1|addr_base[14]~26_combout ),
	.datad(\u1|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[14]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[14]~27 .lut_mask = "a5ff";
defparam \u1|addr_base[14]~27 .operation_mode = "normal";
defparam \u1|addr_base[14]~27 .output_mode = "comb_only";
defparam \u1|addr_base[14]~27 .register_cascade_mode = "off";
defparam \u1|addr_base[14]~27 .sum_lutc_input = "datac";
defparam \u1|addr_base[14]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \u2|sample_addr[14] (
// Equation(s):
// \u2|sample_addr [14] = DFFEAS(\u2|pulse_cnt [12] $ (\u1|addr_base[14]~27_combout  $ ((!(!\u2|sample_addr[11]~15  & \u2|sample_addr[13]~19 ) # (\u2|sample_addr[11]~15  & \u2|sample_addr[13]~19COUT1_62 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , 
// , )
// \u2|sample_addr[14]~21  = CARRY((\u2|pulse_cnt [12] & ((\u1|addr_base[14]~27_combout ) # (!\u2|sample_addr[13]~19 ))) # (!\u2|pulse_cnt [12] & (\u1|addr_base[14]~27_combout  & !\u2|sample_addr[13]~19 )))
// \u2|sample_addr[14]~21COUT1_64  = CARRY((\u2|pulse_cnt [12] & ((\u1|addr_base[14]~27_combout ) # (!\u2|sample_addr[13]~19COUT1_62 ))) # (!\u2|pulse_cnt [12] & (\u1|addr_base[14]~27_combout  & !\u2|sample_addr[13]~19COUT1_62 )))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [12]),
	.datab(\u1|addr_base[14]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[11]~15 ),
	.cin0(\u2|sample_addr[13]~19 ),
	.cin1(\u2|sample_addr[13]~19COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [14]),
	.cout(),
	.cout0(\u2|sample_addr[14]~21 ),
	.cout1(\u2|sample_addr[14]~21COUT1_64 ));
// synopsys translate_off
defparam \u2|sample_addr[14] .cin0_used = "true";
defparam \u2|sample_addr[14] .cin1_used = "true";
defparam \u2|sample_addr[14] .cin_used = "true";
defparam \u2|sample_addr[14] .lut_mask = "698e";
defparam \u2|sample_addr[14] .operation_mode = "arithmetic";
defparam \u2|sample_addr[14] .output_mode = "reg_only";
defparam \u2|sample_addr[14] .register_cascade_mode = "off";
defparam \u2|sample_addr[14] .sum_lutc_input = "cin";
defparam \u2|sample_addr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \u2|sample_addr_tmp[14] (
// Equation(s):
// \u2|ram_addr[14]~14  = (\u1|sample_end~regout  & (((\u3|rd_addr [14])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[14]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [14]),
	.datad(\u3|rd_addr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[14]~14 ),
	.regout(\u2|sample_addr_tmp [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[14] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[14] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[14] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[14] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[14] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \u1|addr_base[15]~28 (
// Equation(s):
// \u1|addr_base[15]~28_combout  = (\u1|sync_cnt [2]) # ((\u1|sync_cnt [1]) # ((!\u1|sync_cnt [4] & \u1|sync_cnt [0])))

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(\u1|sync_cnt [2]),
	.datac(\u1|sync_cnt [0]),
	.datad(\u1|sync_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[15]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[15]~28 .lut_mask = "ffdc";
defparam \u1|addr_base[15]~28 .operation_mode = "normal";
defparam \u1|addr_base[15]~28 .output_mode = "comb_only";
defparam \u1|addr_base[15]~28 .register_cascade_mode = "off";
defparam \u1|addr_base[15]~28 .sum_lutc_input = "datac";
defparam \u1|addr_base[15]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \u1|addr_base[15]~29 (
// Equation(s):
// \u1|addr_base[15]~29_combout  = (\u1|sync_cnt [4] & (\u1|sync_cnt [2] & ((\u1|sync_cnt [0]) # (\u1|sync_cnt [1])))) # (!\u1|sync_cnt [4] & ((\u1|sync_cnt [2]) # ((\u1|sync_cnt [0]) # (\u1|sync_cnt [1]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(\u1|sync_cnt [2]),
	.datac(\u1|sync_cnt [0]),
	.datad(\u1|sync_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[15]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[15]~29 .lut_mask = "ddd4";
defparam \u1|addr_base[15]~29 .operation_mode = "normal";
defparam \u1|addr_base[15]~29 .output_mode = "comb_only";
defparam \u1|addr_base[15]~29 .register_cascade_mode = "off";
defparam \u1|addr_base[15]~29 .sum_lutc_input = "datac";
defparam \u1|addr_base[15]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \u1|addr_base[15]~30 (
// Equation(s):
// \u1|addr_base[15]~30_combout  = ((\u1|sync_cnt [3] & (\u1|addr_base[15]~28_combout )) # (!\u1|sync_cnt [3] & ((!\u1|addr_base[15]~29_combout )))) # (!\u1|Equal7~0_combout )

	.clk(gnd),
	.dataa(\u1|sync_cnt [3]),
	.datab(\u1|addr_base[15]~28_combout ),
	.datac(\u1|Equal7~0_combout ),
	.datad(\u1|addr_base[15]~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[15]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[15]~30 .lut_mask = "8fdf";
defparam \u1|addr_base[15]~30 .operation_mode = "normal";
defparam \u1|addr_base[15]~30 .output_mode = "comb_only";
defparam \u1|addr_base[15]~30 .register_cascade_mode = "off";
defparam \u1|addr_base[15]~30 .sum_lutc_input = "datac";
defparam \u1|addr_base[15]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \u2|sample_addr[15] (
// Equation(s):
// \u2|sample_addr [15] = DFFEAS(\u2|pulse_cnt [13] $ (\u1|addr_base[15]~30_combout  $ (((!\u2|sample_addr[11]~15  & \u2|sample_addr[14]~21 ) # (\u2|sample_addr[11]~15  & \u2|sample_addr[14]~21COUT1_64 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , 
// )
// \u2|sample_addr[15]~23  = CARRY((\u2|pulse_cnt [13] & (!\u1|addr_base[15]~30_combout  & !\u2|sample_addr[14]~21 )) # (!\u2|pulse_cnt [13] & ((!\u2|sample_addr[14]~21 ) # (!\u1|addr_base[15]~30_combout ))))
// \u2|sample_addr[15]~23COUT1_66  = CARRY((\u2|pulse_cnt [13] & (!\u1|addr_base[15]~30_combout  & !\u2|sample_addr[14]~21COUT1_64 )) # (!\u2|pulse_cnt [13] & ((!\u2|sample_addr[14]~21COUT1_64 ) # (!\u1|addr_base[15]~30_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [13]),
	.datab(\u1|addr_base[15]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[11]~15 ),
	.cin0(\u2|sample_addr[14]~21 ),
	.cin1(\u2|sample_addr[14]~21COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [15]),
	.cout(),
	.cout0(\u2|sample_addr[15]~23 ),
	.cout1(\u2|sample_addr[15]~23COUT1_66 ));
// synopsys translate_off
defparam \u2|sample_addr[15] .cin0_used = "true";
defparam \u2|sample_addr[15] .cin1_used = "true";
defparam \u2|sample_addr[15] .cin_used = "true";
defparam \u2|sample_addr[15] .lut_mask = "9617";
defparam \u2|sample_addr[15] .operation_mode = "arithmetic";
defparam \u2|sample_addr[15] .output_mode = "reg_only";
defparam \u2|sample_addr[15] .register_cascade_mode = "off";
defparam \u2|sample_addr[15] .sum_lutc_input = "cin";
defparam \u2|sample_addr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \u2|sample_addr_tmp[15] (
// Equation(s):
// \u2|ram_addr[15]~15  = ((\u1|sample_end~regout  & ((\u3|rd_addr [15]))) # (!\u1|sample_end~regout  & (C1_sample_addr_tmp[15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u1|sample_end~regout ),
	.datac(\u2|sample_addr [15]),
	.datad(\u3|rd_addr [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[15]~15 ),
	.regout(\u2|sample_addr_tmp [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[15] .lut_mask = "fc30";
defparam \u2|sample_addr_tmp[15] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[15] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[15] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[15] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \u1|addr_base[16]~31 (
// Equation(s):
// \u1|addr_base[16]~31_combout  = (\u1|sync_cnt [3]) # ((\u1|sync_cnt [2] & ((\u1|sync_cnt [1]) # (\u1|sync_cnt [0]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [2]),
	.datab(\u1|sync_cnt [3]),
	.datac(\u1|sync_cnt [1]),
	.datad(\u1|sync_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[16]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[16]~31 .lut_mask = "eeec";
defparam \u1|addr_base[16]~31 .operation_mode = "normal";
defparam \u1|addr_base[16]~31 .output_mode = "comb_only";
defparam \u1|addr_base[16]~31 .register_cascade_mode = "off";
defparam \u1|addr_base[16]~31 .sum_lutc_input = "datac";
defparam \u1|addr_base[16]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \u1|addr_base[16]~32 (
// Equation(s):
// \u1|addr_base[16]~32_combout  = (\u1|sync_cnt [3] & ((\u1|sync_cnt [2] $ (!\u1|sync_cnt [1])) # (!\u1|sync_cnt [0]))) # (!\u1|sync_cnt [3] & ((\u1|sync_cnt [2]) # ((\u1|sync_cnt [0]) # (\u1|sync_cnt [1]))))

	.clk(gnd),
	.dataa(\u1|sync_cnt [2]),
	.datab(\u1|sync_cnt [3]),
	.datac(\u1|sync_cnt [0]),
	.datad(\u1|sync_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[16]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[16]~32 .lut_mask = "bf7e";
defparam \u1|addr_base[16]~32 .operation_mode = "normal";
defparam \u1|addr_base[16]~32 .output_mode = "comb_only";
defparam \u1|addr_base[16]~32 .register_cascade_mode = "off";
defparam \u1|addr_base[16]~32 .sum_lutc_input = "datac";
defparam \u1|addr_base[16]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \u1|addr_base[16]~33 (
// Equation(s):
// \u1|addr_base[16]~33_combout  = ((\u1|sync_cnt [4] & (\u1|addr_base[16]~31_combout )) # (!\u1|sync_cnt [4] & ((!\u1|addr_base[16]~32_combout )))) # (!\u1|Equal7~0_combout )

	.clk(gnd),
	.dataa(\u1|sync_cnt [4]),
	.datab(\u1|Equal7~0_combout ),
	.datac(\u1|addr_base[16]~31_combout ),
	.datad(\u1|addr_base[16]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[16]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[16]~33 .lut_mask = "b3f7";
defparam \u1|addr_base[16]~33 .operation_mode = "normal";
defparam \u1|addr_base[16]~33 .output_mode = "comb_only";
defparam \u1|addr_base[16]~33 .register_cascade_mode = "off";
defparam \u1|addr_base[16]~33 .sum_lutc_input = "datac";
defparam \u1|addr_base[16]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \u2|sample_addr[16] (
// Equation(s):
// \u2|sample_addr [16] = DFFEAS(\u1|addr_base[16]~33_combout  $ (\u2|pulse_cnt [14] $ ((!(!\u2|sample_addr[11]~15  & \u2|sample_addr[15]~23 ) # (\u2|sample_addr[11]~15  & \u2|sample_addr[15]~23COUT1_66 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , 
// , )
// \u2|sample_addr[16]~25  = CARRY((\u1|addr_base[16]~33_combout  & ((\u2|pulse_cnt [14]) # (!\u2|sample_addr[15]~23COUT1_66 ))) # (!\u1|addr_base[16]~33_combout  & (\u2|pulse_cnt [14] & !\u2|sample_addr[15]~23COUT1_66 )))

	.clk(\clk~combout ),
	.dataa(\u1|addr_base[16]~33_combout ),
	.datab(\u2|pulse_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[11]~15 ),
	.cin0(\u2|sample_addr[15]~23 ),
	.cin1(\u2|sample_addr[15]~23COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [16]),
	.cout(\u2|sample_addr[16]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr[16] .cin0_used = "true";
defparam \u2|sample_addr[16] .cin1_used = "true";
defparam \u2|sample_addr[16] .cin_used = "true";
defparam \u2|sample_addr[16] .lut_mask = "698e";
defparam \u2|sample_addr[16] .operation_mode = "arithmetic";
defparam \u2|sample_addr[16] .output_mode = "reg_only";
defparam \u2|sample_addr[16] .register_cascade_mode = "off";
defparam \u2|sample_addr[16] .sum_lutc_input = "cin";
defparam \u2|sample_addr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \u2|sample_addr_tmp[16] (
// Equation(s):
// \u2|ram_addr[16]~16  = (\u1|sample_end~regout  & (((\u3|rd_addr [16])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[16]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [16]),
	.datad(\u3|rd_addr [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[16]~16 ),
	.regout(\u2|sample_addr_tmp [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[16] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[16] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[16] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[16] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[16] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \u1|addr_base[17]~34 (
// Equation(s):
// \u1|addr_base[17]~34_combout  = (\u1|sync_cnt [2] & (\u1|sync_cnt [3])) # (!\u1|sync_cnt [2] & (!\u1|sync_cnt [3] & (!\u1|sync_cnt [0] & !\u1|sync_cnt [4])))

	.clk(gnd),
	.dataa(\u1|sync_cnt [2]),
	.datab(\u1|sync_cnt [3]),
	.datac(\u1|sync_cnt [0]),
	.datad(\u1|sync_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[17]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[17]~34 .lut_mask = "8889";
defparam \u1|addr_base[17]~34 .operation_mode = "normal";
defparam \u1|addr_base[17]~34 .output_mode = "comb_only";
defparam \u1|addr_base[17]~34 .register_cascade_mode = "off";
defparam \u1|addr_base[17]~34 .sum_lutc_input = "datac";
defparam \u1|addr_base[17]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \u1|addr_base[17]~35 (
// Equation(s):
// \u1|addr_base[17]~35_combout  = ((\u1|sync_cnt [1] & (\u1|addr_base[13]~18_combout )) # (!\u1|sync_cnt [1] & ((\u1|addr_base[17]~34_combout )))) # (!\u1|Equal7~0_combout )

	.clk(gnd),
	.dataa(\u1|addr_base[13]~18_combout ),
	.datab(\u1|sync_cnt [1]),
	.datac(\u1|Equal7~0_combout ),
	.datad(\u1|addr_base[17]~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u1|addr_base[17]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u1|addr_base[17]~35 .lut_mask = "bf8f";
defparam \u1|addr_base[17]~35 .operation_mode = "normal";
defparam \u1|addr_base[17]~35 .output_mode = "comb_only";
defparam \u1|addr_base[17]~35 .register_cascade_mode = "off";
defparam \u1|addr_base[17]~35 .sum_lutc_input = "datac";
defparam \u1|addr_base[17]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \u2|sample_addr[17] (
// Equation(s):
// \u2|sample_addr [17] = DFFEAS(\u2|pulse_cnt [15] $ (\u1|addr_base[17]~35_combout  $ ((\u2|sample_addr[16]~25 ))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[17]~27  = CARRY((\u2|pulse_cnt [15] & (!\u1|addr_base[17]~35_combout  & !\u2|sample_addr[16]~25 )) # (!\u2|pulse_cnt [15] & ((!\u2|sample_addr[16]~25 ) # (!\u1|addr_base[17]~35_combout ))))
// \u2|sample_addr[17]~27COUT1_68  = CARRY((\u2|pulse_cnt [15] & (!\u1|addr_base[17]~35_combout  & !\u2|sample_addr[16]~25 )) # (!\u2|pulse_cnt [15] & ((!\u2|sample_addr[16]~25 ) # (!\u1|addr_base[17]~35_combout ))))

	.clk(\clk~combout ),
	.dataa(\u2|pulse_cnt [15]),
	.datab(\u1|addr_base[17]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[16]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [17]),
	.cout(),
	.cout0(\u2|sample_addr[17]~27 ),
	.cout1(\u2|sample_addr[17]~27COUT1_68 ));
// synopsys translate_off
defparam \u2|sample_addr[17] .cin_used = "true";
defparam \u2|sample_addr[17] .lut_mask = "9617";
defparam \u2|sample_addr[17] .operation_mode = "arithmetic";
defparam \u2|sample_addr[17] .output_mode = "reg_only";
defparam \u2|sample_addr[17] .register_cascade_mode = "off";
defparam \u2|sample_addr[17] .sum_lutc_input = "cin";
defparam \u2|sample_addr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \u2|sample_addr_tmp[17] (
// Equation(s):
// \u2|ram_addr[17]~17  = (\u1|sample_end~regout  & (((\u3|rd_addr [17])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[17]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [17]),
	.datad(\u3|rd_addr [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[17]~17 ),
	.regout(\u2|sample_addr_tmp [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[17] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[17] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[17] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[17] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[17] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \u2|sample_addr[18] (
// Equation(s):
// \u2|sample_addr [18] = DFFEAS(\u1|addr_base[18]~37_combout  $ ((((!(!\u2|sample_addr[16]~25  & \u2|sample_addr[17]~27 ) # (\u2|sample_addr[16]~25  & \u2|sample_addr[17]~27COUT1_68 ))))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )
// \u2|sample_addr[18]~29  = CARRY((\u1|addr_base[18]~37_combout  & ((!\u2|sample_addr[17]~27 ))))
// \u2|sample_addr[18]~29COUT1_70  = CARRY((\u1|addr_base[18]~37_combout  & ((!\u2|sample_addr[17]~27COUT1_68 ))))

	.clk(\clk~combout ),
	.dataa(\u1|addr_base[18]~37_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[16]~25 ),
	.cin0(\u2|sample_addr[17]~27 ),
	.cin1(\u2|sample_addr[17]~27COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [18]),
	.cout(),
	.cout0(\u2|sample_addr[18]~29 ),
	.cout1(\u2|sample_addr[18]~29COUT1_70 ));
// synopsys translate_off
defparam \u2|sample_addr[18] .cin0_used = "true";
defparam \u2|sample_addr[18] .cin1_used = "true";
defparam \u2|sample_addr[18] .cin_used = "true";
defparam \u2|sample_addr[18] .lut_mask = "a50a";
defparam \u2|sample_addr[18] .operation_mode = "arithmetic";
defparam \u2|sample_addr[18] .output_mode = "reg_only";
defparam \u2|sample_addr[18] .register_cascade_mode = "off";
defparam \u2|sample_addr[18] .sum_lutc_input = "cin";
defparam \u2|sample_addr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \u2|sample_addr_tmp[18] (
// Equation(s):
// \u2|ram_addr[18]~18  = ((\u1|sample_end~regout  & (\u3|rd_addr [18])) # (!\u1|sample_end~regout  & ((C1_sample_addr_tmp[18]))))

	.clk(\clk~combout ),
	.dataa(\u3|rd_addr [18]),
	.datab(vcc),
	.datac(\u2|sample_addr [18]),
	.datad(\u1|sample_end~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[18]~18 ),
	.regout(\u2|sample_addr_tmp [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[18] .lut_mask = "aaf0";
defparam \u2|sample_addr_tmp[18] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[18] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[18] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[18] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \u2|sample_addr[19] (
// Equation(s):
// \u2|sample_addr [19] = DFFEAS(((((!\u2|sample_addr[16]~25  & \u2|sample_addr[18]~29 ) # (\u2|sample_addr[16]~25  & \u2|sample_addr[18]~29COUT1_70 )))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(\u2|sample_addr[16]~25 ),
	.cin0(\u2|sample_addr[18]~29 ),
	.cin1(\u2|sample_addr[18]~29COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_addr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr[19] .cin0_used = "true";
defparam \u2|sample_addr[19] .cin1_used = "true";
defparam \u2|sample_addr[19] .cin_used = "true";
defparam \u2|sample_addr[19] .lut_mask = "f0f0";
defparam \u2|sample_addr[19] .operation_mode = "normal";
defparam \u2|sample_addr[19] .output_mode = "reg_only";
defparam \u2|sample_addr[19] .register_cascade_mode = "off";
defparam \u2|sample_addr[19] .sum_lutc_input = "cin";
defparam \u2|sample_addr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \u2|sample_addr_tmp[19] (
// Equation(s):
// \u2|ram_addr[19]~19  = (\u1|sample_end~regout  & (((\u3|rd_addr [19])))) # (!\u1|sample_end~regout  & (((C1_sample_addr_tmp[19]))))

	.clk(\clk~combout ),
	.dataa(\u1|sample_end~regout ),
	.datab(vcc),
	.datac(\u2|sample_addr [19]),
	.datad(\u3|rd_addr [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|sample_addr_tmp[2]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|ram_addr[19]~19 ),
	.regout(\u2|sample_addr_tmp [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_addr_tmp[19] .lut_mask = "fa50";
defparam \u2|sample_addr_tmp[19] .operation_mode = "normal";
defparam \u2|sample_addr_tmp[19] .output_mode = "comb_only";
defparam \u2|sample_addr_tmp[19] .register_cascade_mode = "off";
defparam \u2|sample_addr_tmp[19] .sum_lutc_input = "qfbk";
defparam \u2|sample_addr_tmp[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \u2|sample_data[0] (
// Equation(s):
// \u2|sample_data [0] = DFFEAS((((\u2|clk_cnt [0]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[0] .lut_mask = "f0f0";
defparam \u2|sample_data[0] .operation_mode = "normal";
defparam \u2|sample_data[0] .output_mode = "reg_only";
defparam \u2|sample_data[0] .register_cascade_mode = "off";
defparam \u2|sample_data[0] .sum_lutc_input = "datac";
defparam \u2|sample_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \u2|sample_data[8] (
// Equation(s):
// \u2|Selector15~1  = (\u2|state.W0~regout  & ((\u2|sample_data [0]) # ((\u2|state.W1~regout  & C1_sample_data[8])))) # (!\u2|state.W0~regout  & (\u2|state.W1~regout  & (C1_sample_data[8])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|state.W1~regout ),
	.datac(\u2|clk_cnt [8]),
	.datad(\u2|sample_data [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector15~1 ),
	.regout(\u2|sample_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[8] .lut_mask = "eac0";
defparam \u2|sample_data[8] .operation_mode = "normal";
defparam \u2|sample_data[8] .output_mode = "comb_only";
defparam \u2|sample_data[8] .register_cascade_mode = "off";
defparam \u2|sample_data[8] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \u2|sample_data[24] (
// Equation(s):
// \u2|sample_data [24] = DFFEAS((((\u2|clk_cnt [24]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[24] .lut_mask = "ff00";
defparam \u2|sample_data[24] .operation_mode = "normal";
defparam \u2|sample_data[24] .output_mode = "reg_only";
defparam \u2|sample_data[24] .register_cascade_mode = "off";
defparam \u2|sample_data[24] .sum_lutc_input = "datac";
defparam \u2|sample_data[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \u2|sample_data[16] (
// Equation(s):
// \u2|Selector15~0  = (\u2|state.W2~regout  & ((C1_sample_data[16]) # ((\u2|sample_data [24] & \u2|state.W3~regout )))) # (!\u2|state.W2~regout  & (\u2|sample_data [24] & ((\u2|state.W3~regout ))))

	.clk(\clk~combout ),
	.dataa(\u2|state.W2~regout ),
	.datab(\u2|sample_data [24]),
	.datac(\u2|clk_cnt [16]),
	.datad(\u2|state.W3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector15~0 ),
	.regout(\u2|sample_data [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[16] .lut_mask = "eca0";
defparam \u2|sample_data[16] .operation_mode = "normal";
defparam \u2|sample_data[16] .output_mode = "comb_only";
defparam \u2|sample_data[16] .register_cascade_mode = "off";
defparam \u2|sample_data[16] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \u2|ram_data_tmp[0] (
// Equation(s):
// \u2|ram_data_tmp [0] = DFFEAS((\u2|Selector15~1 ) # ((\u2|Selector15~0 ) # ((\u2|sample_addr_tmp~4_combout  & \u2|ram_data_tmp [0]))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector15~1 ),
	.datab(\u2|Selector15~0 ),
	.datac(\u2|sample_addr_tmp~4_combout ),
	.datad(\u2|ram_data_tmp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[0] .lut_mask = "feee";
defparam \u2|ram_data_tmp[0] .operation_mode = "normal";
defparam \u2|ram_data_tmp[0] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[0] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[0] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \u2|sample_data[1] (
// Equation(s):
// \u2|sample_data [1] = DFFEAS((((\u2|clk_cnt [1]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[1] .lut_mask = "ff00";
defparam \u2|sample_data[1] .operation_mode = "normal";
defparam \u2|sample_data[1] .output_mode = "reg_only";
defparam \u2|sample_data[1] .register_cascade_mode = "off";
defparam \u2|sample_data[1] .sum_lutc_input = "datac";
defparam \u2|sample_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \u2|sample_data[9] (
// Equation(s):
// \u2|Selector14~1  = (\u2|state.W0~regout  & ((\u2|sample_data [1]) # ((\u2|state.W1~regout  & C1_sample_data[9])))) # (!\u2|state.W0~regout  & (\u2|state.W1~regout  & (C1_sample_data[9])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|state.W1~regout ),
	.datac(\u2|clk_cnt [9]),
	.datad(\u2|sample_data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector14~1 ),
	.regout(\u2|sample_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[9] .lut_mask = "eac0";
defparam \u2|sample_data[9] .operation_mode = "normal";
defparam \u2|sample_data[9] .output_mode = "comb_only";
defparam \u2|sample_data[9] .register_cascade_mode = "off";
defparam \u2|sample_data[9] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \u2|sample_data[25] (
// Equation(s):
// \u2|sample_data [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|state~21 , \u2|clk_cnt [25], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [25]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[25] .lut_mask = "0000";
defparam \u2|sample_data[25] .operation_mode = "normal";
defparam \u2|sample_data[25] .output_mode = "reg_only";
defparam \u2|sample_data[25] .register_cascade_mode = "off";
defparam \u2|sample_data[25] .sum_lutc_input = "datac";
defparam \u2|sample_data[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \u2|sample_data[17] (
// Equation(s):
// \u2|Selector14~0  = (\u2|sample_data [25] & ((\u2|state.W3~regout ) # ((\u2|state.W2~regout  & C1_sample_data[17])))) # (!\u2|sample_data [25] & (\u2|state.W2~regout  & (C1_sample_data[17])))

	.clk(\clk~combout ),
	.dataa(\u2|sample_data [25]),
	.datab(\u2|state.W2~regout ),
	.datac(\u2|clk_cnt [17]),
	.datad(\u2|state.W3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector14~0 ),
	.regout(\u2|sample_data [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[17] .lut_mask = "eac0";
defparam \u2|sample_data[17] .operation_mode = "normal";
defparam \u2|sample_data[17] .output_mode = "comb_only";
defparam \u2|sample_data[17] .register_cascade_mode = "off";
defparam \u2|sample_data[17] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \u2|ram_data_tmp[1] (
// Equation(s):
// \u2|ram_data_tmp [1] = DFFEAS((\u2|Selector14~1 ) # ((\u2|Selector14~0 ) # ((\u2|sample_addr_tmp~4_combout  & \u2|ram_data_tmp [1]))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector14~1 ),
	.datab(\u2|sample_addr_tmp~4_combout ),
	.datac(\u2|ram_data_tmp [1]),
	.datad(\u2|Selector14~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[1] .lut_mask = "ffea";
defparam \u2|ram_data_tmp[1] .operation_mode = "normal";
defparam \u2|ram_data_tmp[1] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[1] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[1] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \u2|sample_data[2] (
// Equation(s):
// \u2|sample_data [2] = DFFEAS((((\u2|clk_cnt [2]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[2] .lut_mask = "f0f0";
defparam \u2|sample_data[2] .operation_mode = "normal";
defparam \u2|sample_data[2] .output_mode = "reg_only";
defparam \u2|sample_data[2] .register_cascade_mode = "off";
defparam \u2|sample_data[2] .sum_lutc_input = "datac";
defparam \u2|sample_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \u2|sample_data[10] (
// Equation(s):
// \u2|Selector13~1  = (\u2|state.W0~regout  & ((\u2|sample_data [2]) # ((\u2|state.W1~regout  & C1_sample_data[10])))) # (!\u2|state.W0~regout  & (\u2|state.W1~regout  & (C1_sample_data[10])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|state.W1~regout ),
	.datac(\u2|clk_cnt [10]),
	.datad(\u2|sample_data [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector13~1 ),
	.regout(\u2|sample_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[10] .lut_mask = "eac0";
defparam \u2|sample_data[10] .operation_mode = "normal";
defparam \u2|sample_data[10] .output_mode = "comb_only";
defparam \u2|sample_data[10] .register_cascade_mode = "off";
defparam \u2|sample_data[10] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \u2|sample_data[26] (
// Equation(s):
// \u2|sample_data [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|state~21 , \u2|clk_cnt [26], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [26]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[26] .lut_mask = "0000";
defparam \u2|sample_data[26] .operation_mode = "normal";
defparam \u2|sample_data[26] .output_mode = "reg_only";
defparam \u2|sample_data[26] .register_cascade_mode = "off";
defparam \u2|sample_data[26] .sum_lutc_input = "datac";
defparam \u2|sample_data[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \u2|sample_data[18] (
// Equation(s):
// \u2|Selector13~0  = (\u2|state.W3~regout  & ((\u2|sample_data [26]) # ((\u2|state.W2~regout  & C1_sample_data[18])))) # (!\u2|state.W3~regout  & (\u2|state.W2~regout  & (C1_sample_data[18])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W3~regout ),
	.datab(\u2|state.W2~regout ),
	.datac(\u2|clk_cnt [18]),
	.datad(\u2|sample_data [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector13~0 ),
	.regout(\u2|sample_data [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[18] .lut_mask = "eac0";
defparam \u2|sample_data[18] .operation_mode = "normal";
defparam \u2|sample_data[18] .output_mode = "comb_only";
defparam \u2|sample_data[18] .register_cascade_mode = "off";
defparam \u2|sample_data[18] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \u2|ram_data_tmp[2] (
// Equation(s):
// \u2|ram_data_tmp [2] = DFFEAS((\u2|Selector13~1 ) # ((\u2|Selector13~0 ) # ((\u2|ram_data_tmp [2] & \u2|sample_addr_tmp~4_combout ))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|ram_data_tmp [2]),
	.datab(\u2|Selector13~1 ),
	.datac(\u2|sample_addr_tmp~4_combout ),
	.datad(\u2|Selector13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[2] .lut_mask = "ffec";
defparam \u2|ram_data_tmp[2] .operation_mode = "normal";
defparam \u2|ram_data_tmp[2] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[2] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[2] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \u2|sample_data[27] (
// Equation(s):
// \u2|sample_data [27] = DFFEAS((((\u2|clk_cnt [27]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[27] .lut_mask = "ff00";
defparam \u2|sample_data[27] .operation_mode = "normal";
defparam \u2|sample_data[27] .output_mode = "reg_only";
defparam \u2|sample_data[27] .register_cascade_mode = "off";
defparam \u2|sample_data[27] .sum_lutc_input = "datac";
defparam \u2|sample_data[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \u2|sample_data[19] (
// Equation(s):
// \u2|Selector12~0  = (\u2|state.W2~regout  & ((C1_sample_data[19]) # ((\u2|sample_data [27] & \u2|state.W3~regout )))) # (!\u2|state.W2~regout  & (\u2|sample_data [27] & ((\u2|state.W3~regout ))))

	.clk(\clk~combout ),
	.dataa(\u2|state.W2~regout ),
	.datab(\u2|sample_data [27]),
	.datac(\u2|clk_cnt [19]),
	.datad(\u2|state.W3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector12~0 ),
	.regout(\u2|sample_data [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[19] .lut_mask = "eca0";
defparam \u2|sample_data[19] .operation_mode = "normal";
defparam \u2|sample_data[19] .output_mode = "comb_only";
defparam \u2|sample_data[19] .register_cascade_mode = "off";
defparam \u2|sample_data[19] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \u2|sample_data[3] (
// Equation(s):
// \u2|sample_data [3] = DFFEAS((((\u2|clk_cnt [3]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[3] .lut_mask = "f0f0";
defparam \u2|sample_data[3] .operation_mode = "normal";
defparam \u2|sample_data[3] .output_mode = "reg_only";
defparam \u2|sample_data[3] .register_cascade_mode = "off";
defparam \u2|sample_data[3] .sum_lutc_input = "datac";
defparam \u2|sample_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \u2|sample_data[11] (
// Equation(s):
// \u2|Selector12~1  = (\u2|state.W0~regout  & ((\u2|sample_data [3]) # ((C1_sample_data[11] & \u2|state.W1~regout )))) # (!\u2|state.W0~regout  & (((C1_sample_data[11] & \u2|state.W1~regout ))))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|sample_data [3]),
	.datac(\u2|clk_cnt [11]),
	.datad(\u2|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector12~1 ),
	.regout(\u2|sample_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[11] .lut_mask = "f888";
defparam \u2|sample_data[11] .operation_mode = "normal";
defparam \u2|sample_data[11] .output_mode = "comb_only";
defparam \u2|sample_data[11] .register_cascade_mode = "off";
defparam \u2|sample_data[11] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \u2|ram_data_tmp[3] (
// Equation(s):
// \u2|ram_data_tmp [3] = DFFEAS((\u2|Selector12~0 ) # ((\u2|Selector12~1 ) # ((\u2|sample_addr_tmp~4_combout  & \u2|ram_data_tmp [3]))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector12~0 ),
	.datab(\u2|Selector12~1 ),
	.datac(\u2|sample_addr_tmp~4_combout ),
	.datad(\u2|ram_data_tmp [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[3] .lut_mask = "feee";
defparam \u2|ram_data_tmp[3] .operation_mode = "normal";
defparam \u2|ram_data_tmp[3] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[3] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[3] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \u2|sample_data[4] (
// Equation(s):
// \u2|sample_data [4] = DFFEAS((((\u2|clk_cnt [4]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[4] .lut_mask = "ff00";
defparam \u2|sample_data[4] .operation_mode = "normal";
defparam \u2|sample_data[4] .output_mode = "reg_only";
defparam \u2|sample_data[4] .register_cascade_mode = "off";
defparam \u2|sample_data[4] .sum_lutc_input = "datac";
defparam \u2|sample_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \u2|sample_data[12] (
// Equation(s):
// \u2|Selector11~1  = (\u2|state.W0~regout  & ((\u2|sample_data [4]) # ((C1_sample_data[12] & \u2|state.W1~regout )))) # (!\u2|state.W0~regout  & (((C1_sample_data[12] & \u2|state.W1~regout ))))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|sample_data [4]),
	.datac(\u2|clk_cnt [12]),
	.datad(\u2|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector11~1 ),
	.regout(\u2|sample_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[12] .lut_mask = "f888";
defparam \u2|sample_data[12] .operation_mode = "normal";
defparam \u2|sample_data[12] .output_mode = "comb_only";
defparam \u2|sample_data[12] .register_cascade_mode = "off";
defparam \u2|sample_data[12] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \u2|sample_data[28] (
// Equation(s):
// \u2|sample_data [28] = DFFEAS((((\u2|clk_cnt [28]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[28] .lut_mask = "ff00";
defparam \u2|sample_data[28] .operation_mode = "normal";
defparam \u2|sample_data[28] .output_mode = "reg_only";
defparam \u2|sample_data[28] .register_cascade_mode = "off";
defparam \u2|sample_data[28] .sum_lutc_input = "datac";
defparam \u2|sample_data[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \u2|sample_data[20] (
// Equation(s):
// \u2|Selector11~0  = (\u2|state.W3~regout  & ((\u2|sample_data [28]) # ((\u2|state.W2~regout  & C1_sample_data[20])))) # (!\u2|state.W3~regout  & (\u2|state.W2~regout  & (C1_sample_data[20])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W3~regout ),
	.datab(\u2|state.W2~regout ),
	.datac(\u2|clk_cnt [20]),
	.datad(\u2|sample_data [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector11~0 ),
	.regout(\u2|sample_data [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[20] .lut_mask = "eac0";
defparam \u2|sample_data[20] .operation_mode = "normal";
defparam \u2|sample_data[20] .output_mode = "comb_only";
defparam \u2|sample_data[20] .register_cascade_mode = "off";
defparam \u2|sample_data[20] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \u2|ram_data_tmp[4] (
// Equation(s):
// \u2|ram_data_tmp [4] = DFFEAS((\u2|Selector11~1 ) # ((\u2|Selector11~0 ) # ((\u2|sample_addr_tmp~4_combout  & \u2|ram_data_tmp [4]))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector11~1 ),
	.datab(\u2|Selector11~0 ),
	.datac(\u2|sample_addr_tmp~4_combout ),
	.datad(\u2|ram_data_tmp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[4] .lut_mask = "feee";
defparam \u2|ram_data_tmp[4] .operation_mode = "normal";
defparam \u2|ram_data_tmp[4] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[4] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[4] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \u2|sample_data[5] (
// Equation(s):
// \u2|sample_data [5] = DFFEAS((((\u2|clk_cnt [5]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[5] .lut_mask = "ff00";
defparam \u2|sample_data[5] .operation_mode = "normal";
defparam \u2|sample_data[5] .output_mode = "reg_only";
defparam \u2|sample_data[5] .register_cascade_mode = "off";
defparam \u2|sample_data[5] .sum_lutc_input = "datac";
defparam \u2|sample_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \u2|sample_data[13] (
// Equation(s):
// \u2|Selector10~1  = (\u2|state.W0~regout  & ((\u2|sample_data [5]) # ((C1_sample_data[13] & \u2|state.W1~regout )))) # (!\u2|state.W0~regout  & (((C1_sample_data[13] & \u2|state.W1~regout ))))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|sample_data [5]),
	.datac(\u2|clk_cnt [13]),
	.datad(\u2|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector10~1 ),
	.regout(\u2|sample_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[13] .lut_mask = "f888";
defparam \u2|sample_data[13] .operation_mode = "normal";
defparam \u2|sample_data[13] .output_mode = "comb_only";
defparam \u2|sample_data[13] .register_cascade_mode = "off";
defparam \u2|sample_data[13] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \u2|sample_data[29] (
// Equation(s):
// \u2|sample_data [29] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|state~21 , \u2|clk_cnt [29], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [29]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[29] .lut_mask = "0000";
defparam \u2|sample_data[29] .operation_mode = "normal";
defparam \u2|sample_data[29] .output_mode = "reg_only";
defparam \u2|sample_data[29] .register_cascade_mode = "off";
defparam \u2|sample_data[29] .sum_lutc_input = "datac";
defparam \u2|sample_data[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \u2|sample_data[21] (
// Equation(s):
// \u2|Selector10~0  = (\u2|state.W3~regout  & ((\u2|sample_data [29]) # ((\u2|state.W2~regout  & C1_sample_data[21])))) # (!\u2|state.W3~regout  & (\u2|state.W2~regout  & (C1_sample_data[21])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W3~regout ),
	.datab(\u2|state.W2~regout ),
	.datac(\u2|clk_cnt [21]),
	.datad(\u2|sample_data [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector10~0 ),
	.regout(\u2|sample_data [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[21] .lut_mask = "eac0";
defparam \u2|sample_data[21] .operation_mode = "normal";
defparam \u2|sample_data[21] .output_mode = "comb_only";
defparam \u2|sample_data[21] .register_cascade_mode = "off";
defparam \u2|sample_data[21] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \u2|ram_data_tmp[5] (
// Equation(s):
// \u2|ram_data_tmp [5] = DFFEAS((\u2|Selector10~1 ) # ((\u2|Selector10~0 ) # ((\u2|sample_addr_tmp~4_combout  & \u2|ram_data_tmp [5]))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector10~1 ),
	.datab(\u2|sample_addr_tmp~4_combout ),
	.datac(\u2|ram_data_tmp [5]),
	.datad(\u2|Selector10~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[5] .lut_mask = "ffea";
defparam \u2|ram_data_tmp[5] .operation_mode = "normal";
defparam \u2|ram_data_tmp[5] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[5] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[5] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \u2|sample_data[30] (
// Equation(s):
// \u2|sample_data [30] = DFFEAS((((\u2|clk_cnt [30]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [30]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[30] .lut_mask = "f0f0";
defparam \u2|sample_data[30] .operation_mode = "normal";
defparam \u2|sample_data[30] .output_mode = "reg_only";
defparam \u2|sample_data[30] .register_cascade_mode = "off";
defparam \u2|sample_data[30] .sum_lutc_input = "datac";
defparam \u2|sample_data[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \u2|sample_data[22] (
// Equation(s):
// \u2|Selector9~0  = (\u2|state.W3~regout  & ((\u2|sample_data [30]) # ((\u2|state.W2~regout  & C1_sample_data[22])))) # (!\u2|state.W3~regout  & (\u2|state.W2~regout  & (C1_sample_data[22])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W3~regout ),
	.datab(\u2|state.W2~regout ),
	.datac(\u2|clk_cnt [22]),
	.datad(\u2|sample_data [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector9~0 ),
	.regout(\u2|sample_data [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[22] .lut_mask = "eac0";
defparam \u2|sample_data[22] .operation_mode = "normal";
defparam \u2|sample_data[22] .output_mode = "comb_only";
defparam \u2|sample_data[22] .register_cascade_mode = "off";
defparam \u2|sample_data[22] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \u2|sample_data[6] (
// Equation(s):
// \u2|sample_data [6] = DFFEAS((((\u2|clk_cnt [6]))), GLOBAL(\clk~combout ), VCC, , \u2|state~21 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|clk_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[6] .lut_mask = "ff00";
defparam \u2|sample_data[6] .operation_mode = "normal";
defparam \u2|sample_data[6] .output_mode = "reg_only";
defparam \u2|sample_data[6] .register_cascade_mode = "off";
defparam \u2|sample_data[6] .sum_lutc_input = "datac";
defparam \u2|sample_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \u2|sample_data[14] (
// Equation(s):
// \u2|Selector9~1  = (\u2|state.W0~regout  & ((\u2|sample_data [6]) # ((C1_sample_data[14] & \u2|state.W1~regout )))) # (!\u2|state.W0~regout  & (((C1_sample_data[14] & \u2|state.W1~regout ))))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|sample_data [6]),
	.datac(\u2|clk_cnt [14]),
	.datad(\u2|state.W1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector9~1 ),
	.regout(\u2|sample_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[14] .lut_mask = "f888";
defparam \u2|sample_data[14] .operation_mode = "normal";
defparam \u2|sample_data[14] .output_mode = "comb_only";
defparam \u2|sample_data[14] .register_cascade_mode = "off";
defparam \u2|sample_data[14] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \u2|ram_data_tmp[6] (
// Equation(s):
// \u2|ram_data_tmp [6] = DFFEAS((\u2|Selector9~0 ) # ((\u2|Selector9~1 ) # ((\u2|sample_addr_tmp~4_combout  & \u2|ram_data_tmp [6]))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector9~0 ),
	.datab(\u2|Selector9~1 ),
	.datac(\u2|sample_addr_tmp~4_combout ),
	.datad(\u2|ram_data_tmp [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[6] .lut_mask = "feee";
defparam \u2|ram_data_tmp[6] .operation_mode = "normal";
defparam \u2|ram_data_tmp[6] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[6] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[6] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \u2|sample_data[31]~0 (
// Equation(s):
// \u2|sample_data[31]~0_combout  = (\u2|ch_sgn_delay0~regout  & (!\u2|ch_sgn_delay2~regout  & (\u2|sample_data [31] $ (\u2|clk_cnt [31])))) # (!\u2|ch_sgn_delay0~regout  & (!\u2|sample_data [31] & ((\u2|ch_sgn_delay2~regout ))))

	.clk(gnd),
	.dataa(\u2|ch_sgn_delay0~regout ),
	.datab(\u2|sample_data [31]),
	.datac(\u2|clk_cnt [31]),
	.datad(\u2|ch_sgn_delay2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|sample_data[31]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[31]~0 .lut_mask = "1128";
defparam \u2|sample_data[31]~0 .operation_mode = "normal";
defparam \u2|sample_data[31]~0 .output_mode = "comb_only";
defparam \u2|sample_data[31]~0 .register_cascade_mode = "off";
defparam \u2|sample_data[31]~0 .sum_lutc_input = "datac";
defparam \u2|sample_data[31]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \u2|sample_data[31] (
// Equation(s):
// \u2|sample_data [31] = DFFEAS(\u2|sample_data [31] $ (((\u2|state~20_combout  & (\u2|sample_data[31]~0_combout  & \u2|LessThan0~2_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|state~20_combout ),
	.datab(\u2|sample_data[31]~0_combout ),
	.datac(\u2|sample_data [31]),
	.datad(\u2|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[31] .lut_mask = "78f0";
defparam \u2|sample_data[31] .operation_mode = "normal";
defparam \u2|sample_data[31] .output_mode = "reg_only";
defparam \u2|sample_data[31] .register_cascade_mode = "off";
defparam \u2|sample_data[31] .sum_lutc_input = "datac";
defparam \u2|sample_data[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \u2|sample_data[23] (
// Equation(s):
// \u2|Selector8~0  = (\u2|sample_data [31] & ((\u2|state.W3~regout ) # ((\u2|state.W2~regout  & C1_sample_data[23])))) # (!\u2|sample_data [31] & (\u2|state.W2~regout  & (C1_sample_data[23])))

	.clk(\clk~combout ),
	.dataa(\u2|sample_data [31]),
	.datab(\u2|state.W2~regout ),
	.datac(\u2|clk_cnt [23]),
	.datad(\u2|state.W3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector8~0 ),
	.regout(\u2|sample_data [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[23] .lut_mask = "eac0";
defparam \u2|sample_data[23] .operation_mode = "normal";
defparam \u2|sample_data[23] .output_mode = "comb_only";
defparam \u2|sample_data[23] .register_cascade_mode = "off";
defparam \u2|sample_data[23] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \u2|sample_data[7] (
// Equation(s):
// \u2|sample_data [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \u2|state~21 , \u2|clk_cnt [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|clk_cnt [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|sample_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[7] .lut_mask = "0000";
defparam \u2|sample_data[7] .operation_mode = "normal";
defparam \u2|sample_data[7] .output_mode = "reg_only";
defparam \u2|sample_data[7] .register_cascade_mode = "off";
defparam \u2|sample_data[7] .sum_lutc_input = "datac";
defparam \u2|sample_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \u2|sample_data[15] (
// Equation(s):
// \u2|Selector8~1  = (\u2|state.W0~regout  & ((\u2|sample_data [7]) # ((\u2|state.W1~regout  & C1_sample_data[15])))) # (!\u2|state.W0~regout  & (\u2|state.W1~regout  & (C1_sample_data[15])))

	.clk(\clk~combout ),
	.dataa(\u2|state.W0~regout ),
	.datab(\u2|state.W1~regout ),
	.datac(\u2|clk_cnt [15]),
	.datad(\u2|sample_data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|state~21 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Selector8~1 ),
	.regout(\u2|sample_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|sample_data[15] .lut_mask = "eac0";
defparam \u2|sample_data[15] .operation_mode = "normal";
defparam \u2|sample_data[15] .output_mode = "comb_only";
defparam \u2|sample_data[15] .register_cascade_mode = "off";
defparam \u2|sample_data[15] .sum_lutc_input = "qfbk";
defparam \u2|sample_data[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \u2|ram_data_tmp[7] (
// Equation(s):
// \u2|ram_data_tmp [7] = DFFEAS((\u2|Selector8~0 ) # ((\u2|Selector8~1 ) # ((\u2|sample_addr_tmp~4_combout  & \u2|ram_data_tmp [7]))), GLOBAL(\clk~combout ), VCC, , \u2|always0~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\u2|Selector8~0 ),
	.datab(\u2|Selector8~1 ),
	.datac(\u2|sample_addr_tmp~4_combout ),
	.datad(\u2|ram_data_tmp [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always0~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|ram_data_tmp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|ram_data_tmp[7] .lut_mask = "feee";
defparam \u2|ram_data_tmp[7] .operation_mode = "normal";
defparam \u2|ram_data_tmp[7] .output_mode = "reg_only";
defparam \u2|ram_data_tmp[7] .register_cascade_mode = "off";
defparam \u2|ram_data_tmp[7] .sum_lutc_input = "datac";
defparam \u2|ram_data_tmp[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_end~I (
	.datain(\u1|sample_end~regout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_end));
// synopsys translate_off
defparam \mcu_end~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_sync~I (
	.datain(\u1|ch_sync_out~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_sync));
// synopsys translate_off
defparam \mcu_sync~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[0]~I (
	.datain(\u1|mcu_data[0]~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[0]));
// synopsys translate_off
defparam \mcu_data[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[1]~I (
	.datain(\u1|mcu_data[1]~12_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[1]));
// synopsys translate_off
defparam \mcu_data[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[2]~I (
	.datain(\u1|mcu_data[2]~17_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[2]));
// synopsys translate_off
defparam \mcu_data[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[3]~I (
	.datain(\u1|mcu_data[3]~22_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[3]));
// synopsys translate_off
defparam \mcu_data[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[4]~I (
	.datain(\u1|mcu_data[4]~27_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[4]));
// synopsys translate_off
defparam \mcu_data[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[5]~I (
	.datain(\u1|mcu_data[5]~32_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[5]));
// synopsys translate_off
defparam \mcu_data[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[6]~I (
	.datain(\u1|mcu_data[6]~37_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[6]));
// synopsys translate_off
defparam \mcu_data[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \mcu_data[7]~I (
	.datain(\u1|mcu_data[7]~42_combout ),
	.oe(vcc),
	.combout(),
	.padio(mcu_data[7]));
// synopsys translate_off
defparam \mcu_data[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ch_sgn_in[0]));
// synopsys translate_off
defparam \ch_sgn_in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ch_sgn_in[1]));
// synopsys translate_off
defparam \ch_sgn_in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ch_sgn_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(ch_sgn_in[2]));
// synopsys translate_off
defparam \ch_sgn_in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_nrd~I (
	.datain(\u2|ram_nrd~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ram_nrd));
// synopsys translate_off
defparam \ram_nrd~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_nwr~I (
	.datain(\u2|ram_nwr~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ram_nwr));
// synopsys translate_off
defparam \ram_nwr~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_ncs~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(ram_ncs));
// synopsys translate_off
defparam \ram_ncs~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[0]~I (
	.datain(\u2|ram_addr[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[0]));
// synopsys translate_off
defparam \ram_addr[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[1]~I (
	.datain(\u2|ram_addr[1]~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[1]));
// synopsys translate_off
defparam \ram_addr[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[2]~I (
	.datain(\u2|ram_addr[2]~2 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[2]));
// synopsys translate_off
defparam \ram_addr[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[3]~I (
	.datain(\u2|ram_addr[3]~3 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[3]));
// synopsys translate_off
defparam \ram_addr[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[4]~I (
	.datain(\u2|ram_addr[4]~4 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[4]));
// synopsys translate_off
defparam \ram_addr[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[5]~I (
	.datain(\u2|ram_addr[5]~5 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[5]));
// synopsys translate_off
defparam \ram_addr[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[6]~I (
	.datain(\u2|ram_addr[6]~6 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[6]));
// synopsys translate_off
defparam \ram_addr[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[7]~I (
	.datain(\u2|ram_addr[7]~7 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[7]));
// synopsys translate_off
defparam \ram_addr[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[8]~I (
	.datain(\u2|ram_addr[8]~8 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[8]));
// synopsys translate_off
defparam \ram_addr[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[9]~I (
	.datain(\u2|ram_addr[9]~9 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[9]));
// synopsys translate_off
defparam \ram_addr[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[10]~I (
	.datain(\u2|ram_addr[10]~10 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[10]));
// synopsys translate_off
defparam \ram_addr[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[11]~I (
	.datain(\u2|ram_addr[11]~11 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[11]));
// synopsys translate_off
defparam \ram_addr[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[12]~I (
	.datain(\u2|ram_addr[12]~12 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[12]));
// synopsys translate_off
defparam \ram_addr[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[13]~I (
	.datain(\u2|ram_addr[13]~13 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[13]));
// synopsys translate_off
defparam \ram_addr[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[14]~I (
	.datain(\u2|ram_addr[14]~14 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[14]));
// synopsys translate_off
defparam \ram_addr[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[15]~I (
	.datain(\u2|ram_addr[15]~15 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[15]));
// synopsys translate_off
defparam \ram_addr[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[16]~I (
	.datain(\u2|ram_addr[16]~16 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[16]));
// synopsys translate_off
defparam \ram_addr[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[17]~I (
	.datain(\u2|ram_addr[17]~17 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[17]));
// synopsys translate_off
defparam \ram_addr[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[18]~I (
	.datain(\u2|ram_addr[18]~18 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[18]));
// synopsys translate_off
defparam \ram_addr[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \ram_addr[19]~I (
	.datain(\u2|ram_addr[19]~19 ),
	.oe(vcc),
	.combout(),
	.padio(ram_addr[19]));
// synopsys translate_off
defparam \ram_addr[19]~I .operation_mode = "output";
// synopsys translate_on

endmodule
