    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ISR
ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR__INTC_MASK EQU 0x20000
ISR__INTC_NUMBER EQU 17
ISR__INTC_PRIOR_MASK EQU 0xC000
ISR__INTC_PRIOR_NUM EQU 3
ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ISR_1
ISR_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_1__INTC_MASK EQU 0x10000
ISR_1__INTC_NUMBER EQU 16
ISR_1__INTC_PRIOR_MASK EQU 0xC0
ISR_1__INTC_PRIOR_NUM EQU 3
ISR_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ISR_2
ISR_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_2__INTC_MASK EQU 0x40000
ISR_2__INTC_NUMBER EQU 18
ISR_2__INTC_PRIOR_MASK EQU 0xC00000
ISR_2__INTC_PRIOR_NUM EQU 3
ISR_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

; Hand
Hand__0__DM__MASK EQU 0x07
Hand__0__DM__SHIFT EQU 0
Hand__0__DR EQU CYREG_PRT3_DR
Hand__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Hand__0__HSIOM_MASK EQU 0x0000000F
Hand__0__HSIOM_SHIFT EQU 0
Hand__0__INTCFG EQU CYREG_PRT3_INTCFG
Hand__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Hand__0__MASK EQU 0x01
Hand__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Hand__0__OUT_SEL_SHIFT EQU 0
Hand__0__OUT_SEL_VAL EQU 3
Hand__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Hand__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Hand__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Hand__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Hand__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Hand__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Hand__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Hand__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Hand__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Hand__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Hand__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Hand__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Hand__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Hand__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Hand__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Hand__0__PC EQU CYREG_PRT3_PC
Hand__0__PC2 EQU CYREG_PRT3_PC2
Hand__0__PORT EQU 3
Hand__0__PS EQU CYREG_PRT3_PS
Hand__0__SHIFT EQU 0
Hand__DR EQU CYREG_PRT3_DR
Hand__INTCFG EQU CYREG_PRT3_INTCFG
Hand__INTSTAT EQU CYREG_PRT3_INTSTAT
Hand__MASK EQU 0x01
Hand__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Hand__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Hand__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Hand__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Hand__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Hand__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Hand__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Hand__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Hand__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Hand__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Hand__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Hand__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Hand__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Hand__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Hand__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Hand__PC EQU CYREG_PRT3_PC
Hand__PC2 EQU CYREG_PRT3_PC2
Hand__PORT EQU 3
Hand__PS EQU CYREG_PRT3_PS
Hand__SHIFT EQU 0

; Hand_Backup
Hand_Backup__0__DM__MASK EQU 0xE00000
Hand_Backup__0__DM__SHIFT EQU 21
Hand_Backup__0__DR EQU CYREG_PRT2_DR
Hand_Backup__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Hand_Backup__0__HSIOM_MASK EQU 0xF0000000
Hand_Backup__0__HSIOM_SHIFT EQU 28
Hand_Backup__0__INTCFG EQU CYREG_PRT2_INTCFG
Hand_Backup__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Hand_Backup__0__MASK EQU 0x80
Hand_Backup__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hand_Backup__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hand_Backup__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hand_Backup__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hand_Backup__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hand_Backup__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hand_Backup__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hand_Backup__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hand_Backup__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hand_Backup__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hand_Backup__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hand_Backup__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hand_Backup__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hand_Backup__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hand_Backup__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hand_Backup__0__PC EQU CYREG_PRT2_PC
Hand_Backup__0__PC2 EQU CYREG_PRT2_PC2
Hand_Backup__0__PORT EQU 2
Hand_Backup__0__PS EQU CYREG_PRT2_PS
Hand_Backup__0__SHIFT EQU 7
Hand_Backup__DR EQU CYREG_PRT2_DR
Hand_Backup__INTCFG EQU CYREG_PRT2_INTCFG
Hand_Backup__INTSTAT EQU CYREG_PRT2_INTSTAT
Hand_Backup__MASK EQU 0x80
Hand_Backup__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hand_Backup__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hand_Backup__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hand_Backup__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hand_Backup__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hand_Backup__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hand_Backup__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hand_Backup__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hand_Backup__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hand_Backup__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hand_Backup__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hand_Backup__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hand_Backup__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hand_Backup__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hand_Backup__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hand_Backup__PC EQU CYREG_PRT2_PC
Hand_Backup__PC2 EQU CYREG_PRT2_PC2
Hand_Backup__PORT EQU 2
Hand_Backup__PS EQU CYREG_PRT2_PS
Hand_Backup__SHIFT EQU 7

; Hand_MCU
Hand_MCU__0__DM__MASK EQU 0x1C0000
Hand_MCU__0__DM__SHIFT EQU 18
Hand_MCU__0__DR EQU CYREG_PRT2_DR
Hand_MCU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Hand_MCU__0__HSIOM_MASK EQU 0x0F000000
Hand_MCU__0__HSIOM_SHIFT EQU 24
Hand_MCU__0__INTCFG EQU CYREG_PRT2_INTCFG
Hand_MCU__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Hand_MCU__0__MASK EQU 0x40
Hand_MCU__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hand_MCU__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hand_MCU__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hand_MCU__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hand_MCU__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hand_MCU__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hand_MCU__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hand_MCU__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hand_MCU__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hand_MCU__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hand_MCU__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hand_MCU__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hand_MCU__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hand_MCU__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hand_MCU__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hand_MCU__0__PC EQU CYREG_PRT2_PC
Hand_MCU__0__PC2 EQU CYREG_PRT2_PC2
Hand_MCU__0__PORT EQU 2
Hand_MCU__0__PS EQU CYREG_PRT2_PS
Hand_MCU__0__SHIFT EQU 6
Hand_MCU__DR EQU CYREG_PRT2_DR
Hand_MCU__INTCFG EQU CYREG_PRT2_INTCFG
Hand_MCU__INTSTAT EQU CYREG_PRT2_INTSTAT
Hand_MCU__MASK EQU 0x40
Hand_MCU__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hand_MCU__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hand_MCU__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hand_MCU__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hand_MCU__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hand_MCU__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hand_MCU__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hand_MCU__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hand_MCU__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hand_MCU__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hand_MCU__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hand_MCU__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hand_MCU__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hand_MCU__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hand_MCU__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hand_MCU__PC EQU CYREG_PRT2_PC
Hand_MCU__PC2 EQU CYREG_PRT2_PC2
Hand_MCU__PORT EQU 2
Hand_MCU__PS EQU CYREG_PRT2_PS
Hand_MCU__SHIFT EQU 6

; Elbow
Elbow__0__DM__MASK EQU 0x38000
Elbow__0__DM__SHIFT EQU 15
Elbow__0__DR EQU CYREG_PRT0_DR
Elbow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Elbow__0__HSIOM_MASK EQU 0x00F00000
Elbow__0__HSIOM_SHIFT EQU 20
Elbow__0__INTCFG EQU CYREG_PRT0_INTCFG
Elbow__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Elbow__0__MASK EQU 0x20
Elbow__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Elbow__0__OUT_SEL_SHIFT EQU 10
Elbow__0__OUT_SEL_VAL EQU 2
Elbow__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Elbow__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Elbow__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Elbow__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Elbow__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Elbow__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Elbow__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Elbow__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Elbow__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Elbow__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Elbow__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Elbow__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Elbow__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Elbow__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Elbow__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Elbow__0__PC EQU CYREG_PRT0_PC
Elbow__0__PC2 EQU CYREG_PRT0_PC2
Elbow__0__PORT EQU 0
Elbow__0__PS EQU CYREG_PRT0_PS
Elbow__0__SHIFT EQU 5
Elbow__DR EQU CYREG_PRT0_DR
Elbow__INTCFG EQU CYREG_PRT0_INTCFG
Elbow__INTSTAT EQU CYREG_PRT0_INTSTAT
Elbow__MASK EQU 0x20
Elbow__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Elbow__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Elbow__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Elbow__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Elbow__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Elbow__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Elbow__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Elbow__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Elbow__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Elbow__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Elbow__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Elbow__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Elbow__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Elbow__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Elbow__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Elbow__PC EQU CYREG_PRT0_PC
Elbow__PC2 EQU CYREG_PRT0_PC2
Elbow__PORT EQU 0
Elbow__PS EQU CYREG_PRT0_PS
Elbow__SHIFT EQU 5

; Elbow_Backup
Elbow_Backup__0__DM__MASK EQU 0x1C0000
Elbow_Backup__0__DM__SHIFT EQU 18
Elbow_Backup__0__DR EQU CYREG_PRT0_DR
Elbow_Backup__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Elbow_Backup__0__HSIOM_MASK EQU 0x0F000000
Elbow_Backup__0__HSIOM_SHIFT EQU 24
Elbow_Backup__0__INTCFG EQU CYREG_PRT0_INTCFG
Elbow_Backup__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Elbow_Backup__0__MASK EQU 0x40
Elbow_Backup__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Elbow_Backup__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Elbow_Backup__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Elbow_Backup__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Elbow_Backup__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Elbow_Backup__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Elbow_Backup__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Elbow_Backup__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Elbow_Backup__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Elbow_Backup__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Elbow_Backup__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Elbow_Backup__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Elbow_Backup__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Elbow_Backup__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Elbow_Backup__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Elbow_Backup__0__PC EQU CYREG_PRT0_PC
Elbow_Backup__0__PC2 EQU CYREG_PRT0_PC2
Elbow_Backup__0__PORT EQU 0
Elbow_Backup__0__PS EQU CYREG_PRT0_PS
Elbow_Backup__0__SHIFT EQU 6
Elbow_Backup__DR EQU CYREG_PRT0_DR
Elbow_Backup__INTCFG EQU CYREG_PRT0_INTCFG
Elbow_Backup__INTSTAT EQU CYREG_PRT0_INTSTAT
Elbow_Backup__MASK EQU 0x40
Elbow_Backup__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Elbow_Backup__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Elbow_Backup__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Elbow_Backup__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Elbow_Backup__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Elbow_Backup__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Elbow_Backup__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Elbow_Backup__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Elbow_Backup__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Elbow_Backup__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Elbow_Backup__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Elbow_Backup__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Elbow_Backup__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Elbow_Backup__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Elbow_Backup__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Elbow_Backup__PC EQU CYREG_PRT0_PC
Elbow_Backup__PC2 EQU CYREG_PRT0_PC2
Elbow_Backup__PORT EQU 0
Elbow_Backup__PS EQU CYREG_PRT0_PS
Elbow_Backup__SHIFT EQU 6

; Elbow_MCU
Elbow_MCU__0__DM__MASK EQU 0xE00000
Elbow_MCU__0__DM__SHIFT EQU 21
Elbow_MCU__0__DR EQU CYREG_PRT0_DR
Elbow_MCU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Elbow_MCU__0__HSIOM_MASK EQU 0xF0000000
Elbow_MCU__0__HSIOM_SHIFT EQU 28
Elbow_MCU__0__INTCFG EQU CYREG_PRT0_INTCFG
Elbow_MCU__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Elbow_MCU__0__MASK EQU 0x80
Elbow_MCU__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Elbow_MCU__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Elbow_MCU__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Elbow_MCU__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Elbow_MCU__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Elbow_MCU__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Elbow_MCU__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Elbow_MCU__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Elbow_MCU__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Elbow_MCU__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Elbow_MCU__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Elbow_MCU__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Elbow_MCU__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Elbow_MCU__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Elbow_MCU__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Elbow_MCU__0__PC EQU CYREG_PRT0_PC
Elbow_MCU__0__PC2 EQU CYREG_PRT0_PC2
Elbow_MCU__0__PORT EQU 0
Elbow_MCU__0__PS EQU CYREG_PRT0_PS
Elbow_MCU__0__SHIFT EQU 7
Elbow_MCU__DR EQU CYREG_PRT0_DR
Elbow_MCU__INTCFG EQU CYREG_PRT0_INTCFG
Elbow_MCU__INTSTAT EQU CYREG_PRT0_INTSTAT
Elbow_MCU__MASK EQU 0x80
Elbow_MCU__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Elbow_MCU__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Elbow_MCU__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Elbow_MCU__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Elbow_MCU__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Elbow_MCU__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Elbow_MCU__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Elbow_MCU__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Elbow_MCU__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Elbow_MCU__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Elbow_MCU__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Elbow_MCU__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Elbow_MCU__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Elbow_MCU__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Elbow_MCU__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Elbow_MCU__PC EQU CYREG_PRT0_PC
Elbow_MCU__PC2 EQU CYREG_PRT0_PC2
Elbow_MCU__PORT EQU 0
Elbow_MCU__PS EQU CYREG_PRT0_PS
Elbow_MCU__SHIFT EQU 7

; Turret
Turret__0__DM__MASK EQU 0xE00
Turret__0__DM__SHIFT EQU 9
Turret__0__DR EQU CYREG_PRT1_DR
Turret__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Turret__0__HSIOM_MASK EQU 0x0000F000
Turret__0__HSIOM_SHIFT EQU 12
Turret__0__INTCFG EQU CYREG_PRT1_INTCFG
Turret__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Turret__0__MASK EQU 0x08
Turret__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Turret__0__OUT_SEL_SHIFT EQU 6
Turret__0__OUT_SEL_VAL EQU 1
Turret__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Turret__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Turret__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Turret__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Turret__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Turret__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Turret__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Turret__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Turret__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Turret__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Turret__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Turret__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Turret__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Turret__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Turret__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Turret__0__PC EQU CYREG_PRT1_PC
Turret__0__PC2 EQU CYREG_PRT1_PC2
Turret__0__PORT EQU 1
Turret__0__PS EQU CYREG_PRT1_PS
Turret__0__SHIFT EQU 3
Turret__DR EQU CYREG_PRT1_DR
Turret__INTCFG EQU CYREG_PRT1_INTCFG
Turret__INTSTAT EQU CYREG_PRT1_INTSTAT
Turret__MASK EQU 0x08
Turret__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Turret__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Turret__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Turret__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Turret__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Turret__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Turret__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Turret__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Turret__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Turret__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Turret__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Turret__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Turret__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Turret__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Turret__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Turret__PC EQU CYREG_PRT1_PC
Turret__PC2 EQU CYREG_PRT1_PC2
Turret__PORT EQU 1
Turret__PS EQU CYREG_PRT1_PS
Turret__SHIFT EQU 3

; Turret_Backup
Turret_Backup__0__DM__MASK EQU 0x7000
Turret_Backup__0__DM__SHIFT EQU 12
Turret_Backup__0__DR EQU CYREG_PRT1_DR
Turret_Backup__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Turret_Backup__0__HSIOM_MASK EQU 0x000F0000
Turret_Backup__0__HSIOM_SHIFT EQU 16
Turret_Backup__0__INTCFG EQU CYREG_PRT1_INTCFG
Turret_Backup__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Turret_Backup__0__MASK EQU 0x10
Turret_Backup__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Turret_Backup__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Turret_Backup__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Turret_Backup__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Turret_Backup__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Turret_Backup__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Turret_Backup__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Turret_Backup__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Turret_Backup__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Turret_Backup__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Turret_Backup__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Turret_Backup__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Turret_Backup__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Turret_Backup__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Turret_Backup__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Turret_Backup__0__PC EQU CYREG_PRT1_PC
Turret_Backup__0__PC2 EQU CYREG_PRT1_PC2
Turret_Backup__0__PORT EQU 1
Turret_Backup__0__PS EQU CYREG_PRT1_PS
Turret_Backup__0__SHIFT EQU 4
Turret_Backup__DR EQU CYREG_PRT1_DR
Turret_Backup__INTCFG EQU CYREG_PRT1_INTCFG
Turret_Backup__INTSTAT EQU CYREG_PRT1_INTSTAT
Turret_Backup__MASK EQU 0x10
Turret_Backup__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Turret_Backup__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Turret_Backup__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Turret_Backup__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Turret_Backup__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Turret_Backup__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Turret_Backup__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Turret_Backup__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Turret_Backup__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Turret_Backup__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Turret_Backup__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Turret_Backup__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Turret_Backup__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Turret_Backup__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Turret_Backup__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Turret_Backup__PC EQU CYREG_PRT1_PC
Turret_Backup__PC2 EQU CYREG_PRT1_PC2
Turret_Backup__PORT EQU 1
Turret_Backup__PS EQU CYREG_PRT1_PS
Turret_Backup__SHIFT EQU 4

; Turret_MCU
Turret_MCU__0__DM__MASK EQU 0x38000
Turret_MCU__0__DM__SHIFT EQU 15
Turret_MCU__0__DR EQU CYREG_PRT1_DR
Turret_MCU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Turret_MCU__0__HSIOM_MASK EQU 0x00F00000
Turret_MCU__0__HSIOM_SHIFT EQU 20
Turret_MCU__0__INTCFG EQU CYREG_PRT1_INTCFG
Turret_MCU__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Turret_MCU__0__MASK EQU 0x20
Turret_MCU__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Turret_MCU__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Turret_MCU__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Turret_MCU__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Turret_MCU__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Turret_MCU__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Turret_MCU__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Turret_MCU__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Turret_MCU__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Turret_MCU__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Turret_MCU__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Turret_MCU__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Turret_MCU__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Turret_MCU__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Turret_MCU__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Turret_MCU__0__PC EQU CYREG_PRT1_PC
Turret_MCU__0__PC2 EQU CYREG_PRT1_PC2
Turret_MCU__0__PORT EQU 1
Turret_MCU__0__PS EQU CYREG_PRT1_PS
Turret_MCU__0__SHIFT EQU 5
Turret_MCU__DR EQU CYREG_PRT1_DR
Turret_MCU__INTCFG EQU CYREG_PRT1_INTCFG
Turret_MCU__INTSTAT EQU CYREG_PRT1_INTSTAT
Turret_MCU__MASK EQU 0x20
Turret_MCU__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Turret_MCU__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Turret_MCU__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Turret_MCU__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Turret_MCU__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Turret_MCU__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Turret_MCU__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Turret_MCU__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Turret_MCU__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Turret_MCU__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Turret_MCU__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Turret_MCU__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Turret_MCU__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Turret_MCU__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Turret_MCU__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Turret_MCU__PC EQU CYREG_PRT1_PC
Turret_MCU__PC2 EQU CYREG_PRT1_PC2
Turret_MCU__PORT EQU 1
Turret_MCU__PS EQU CYREG_PRT1_PS
Turret_MCU__SHIFT EQU 5

; W_Flap
W_Flap__0__DM__MASK EQU 0x38000
W_Flap__0__DM__SHIFT EQU 15
W_Flap__0__DR EQU CYREG_PRT2_DR
W_Flap__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
W_Flap__0__HSIOM_MASK EQU 0x00F00000
W_Flap__0__HSIOM_SHIFT EQU 20
W_Flap__0__INTCFG EQU CYREG_PRT2_INTCFG
W_Flap__0__INTSTAT EQU CYREG_PRT2_INTSTAT
W_Flap__0__MASK EQU 0x20
W_Flap__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
W_Flap__0__OUT_SEL_SHIFT EQU 10
W_Flap__0__OUT_SEL_VAL EQU 3
W_Flap__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_Flap__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_Flap__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_Flap__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_Flap__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_Flap__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_Flap__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_Flap__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_Flap__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_Flap__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_Flap__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_Flap__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_Flap__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_Flap__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_Flap__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_Flap__0__PC EQU CYREG_PRT2_PC
W_Flap__0__PC2 EQU CYREG_PRT2_PC2
W_Flap__0__PORT EQU 2
W_Flap__0__PS EQU CYREG_PRT2_PS
W_Flap__0__SHIFT EQU 5
W_Flap__DR EQU CYREG_PRT2_DR
W_Flap__INTCFG EQU CYREG_PRT2_INTCFG
W_Flap__INTSTAT EQU CYREG_PRT2_INTSTAT
W_Flap__MASK EQU 0x20
W_Flap__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_Flap__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_Flap__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_Flap__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_Flap__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_Flap__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_Flap__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_Flap__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_Flap__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_Flap__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_Flap__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_Flap__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_Flap__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_Flap__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_Flap__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_Flap__PC EQU CYREG_PRT2_PC
W_Flap__PC2 EQU CYREG_PRT2_PC2
W_Flap__PORT EQU 2
W_Flap__PS EQU CYREG_PRT2_PS
W_Flap__SHIFT EQU 5

; W_Flap_Backup
W_Flap_Backup__0__DM__MASK EQU 0x7000
W_Flap_Backup__0__DM__SHIFT EQU 12
W_Flap_Backup__0__DR EQU CYREG_PRT2_DR
W_Flap_Backup__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
W_Flap_Backup__0__HSIOM_MASK EQU 0x000F0000
W_Flap_Backup__0__HSIOM_SHIFT EQU 16
W_Flap_Backup__0__INTCFG EQU CYREG_PRT2_INTCFG
W_Flap_Backup__0__INTSTAT EQU CYREG_PRT2_INTSTAT
W_Flap_Backup__0__MASK EQU 0x10
W_Flap_Backup__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_Flap_Backup__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_Flap_Backup__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_Flap_Backup__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_Flap_Backup__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_Flap_Backup__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_Flap_Backup__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_Flap_Backup__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_Flap_Backup__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_Flap_Backup__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_Flap_Backup__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_Flap_Backup__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_Flap_Backup__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_Flap_Backup__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_Flap_Backup__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_Flap_Backup__0__PC EQU CYREG_PRT2_PC
W_Flap_Backup__0__PC2 EQU CYREG_PRT2_PC2
W_Flap_Backup__0__PORT EQU 2
W_Flap_Backup__0__PS EQU CYREG_PRT2_PS
W_Flap_Backup__0__SHIFT EQU 4
W_Flap_Backup__DR EQU CYREG_PRT2_DR
W_Flap_Backup__INTCFG EQU CYREG_PRT2_INTCFG
W_Flap_Backup__INTSTAT EQU CYREG_PRT2_INTSTAT
W_Flap_Backup__MASK EQU 0x10
W_Flap_Backup__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_Flap_Backup__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_Flap_Backup__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_Flap_Backup__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_Flap_Backup__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_Flap_Backup__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_Flap_Backup__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_Flap_Backup__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_Flap_Backup__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_Flap_Backup__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_Flap_Backup__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_Flap_Backup__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_Flap_Backup__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_Flap_Backup__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_Flap_Backup__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_Flap_Backup__PC EQU CYREG_PRT2_PC
W_Flap_Backup__PC2 EQU CYREG_PRT2_PC2
W_Flap_Backup__PORT EQU 2
W_Flap_Backup__PS EQU CYREG_PRT2_PS
W_Flap_Backup__SHIFT EQU 4

; W_Flap_MCU
W_Flap_MCU__0__DM__MASK EQU 0xE00
W_Flap_MCU__0__DM__SHIFT EQU 9
W_Flap_MCU__0__DR EQU CYREG_PRT2_DR
W_Flap_MCU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
W_Flap_MCU__0__HSIOM_MASK EQU 0x0000F000
W_Flap_MCU__0__HSIOM_SHIFT EQU 12
W_Flap_MCU__0__INTCFG EQU CYREG_PRT2_INTCFG
W_Flap_MCU__0__INTSTAT EQU CYREG_PRT2_INTSTAT
W_Flap_MCU__0__MASK EQU 0x08
W_Flap_MCU__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_Flap_MCU__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_Flap_MCU__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_Flap_MCU__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_Flap_MCU__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_Flap_MCU__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_Flap_MCU__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_Flap_MCU__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_Flap_MCU__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_Flap_MCU__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_Flap_MCU__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_Flap_MCU__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_Flap_MCU__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_Flap_MCU__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_Flap_MCU__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_Flap_MCU__0__PC EQU CYREG_PRT2_PC
W_Flap_MCU__0__PC2 EQU CYREG_PRT2_PC2
W_Flap_MCU__0__PORT EQU 2
W_Flap_MCU__0__PS EQU CYREG_PRT2_PS
W_Flap_MCU__0__SHIFT EQU 3
W_Flap_MCU__DR EQU CYREG_PRT2_DR
W_Flap_MCU__INTCFG EQU CYREG_PRT2_INTCFG
W_Flap_MCU__INTSTAT EQU CYREG_PRT2_INTSTAT
W_Flap_MCU__MASK EQU 0x08
W_Flap_MCU__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
W_Flap_MCU__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
W_Flap_MCU__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
W_Flap_MCU__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
W_Flap_MCU__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
W_Flap_MCU__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
W_Flap_MCU__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
W_Flap_MCU__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
W_Flap_MCU__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
W_Flap_MCU__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
W_Flap_MCU__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
W_Flap_MCU__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
W_Flap_MCU__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
W_Flap_MCU__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
W_Flap_MCU__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
W_Flap_MCU__PC EQU CYREG_PRT2_PC
W_Flap_MCU__PC2 EQU CYREG_PRT2_PC2
W_Flap_MCU__PORT EQU 2
W_Flap_MCU__PS EQU CYREG_PRT2_PS
W_Flap_MCU__SHIFT EQU 3

; CONTROL
CONTROL__0__DM__MASK EQU 0x07
CONTROL__0__DM__SHIFT EQU 0
CONTROL__0__DR EQU CYREG_PRT2_DR
CONTROL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CONTROL__0__HSIOM_MASK EQU 0x0000000F
CONTROL__0__HSIOM_SHIFT EQU 0
CONTROL__0__INTCFG EQU CYREG_PRT2_INTCFG
CONTROL__0__INTSTAT EQU CYREG_PRT2_INTSTAT
CONTROL__0__MASK EQU 0x01
CONTROL__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CONTROL__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CONTROL__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CONTROL__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CONTROL__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CONTROL__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CONTROL__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CONTROL__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CONTROL__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CONTROL__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CONTROL__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CONTROL__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CONTROL__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CONTROL__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CONTROL__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CONTROL__0__PC EQU CYREG_PRT2_PC
CONTROL__0__PC2 EQU CYREG_PRT2_PC2
CONTROL__0__PORT EQU 2
CONTROL__0__PS EQU CYREG_PRT2_PS
CONTROL__0__SHIFT EQU 0
CONTROL__DR EQU CYREG_PRT2_DR
CONTROL__INTCFG EQU CYREG_PRT2_INTCFG
CONTROL__INTSTAT EQU CYREG_PRT2_INTSTAT
CONTROL__MASK EQU 0x01
CONTROL__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CONTROL__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CONTROL__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CONTROL__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CONTROL__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CONTROL__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CONTROL__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CONTROL__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CONTROL__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CONTROL__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CONTROL__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CONTROL__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CONTROL__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CONTROL__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CONTROL__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CONTROL__PC EQU CYREG_PRT2_PC
CONTROL__PC2 EQU CYREG_PRT2_PC2
CONTROL__PORT EQU 2
CONTROL__PS EQU CYREG_PRT2_PS
CONTROL__SHIFT EQU 0

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_4
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Shoulder
Shoulder__0__DM__MASK EQU 0x07
Shoulder__0__DM__SHIFT EQU 0
Shoulder__0__DR EQU CYREG_PRT1_DR
Shoulder__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Shoulder__0__HSIOM_MASK EQU 0x0000000F
Shoulder__0__HSIOM_SHIFT EQU 0
Shoulder__0__INTCFG EQU CYREG_PRT1_INTCFG
Shoulder__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Shoulder__0__MASK EQU 0x01
Shoulder__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Shoulder__0__OUT_SEL_SHIFT EQU 0
Shoulder__0__OUT_SEL_VAL EQU 0
Shoulder__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Shoulder__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Shoulder__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Shoulder__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Shoulder__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Shoulder__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Shoulder__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Shoulder__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Shoulder__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Shoulder__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Shoulder__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Shoulder__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Shoulder__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Shoulder__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Shoulder__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Shoulder__0__PC EQU CYREG_PRT1_PC
Shoulder__0__PC2 EQU CYREG_PRT1_PC2
Shoulder__0__PORT EQU 1
Shoulder__0__PS EQU CYREG_PRT1_PS
Shoulder__0__SHIFT EQU 0
Shoulder__DR EQU CYREG_PRT1_DR
Shoulder__INTCFG EQU CYREG_PRT1_INTCFG
Shoulder__INTSTAT EQU CYREG_PRT1_INTSTAT
Shoulder__MASK EQU 0x01
Shoulder__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Shoulder__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Shoulder__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Shoulder__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Shoulder__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Shoulder__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Shoulder__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Shoulder__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Shoulder__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Shoulder__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Shoulder__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Shoulder__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Shoulder__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Shoulder__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Shoulder__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Shoulder__PC EQU CYREG_PRT1_PC
Shoulder__PC2 EQU CYREG_PRT1_PC2
Shoulder__PORT EQU 1
Shoulder__PS EQU CYREG_PRT1_PS
Shoulder__SHIFT EQU 0

; Shoulder_Backup
Shoulder_Backup__0__DM__MASK EQU 0x38
Shoulder_Backup__0__DM__SHIFT EQU 3
Shoulder_Backup__0__DR EQU CYREG_PRT1_DR
Shoulder_Backup__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Shoulder_Backup__0__HSIOM_MASK EQU 0x000000F0
Shoulder_Backup__0__HSIOM_SHIFT EQU 4
Shoulder_Backup__0__INTCFG EQU CYREG_PRT1_INTCFG
Shoulder_Backup__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Shoulder_Backup__0__MASK EQU 0x02
Shoulder_Backup__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Shoulder_Backup__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Shoulder_Backup__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Shoulder_Backup__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Shoulder_Backup__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Shoulder_Backup__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Shoulder_Backup__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Shoulder_Backup__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Shoulder_Backup__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Shoulder_Backup__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Shoulder_Backup__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Shoulder_Backup__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Shoulder_Backup__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Shoulder_Backup__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Shoulder_Backup__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Shoulder_Backup__0__PC EQU CYREG_PRT1_PC
Shoulder_Backup__0__PC2 EQU CYREG_PRT1_PC2
Shoulder_Backup__0__PORT EQU 1
Shoulder_Backup__0__PS EQU CYREG_PRT1_PS
Shoulder_Backup__0__SHIFT EQU 1
Shoulder_Backup__DR EQU CYREG_PRT1_DR
Shoulder_Backup__INTCFG EQU CYREG_PRT1_INTCFG
Shoulder_Backup__INTSTAT EQU CYREG_PRT1_INTSTAT
Shoulder_Backup__MASK EQU 0x02
Shoulder_Backup__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Shoulder_Backup__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Shoulder_Backup__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Shoulder_Backup__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Shoulder_Backup__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Shoulder_Backup__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Shoulder_Backup__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Shoulder_Backup__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Shoulder_Backup__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Shoulder_Backup__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Shoulder_Backup__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Shoulder_Backup__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Shoulder_Backup__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Shoulder_Backup__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Shoulder_Backup__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Shoulder_Backup__PC EQU CYREG_PRT1_PC
Shoulder_Backup__PC2 EQU CYREG_PRT1_PC2
Shoulder_Backup__PORT EQU 1
Shoulder_Backup__PS EQU CYREG_PRT1_PS
Shoulder_Backup__SHIFT EQU 1

; Shoulder_MCU
Shoulder_MCU__0__DM__MASK EQU 0x1C0
Shoulder_MCU__0__DM__SHIFT EQU 6
Shoulder_MCU__0__DR EQU CYREG_PRT1_DR
Shoulder_MCU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Shoulder_MCU__0__HSIOM_MASK EQU 0x00000F00
Shoulder_MCU__0__HSIOM_SHIFT EQU 8
Shoulder_MCU__0__INTCFG EQU CYREG_PRT1_INTCFG
Shoulder_MCU__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Shoulder_MCU__0__MASK EQU 0x04
Shoulder_MCU__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Shoulder_MCU__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Shoulder_MCU__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Shoulder_MCU__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Shoulder_MCU__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Shoulder_MCU__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Shoulder_MCU__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Shoulder_MCU__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Shoulder_MCU__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Shoulder_MCU__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Shoulder_MCU__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Shoulder_MCU__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Shoulder_MCU__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Shoulder_MCU__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Shoulder_MCU__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Shoulder_MCU__0__PC EQU CYREG_PRT1_PC
Shoulder_MCU__0__PC2 EQU CYREG_PRT1_PC2
Shoulder_MCU__0__PORT EQU 1
Shoulder_MCU__0__PS EQU CYREG_PRT1_PS
Shoulder_MCU__0__SHIFT EQU 2
Shoulder_MCU__DR EQU CYREG_PRT1_DR
Shoulder_MCU__INTCFG EQU CYREG_PRT1_INTCFG
Shoulder_MCU__INTSTAT EQU CYREG_PRT1_INTSTAT
Shoulder_MCU__MASK EQU 0x04
Shoulder_MCU__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Shoulder_MCU__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Shoulder_MCU__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Shoulder_MCU__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Shoulder_MCU__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Shoulder_MCU__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Shoulder_MCU__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Shoulder_MCU__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Shoulder_MCU__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Shoulder_MCU__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Shoulder_MCU__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Shoulder_MCU__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Shoulder_MCU__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Shoulder_MCU__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Shoulder_MCU__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Shoulder_MCU__PC EQU CYREG_PRT1_PC
Shoulder_MCU__PC2 EQU CYREG_PRT1_PC2
Shoulder_MCU__PORT EQU 1
Shoulder_MCU__PS EQU CYREG_PRT1_PS
Shoulder_MCU__SHIFT EQU 2

; W_Rotate
W_Rotate__0__DM__MASK EQU 0x1C0
W_Rotate__0__DM__SHIFT EQU 6
W_Rotate__0__DR EQU CYREG_PRT0_DR
W_Rotate__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
W_Rotate__0__HSIOM_MASK EQU 0x00000F00
W_Rotate__0__HSIOM_SHIFT EQU 8
W_Rotate__0__INTCFG EQU CYREG_PRT0_INTCFG
W_Rotate__0__INTSTAT EQU CYREG_PRT0_INTSTAT
W_Rotate__0__MASK EQU 0x04
W_Rotate__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
W_Rotate__0__OUT_SEL_SHIFT EQU 4
W_Rotate__0__OUT_SEL_VAL EQU 2
W_Rotate__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
W_Rotate__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
W_Rotate__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
W_Rotate__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
W_Rotate__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
W_Rotate__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
W_Rotate__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
W_Rotate__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
W_Rotate__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
W_Rotate__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
W_Rotate__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
W_Rotate__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
W_Rotate__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
W_Rotate__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
W_Rotate__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
W_Rotate__0__PC EQU CYREG_PRT0_PC
W_Rotate__0__PC2 EQU CYREG_PRT0_PC2
W_Rotate__0__PORT EQU 0
W_Rotate__0__PS EQU CYREG_PRT0_PS
W_Rotate__0__SHIFT EQU 2
W_Rotate__DR EQU CYREG_PRT0_DR
W_Rotate__INTCFG EQU CYREG_PRT0_INTCFG
W_Rotate__INTSTAT EQU CYREG_PRT0_INTSTAT
W_Rotate__MASK EQU 0x04
W_Rotate__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
W_Rotate__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
W_Rotate__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
W_Rotate__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
W_Rotate__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
W_Rotate__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
W_Rotate__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
W_Rotate__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
W_Rotate__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
W_Rotate__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
W_Rotate__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
W_Rotate__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
W_Rotate__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
W_Rotate__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
W_Rotate__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
W_Rotate__PC EQU CYREG_PRT0_PC
W_Rotate__PC2 EQU CYREG_PRT0_PC2
W_Rotate__PORT EQU 0
W_Rotate__PS EQU CYREG_PRT0_PS
W_Rotate__SHIFT EQU 2

; W_Rotate_Backup
W_Rotate_Backup__0__DM__MASK EQU 0xE00
W_Rotate_Backup__0__DM__SHIFT EQU 9
W_Rotate_Backup__0__DR EQU CYREG_PRT0_DR
W_Rotate_Backup__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
W_Rotate_Backup__0__HSIOM_MASK EQU 0x0000F000
W_Rotate_Backup__0__HSIOM_SHIFT EQU 12
W_Rotate_Backup__0__INTCFG EQU CYREG_PRT0_INTCFG
W_Rotate_Backup__0__INTSTAT EQU CYREG_PRT0_INTSTAT
W_Rotate_Backup__0__MASK EQU 0x08
W_Rotate_Backup__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
W_Rotate_Backup__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
W_Rotate_Backup__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
W_Rotate_Backup__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
W_Rotate_Backup__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
W_Rotate_Backup__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
W_Rotate_Backup__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
W_Rotate_Backup__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
W_Rotate_Backup__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
W_Rotate_Backup__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
W_Rotate_Backup__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
W_Rotate_Backup__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
W_Rotate_Backup__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
W_Rotate_Backup__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
W_Rotate_Backup__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
W_Rotate_Backup__0__PC EQU CYREG_PRT0_PC
W_Rotate_Backup__0__PC2 EQU CYREG_PRT0_PC2
W_Rotate_Backup__0__PORT EQU 0
W_Rotate_Backup__0__PS EQU CYREG_PRT0_PS
W_Rotate_Backup__0__SHIFT EQU 3
W_Rotate_Backup__DR EQU CYREG_PRT0_DR
W_Rotate_Backup__INTCFG EQU CYREG_PRT0_INTCFG
W_Rotate_Backup__INTSTAT EQU CYREG_PRT0_INTSTAT
W_Rotate_Backup__MASK EQU 0x08
W_Rotate_Backup__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
W_Rotate_Backup__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
W_Rotate_Backup__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
W_Rotate_Backup__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
W_Rotate_Backup__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
W_Rotate_Backup__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
W_Rotate_Backup__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
W_Rotate_Backup__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
W_Rotate_Backup__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
W_Rotate_Backup__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
W_Rotate_Backup__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
W_Rotate_Backup__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
W_Rotate_Backup__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
W_Rotate_Backup__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
W_Rotate_Backup__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
W_Rotate_Backup__PC EQU CYREG_PRT0_PC
W_Rotate_Backup__PC2 EQU CYREG_PRT0_PC2
W_Rotate_Backup__PORT EQU 0
W_Rotate_Backup__PS EQU CYREG_PRT0_PS
W_Rotate_Backup__SHIFT EQU 3

; W_Rotate_MCU
W_Rotate_MCU__0__DM__MASK EQU 0x7000
W_Rotate_MCU__0__DM__SHIFT EQU 12
W_Rotate_MCU__0__DR EQU CYREG_PRT0_DR
W_Rotate_MCU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
W_Rotate_MCU__0__HSIOM_MASK EQU 0x000F0000
W_Rotate_MCU__0__HSIOM_SHIFT EQU 16
W_Rotate_MCU__0__INTCFG EQU CYREG_PRT0_INTCFG
W_Rotate_MCU__0__INTSTAT EQU CYREG_PRT0_INTSTAT
W_Rotate_MCU__0__MASK EQU 0x10
W_Rotate_MCU__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
W_Rotate_MCU__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
W_Rotate_MCU__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
W_Rotate_MCU__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
W_Rotate_MCU__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
W_Rotate_MCU__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
W_Rotate_MCU__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
W_Rotate_MCU__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
W_Rotate_MCU__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
W_Rotate_MCU__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
W_Rotate_MCU__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
W_Rotate_MCU__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
W_Rotate_MCU__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
W_Rotate_MCU__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
W_Rotate_MCU__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
W_Rotate_MCU__0__PC EQU CYREG_PRT0_PC
W_Rotate_MCU__0__PC2 EQU CYREG_PRT0_PC2
W_Rotate_MCU__0__PORT EQU 0
W_Rotate_MCU__0__PS EQU CYREG_PRT0_PS
W_Rotate_MCU__0__SHIFT EQU 4
W_Rotate_MCU__DR EQU CYREG_PRT0_DR
W_Rotate_MCU__INTCFG EQU CYREG_PRT0_INTCFG
W_Rotate_MCU__INTSTAT EQU CYREG_PRT0_INTSTAT
W_Rotate_MCU__MASK EQU 0x10
W_Rotate_MCU__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
W_Rotate_MCU__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
W_Rotate_MCU__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
W_Rotate_MCU__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
W_Rotate_MCU__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
W_Rotate_MCU__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
W_Rotate_MCU__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
W_Rotate_MCU__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
W_Rotate_MCU__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
W_Rotate_MCU__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
W_Rotate_MCU__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
W_Rotate_MCU__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
W_Rotate_MCU__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
W_Rotate_MCU__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
W_Rotate_MCU__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
W_Rotate_MCU__PC EQU CYREG_PRT0_PC
W_Rotate_MCU__PC2 EQU CYREG_PRT0_PC2
W_Rotate_MCU__PORT EQU 0
W_Rotate_MCU__PS EQU CYREG_PRT0_PS
W_Rotate_MCU__SHIFT EQU 4

; Mux_timer_cy_m0s8_tcpwm_1
Mux_timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Mux_timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Mux_timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Mux_timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Mux_timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Mux_timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Mux_timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Mux_timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Mux_timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Mux_timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Mux_timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Arm_select
Arm_select__0__DM__MASK EQU 0x38
Arm_select__0__DM__SHIFT EQU 3
Arm_select__0__DR EQU CYREG_PRT0_DR
Arm_select__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Arm_select__0__HSIOM_MASK EQU 0x000000F0
Arm_select__0__HSIOM_SHIFT EQU 4
Arm_select__0__INTCFG EQU CYREG_PRT0_INTCFG
Arm_select__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Arm_select__0__MASK EQU 0x02
Arm_select__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Arm_select__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Arm_select__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Arm_select__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Arm_select__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Arm_select__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Arm_select__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Arm_select__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Arm_select__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Arm_select__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Arm_select__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Arm_select__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Arm_select__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Arm_select__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Arm_select__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Arm_select__0__PC EQU CYREG_PRT0_PC
Arm_select__0__PC2 EQU CYREG_PRT0_PC2
Arm_select__0__PORT EQU 0
Arm_select__0__PS EQU CYREG_PRT0_PS
Arm_select__0__SHIFT EQU 1
Arm_select__DR EQU CYREG_PRT0_DR
Arm_select__INTCFG EQU CYREG_PRT0_INTCFG
Arm_select__INTSTAT EQU CYREG_PRT0_INTSTAT
Arm_select__MASK EQU 0x02
Arm_select__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Arm_select__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Arm_select__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Arm_select__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Arm_select__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Arm_select__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Arm_select__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Arm_select__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Arm_select__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Arm_select__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Arm_select__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Arm_select__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Arm_select__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Arm_select__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Arm_select__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Arm_select__PC EQU CYREG_PRT0_PC
Arm_select__PC2 EQU CYREG_PRT0_PC2
Arm_select__PORT EQU 0
Arm_select__PS EQU CYREG_PRT0_PS
Arm_select__SHIFT EQU 1

; Arm_select_in
Arm_select_in__0__DM__MASK EQU 0x38
Arm_select_in__0__DM__SHIFT EQU 3
Arm_select_in__0__DR EQU CYREG_PRT2_DR
Arm_select_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Arm_select_in__0__HSIOM_MASK EQU 0x000000F0
Arm_select_in__0__HSIOM_SHIFT EQU 4
Arm_select_in__0__INTCFG EQU CYREG_PRT2_INTCFG
Arm_select_in__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Arm_select_in__0__MASK EQU 0x02
Arm_select_in__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Arm_select_in__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Arm_select_in__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Arm_select_in__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Arm_select_in__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Arm_select_in__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Arm_select_in__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Arm_select_in__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Arm_select_in__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Arm_select_in__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Arm_select_in__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Arm_select_in__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Arm_select_in__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Arm_select_in__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Arm_select_in__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Arm_select_in__0__PC EQU CYREG_PRT2_PC
Arm_select_in__0__PC2 EQU CYREG_PRT2_PC2
Arm_select_in__0__PORT EQU 2
Arm_select_in__0__PS EQU CYREG_PRT2_PS
Arm_select_in__0__SHIFT EQU 1
Arm_select_in__DR EQU CYREG_PRT2_DR
Arm_select_in__INTCFG EQU CYREG_PRT2_INTCFG
Arm_select_in__INTSTAT EQU CYREG_PRT2_INTSTAT
Arm_select_in__MASK EQU 0x02
Arm_select_in__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Arm_select_in__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Arm_select_in__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Arm_select_in__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Arm_select_in__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Arm_select_in__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Arm_select_in__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Arm_select_in__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Arm_select_in__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Arm_select_in__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Arm_select_in__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Arm_select_in__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Arm_select_in__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Arm_select_in__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Arm_select_in__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Arm_select_in__PC EQU CYREG_PRT2_PC
Arm_select_in__PC2 EQU CYREG_PRT2_PC2
Arm_select_in__PORT EQU 2
Arm_select_in__PS EQU CYREG_PRT2_PS
Arm_select_in__SHIFT EQU 1

; Arm_select_timer_cy_m0s8_tcpwm_1
Arm_select_timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Arm_select_timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Arm_select_timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Arm_select_timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Arm_select_timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Arm_select_timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Arm_select_timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Arm_select_timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Arm_select_timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Arm_select_timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Arm_select_timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Arm_select_timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Arm_select_timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Arm_select_timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Arm_select_timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Default_PWM_cy_m0s8_tcpwm_1
Default_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Default_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Default_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Default_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Default_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Default_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Default_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Default_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Default_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Default_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Default_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; INPUT_SELECT
INPUT_SELECT__0__DM__MASK EQU 0x7000
INPUT_SELECT__0__DM__SHIFT EQU 12
INPUT_SELECT__0__DR EQU CYREG_PRT3_DR
INPUT_SELECT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
INPUT_SELECT__0__HSIOM_MASK EQU 0x000F0000
INPUT_SELECT__0__HSIOM_SHIFT EQU 16
INPUT_SELECT__0__INTCFG EQU CYREG_PRT3_INTCFG
INPUT_SELECT__0__INTSTAT EQU CYREG_PRT3_INTSTAT
INPUT_SELECT__0__MASK EQU 0x10
INPUT_SELECT__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
INPUT_SELECT__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
INPUT_SELECT__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
INPUT_SELECT__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
INPUT_SELECT__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
INPUT_SELECT__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
INPUT_SELECT__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
INPUT_SELECT__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
INPUT_SELECT__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
INPUT_SELECT__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
INPUT_SELECT__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
INPUT_SELECT__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
INPUT_SELECT__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
INPUT_SELECT__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
INPUT_SELECT__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
INPUT_SELECT__0__PC EQU CYREG_PRT3_PC
INPUT_SELECT__0__PC2 EQU CYREG_PRT3_PC2
INPUT_SELECT__0__PORT EQU 3
INPUT_SELECT__0__PS EQU CYREG_PRT3_PS
INPUT_SELECT__0__SHIFT EQU 4
INPUT_SELECT__1__DM__MASK EQU 0x38000
INPUT_SELECT__1__DM__SHIFT EQU 15
INPUT_SELECT__1__DR EQU CYREG_PRT3_DR
INPUT_SELECT__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
INPUT_SELECT__1__HSIOM_MASK EQU 0x00F00000
INPUT_SELECT__1__HSIOM_SHIFT EQU 20
INPUT_SELECT__1__INTCFG EQU CYREG_PRT3_INTCFG
INPUT_SELECT__1__INTSTAT EQU CYREG_PRT3_INTSTAT
INPUT_SELECT__1__MASK EQU 0x20
INPUT_SELECT__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
INPUT_SELECT__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
INPUT_SELECT__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
INPUT_SELECT__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
INPUT_SELECT__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
INPUT_SELECT__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
INPUT_SELECT__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
INPUT_SELECT__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
INPUT_SELECT__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
INPUT_SELECT__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
INPUT_SELECT__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
INPUT_SELECT__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
INPUT_SELECT__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
INPUT_SELECT__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
INPUT_SELECT__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
INPUT_SELECT__1__PC EQU CYREG_PRT3_PC
INPUT_SELECT__1__PC2 EQU CYREG_PRT3_PC2
INPUT_SELECT__1__PORT EQU 3
INPUT_SELECT__1__PS EQU CYREG_PRT3_PS
INPUT_SELECT__1__SHIFT EQU 5
INPUT_SELECT__DR EQU CYREG_PRT3_DR
INPUT_SELECT__INTCFG EQU CYREG_PRT3_INTCFG
INPUT_SELECT__INTSTAT EQU CYREG_PRT3_INTSTAT
INPUT_SELECT__MASK EQU 0x30
INPUT_SELECT__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
INPUT_SELECT__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
INPUT_SELECT__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
INPUT_SELECT__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
INPUT_SELECT__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
INPUT_SELECT__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
INPUT_SELECT__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
INPUT_SELECT__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
INPUT_SELECT__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
INPUT_SELECT__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
INPUT_SELECT__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
INPUT_SELECT__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
INPUT_SELECT__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
INPUT_SELECT__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
INPUT_SELECT__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
INPUT_SELECT__PC EQU CYREG_PRT3_PC
INPUT_SELECT__PC2 EQU CYREG_PRT3_PC2
INPUT_SELECT__PORT EQU 3
INPUT_SELECT__PS EQU CYREG_PRT3_PS
INPUT_SELECT__SHIFT EQU 4

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
