<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Using a Common VHDL Package" />
<meta name="abstract" content="With the “import” construct of SystemVerilog, you can implement user-defined types (records, enums, aliases, subtypes, types, and multi-dimensional arrays) and constants from VHDL in a SystemVerilog design. (Any other user-defined types are not supported.)" />
<meta name="description" content="With the “import” construct of SystemVerilog, you can implement user-defined types (records, enums, aliases, subtypes, types, and multi-dimensional arrays) and constants from VHDL in a SystemVerilog design. (Any other user-defined types are not supported.)" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id796fecec-10bb-46c3-92c5-55c3cffc1419" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Using a Common VHDL Package</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Using a Common VHDL Package" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id796fecec-10bb-46c3-92c5-55c3cffc1419">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Using a Common VHDL Package</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">With the
“import” construct of SystemVerilog, you can implement user-defined
types (records, enums, aliases, subtypes, types, and multi-dimensional arrays)
and constants from VHDL in a SystemVerilog design. (Any other user-defined
types are not supported.) </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id796fecec-10bb-46c3-92c5-55c3cffc1419__id8b5465f2-039e-447b-aef5-ff82bb870222"><p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>import vh_pack::vh_type</code></pre><p class="p">Because VHDL is case-insensitive, design units,
variables and constants will be converted to lower-case. </p>
<p class="p">If you use mixed-case identifiers with its
original case in your SystemVerilog code, design compilation will
fail because SystemVerilog is case sensitive. For example, if your VHDL
package contains an identifier named <span class="ph FontProperty emphasis">myPacketData</span> the
compiler will convert it to <span class="ph FontProperty emphasis">mypacketdata</span>.
Therefore, if you use <span class="ph FontProperty emphasis">myPacketData</span> in
your SystemVerilog code, compilation would fail due to a case mismatch.
Because of this, it is suggested that everything in the shared package
should be lower-case to avoid these mismatch issues.</p>
<p class="p">In order to import a VHDL package into SystemVerilog,
you must compile it using the <span class="ph FontProperty HeadingLabel">‑mixedsvvh</span> argument
with the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vcom', 'questa_sim_ref'); return false;">vcom</a> command
(refer to <a class="xref fm:HeadingOnly" href="#id796fecec-10bb-46c3-92c5-55c3cffc1419__ide7a2b268-6908-415c-8b28-559fd286b9b4">Usage Notes</a>, below). </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">The following types
must be defined in a common package if you want to use them at the
SystemVerilog-VHDL boundary: </p>
<ul class="ul NoteList"><li class="li NoteListItem">Records</li>
<li class="li NoteListItem">Enumerations</li>
<li class="li NoteListItem">One-dimensional array of bit, std_logic, std_ulogic,
integer, natural, positive, real &amp; time</li>
<li class="li NoteListItem">Multi-dimensional arrays and array of arrays of all
supported types</li>
<li class="li NoteListItem">Unconstrained arrays.</li>
<li class="li NoteListItem">Subtypes of all supported types</li>
<li class="li NoteListItem">Alias of records, enums and arrays only</li>
<li class="li NoteListItem">Types (static ranges only)</li>
</ul>
</div>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> supports
VHDL constants of all types currently supported at the VHDL-SystemVerilog
mixed language boundary as shown in <a class="xref fm:Table" href="General_VhdlVerilogSystemverilogMappings_ide53be2fd.html#ide53be2fd-175b-43d8-b866-c1137fba15f5__id5414ebd0-ecf0-4d5d-8ebf-51fcba3cda02">Table 1</a>.</p>
<p class="p">Deferred
constants are not supported. Only static expressions are supported
as constant values.</p>
<p class="p"><a class="xref fm:Table" href="#id796fecec-10bb-46c3-92c5-55c3cffc1419__id939161fb-5e56-41f9-881e-d496876f46ea">Table 1</a> shows the mapping of literals from VHDL
to SystemVerilog.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id796fecec-10bb-46c3-92c5-55c3cffc1419__id939161fb-5e56-41f9-881e-d496876f46ea" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Mapping Literals from VHDL to SystemVerilog</span></caption><colgroup><col style="width:1.906in" /><col style="width:1.343in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d4664e231"><p class="p">VHDL</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d4664e234"><p class="p">SystemVerilog</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘0’ (Forcing 0)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘0’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘L’ (Weak 0)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘0’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘1’ (Forcing 1)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘1’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘H’ (Weak 1)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘1’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘U’ (Uninitialized)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘X’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘X’ (Forcing Unknown)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘X’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘W’ (Weak Unknown)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘X’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘-’ (Don’t care)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘X’</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e231 "><p class="p">‘Z’ (High Impedance)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e234 "><p class="p">‘Z’</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p"><a class="xref fm:Table" href="#id796fecec-10bb-46c3-92c5-55c3cffc1419__id6498dd21-97c1-4741-85b9-9d2f6831cd93">Table 2</a> lists all supported types inside VHDL
Records. </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id796fecec-10bb-46c3-92c5-55c3cffc1419__id6498dd21-97c1-4741-85b9-9d2f6831cd93" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>Supported Types Inside VHDL Records</span></caption><colgroup><col style="width:2.769in" /><col style="width:1.780in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d4664e315"><p class="p">VHDL Type</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d4664e318"><p class="p">SystemVerilog Type</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">bit, boolean</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">bit</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">std_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">logic</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">std_ulogic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">logic</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">bit_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">bit vector </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">std_logic_vector, std_ulogic_vector,
signed, unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">logic vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">integer, natural, positive</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">int</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">real</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">record</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">structure</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e315 "><p class="p">multi-D arrays, array
of arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d4664e318 "><p class="p">multi-d arrays</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="id796fecec-10bb-46c3-92c5-55c3cffc1419__ide7a2b268-6908-415c-8b28-559fd286b9b4"><h2 class="title Subheading sectiontitle">Usage Notes</h2><p class="p">When using a common VHDL package at a SystemVerilog-VHDL
boundary, compile the VHDL package with the <span class="ph FontProperty HeadingLabel">‑mixedsvvh</span> argument
with the vcom command, as follows: </p>
<p class="lines ApplCommand">vcom -mixedsvvh [b | l | r] [i] &lt;vhdl_package&gt; </p>
</div>
<div class="section Subsection" id="id796fecec-10bb-46c3-92c5-55c3cffc1419__id4a22a391-b6ec-41b7-85c5-1a15397c2b9c"><h2 class="title Subheading sectiontitle">Example</h2><p class="p">Consider the following VHDL package that you
want to use at a SystemVerilog-VHDL boundary:</p>
<pre class="pre codeblock"><code>--/*----------pack.vhd---------------*/
package pack is
  type st_pack is record
      a: bit_vector (3 downto 0);
      b: bit;
		c: integer;
  end record;
constant c : st_pack := (a=&gt;"0110", b=&gt;'0', c=&gt;4);
end package;</code></pre><p class="p">You must compile this package with the <span class="ph FontProperty HeadingLabel">-mixedsvvh</span> argument
for vcom:</p>
<p class="lines ApplCommand">vcom -mixedsvvh pack.vhd</p>
<p class="p">Import this package into the SystemVerilog
design, as if it were a SystemVerilog package.</p>
<pre class="pre codeblock"><code>--/*------VHDL_entity--------*/
use work.pack.all;
entity top is
end entity;
architecture arch of top is
  component bot
    port(in1 : in st_pack;
		in2 : bit_vector(1 to c.c);
      out1 : out st_pack);
  end component;
begin
end arch;</code></pre><pre class="pre codeblock"><code>/*------SV_file--------*/
import pack::*;  // including the VHDL package in SV
module bot(input st_pack in1, input bit [1:c.c] in2, output st_pack out1);
endmodule</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SharingUserDefinedTypes_id1fd77c2b.html" title="You can use shared VHDL packages for both VHDL and Verilog/SystemVerilog. Each usage takes a different VHDL construct.">Sharing User-Defined Types</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Using a Common VHDL Package"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_UsingCommonVhdlPackage_id796fecec.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>