{
  "design": {
    "design_info": {
      "boundary_crc": "0xF8FBF7329288C752",
      "device": "xc7a35tcsg324-3",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "FlipD_1": "",
      "FlipD_2": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "util_vector_logic_4": "",
      "util_vector_logic_5": ""
    },
    "ports": {
      "Res": {
        "type": "data",
        "direction": "O"
      },
      "Res_1": {
        "type": "data",
        "direction": "O"
      },
      "Res_3": {
        "type": "data",
        "direction": "O"
      },
      "Res_2": {
        "type": "data",
        "direction": "O"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "FlipD_1": {
        "vlnv": "xilinx.com:user:FlipD:1.0",
        "xci_name": "design_1_FlipD_1_0"
      },
      "FlipD_2": {
        "vlnv": "xilinx.com:user:FlipD:1.0",
        "xci_name": "design_1_FlipD_1_1"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_3",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_4",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_5",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_6",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_5": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_7",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "FlipD_1_q": {
        "ports": [
          "FlipD_1/q",
          "util_vector_logic_1/Op1",
          "util_vector_logic_3/Op2",
          "util_vector_logic_4/Op2"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_2/Op1",
          "FlipD_2/data",
          "util_vector_logic_4/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_2/Op2",
          "FlipD_1/data",
          "util_vector_logic_5/Op2"
        ]
      },
      "FlipD_2_q": {
        "ports": [
          "FlipD_2/q",
          "util_vector_logic_0/Op1",
          "FlipD_1/clk",
          "util_vector_logic_3/Op1",
          "util_vector_logic_5/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "Res"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "Res_1"
        ]
      },
      "util_vector_logic_5_Res": {
        "ports": [
          "util_vector_logic_5/Res",
          "Res_3"
        ]
      },
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "Res_2"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "FlipD_2/clk"
        ]
      }
    }
  }
}