#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 13 15:55:28 2025
# Process ID: 23140
# Current directory: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22504 C:\Users\lgehu\Documents\Polytech Dijon\SOC\ctrl_sram\ctrl_sram.xpr
# Log file: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/vivado.log
# Journal file: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/lgehu/Documents/Polytech Dijon/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 888.520 ; gain = 202.395
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lgehu/Documents/Polytech -notrace
couldn't read file "C:/Users/lgehu/Documents/Polytech": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 13 16:08:56 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 903.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 735500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 903.551 ; gain = 0.000
set_property top tristate_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tristate_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tristate_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/tristate_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tristate_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tristate_tb_behav xil_defaultlib.tristate_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tristate_tb_behav xil_defaultlib.tristate_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.tristate_tb
Built simulation snapshot tristate_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lgehu/Documents/Polytech -notrace
couldn't read file "C:/Users/lgehu/Documents/Polytech": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 14 12:24:08 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tristate_tb_behav -key {Behavioral:sim_1:Functional:tristate_tb} -tclbatch {tristate_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tristate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tristate_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ctrl_sram_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 735500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1055.418 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 735500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 735500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 735500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 765500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 765500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.418 ; gain = 0.000
remove_forces { {/ctrl_sram_tb/nOE} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec 14 13:17:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 765500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: CKE# - tKHEX violation
Time: 765500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.418 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 13:21:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 13:22:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.418 ; gain = 0.000
save_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_test_sram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_sram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/imports/CTRL_SRAM_4students/test_sram/tb_test_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_sram_behav xil_defaultlib.tb_test_sram -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_sram_behav xil_defaultlib.tb_test_sram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavior of entity xil_defaultlib.tb_test_sram
Built simulation snapshot tb_test_sram_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lgehu/Documents/Polytech -notrace
couldn't read file "C:/Users/lgehu/Documents/Polytech": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 14 15:08:39 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_test_sram_behav -key {Behavioral:sim_1:Functional:tb_test_sram} -tclbatch {tb_test_sram.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
WARNING: Simulation object /ctrl_sram_tb/CLKO_SRAM was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/data_in was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/data_out was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/user_addr was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/read was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/write was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/RESET was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/Data_sram was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/Addr_sram was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/nCKE was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/nRW was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/nADVLD was not found in the design.
WARNING: Simulation object /ctrl_sram_tb/ctrl/data_out_sig was not found in the design.
source tb_test_sram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_test_sram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.211 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_sram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_sram_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_sram_behav xil_defaultlib.tb_test_sram -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_sram_behav xil_defaultlib.tb_test_sram -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ctrl_sram_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 15:32:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 15:35:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.211 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 15:41:00 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:02:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:04:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:07:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:10:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lgehu/Documents/Polytech -notrace
couldn't read file "C:/Users/lgehu/Documents/Polytech": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 14 16:11:13 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:13:55 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Dec 14 16:14:25 2025] Launched impl_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:16:22 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.777 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:22:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram_tb'
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd:157]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.777 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 16:48:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1083.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.777 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.777 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.777 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1083.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.777 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Addr - tKHAX violation
Time: 195500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1083.777 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 17:18:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 17:21:50 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sim_1/new/ctrl_sram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.777 ; gain = 0.000
restart
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Common 17-344] 'restart' was cancelled
run all
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.777 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.777 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 17:31:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 375500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 405500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.355 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 17:42:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.355 ; gain = 0.000
save_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.355 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 17:50:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Dec 14 17:50:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accder au fichier car ce fichier est utilis par un autre processus: "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accder au fichier car ce fichier est utilis par un autre processus: "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim/simulate.log"
close_project
open_project {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/lgehu/Documents/Polytech Dijon/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accder au fichier car ce fichier est utilis par un autre processus: "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1667.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec 14 18:02:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.355 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 14 18:06:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/new/ctrl_sram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_sram'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram [ctrl_sram_default]
Compiling architecture behave of entity xil_defaultlib.mt55l512y36f [mt55l512y36f_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_sram_tb
Built simulation snapshot ctrl_sram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_sram_tb_behav -key {Behavioral:sim_1:Functional:ctrl_sram_tb} -tclbatch {ctrl_sram_tb.tcl} -view {{C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram_tb_behav.wcfg}
source ctrl_sram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_sram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.355 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_sram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ctrl_sram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.sim/sim_1/behav/xsim'
"xelab -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26c7be3575a54fff9e26ad4dbfc5d78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ctrl_sram_tb_behav xil_defaultlib.ctrl_sram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Addr - tKHAX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 15500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 165500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 285500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: RW# - tKHCX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 315500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
Error: Dq - tKHDX violation
Time: 345500 ps  Iteration: 0  Process: /ctrl_sram_tb/SRAM1/hold_check  File: C:/Users/lgehu/Documents/Polytech Dijon/SOC/ctrl_sram/ctrl_sram.srcs/sources_1/imports/CTRL_SRAM_4students/mt55l512y36f.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1667.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 21:59:08 2025...
