INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <i_ila> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for i_ila root...
Gathering HDL files for i_ila root...
Creating XST project for i_ila...
Creating XST script file for i_ila...
Creating XST instantiation file for i_ila...
Running XST for i_ila...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for i_ila...
Creating ISE instantiation template for i_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'i_ila'...
Generating metadata file...
Generating ISE project...
XCO file found: i_ila.xco
XMDF file found: i_ila_xmdf.tcl
Adding /home/cscdev/JerryX/OTMB/OTMB_2013_PRBS_LED/ipcore_dir/tmp/_cg/i_ila.asy
-view all -origin_type imported
Adding /home/cscdev/JerryX/OTMB/OTMB_2013_PRBS_LED/ipcore_dir/tmp/_cg/i_ila.ngc
-view all -origin_type created
Checking file
"/home/cscdev/JerryX/OTMB/OTMB_2013_PRBS_LED/ipcore_dir/tmp/_cg/i_ila.ngc" for
project device match ...
File "/home/cscdev/JerryX/OTMB/OTMB_2013_PRBS_LED/ipcore_dir/tmp/_cg/i_ila.ngc"
device information matches project device.
Adding /home/cscdev/JerryX/OTMB/OTMB_2013_PRBS_LED/ipcore_dir/tmp/_cg/i_ila.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cscdev/JerryX/OTMB/OTMB_2013_PRBS_LED/ipcore_dir/tmp/_cg/i_ila.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/cscdev/JerryX/OTMB/OTMB_2013_PRBS_LED/ipcore_dir/tmp/_cg/i_ila.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/i_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'i_ila'.
