--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml spec_top_fmc_tdc.twx spec_top_fmc_tdc.ncd -o
spec_top_fmc_tdc.twr spec_top_fmc_tdc.pcf -ucf spec_top_fmc_tdc.ucf

Design file:              spec_top_fmc_tdc.ncd
Physical constraint file: spec_top_fmc_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 655 paths analyzed, 250 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.805ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/pll_sdi_o (OLOGIC_X20Y3.D1), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/pll_byte_index_0 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.193ns (Levels of Logic = 4)
  Clock Path Skew:      0.423ns (0.899 - 0.476)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/pll_byte_index_0 to cmp_tdc_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.408   cmp_tdc_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc_clks_rsts_mgment/pll_byte_index_0
    SLICE_X48Y19.D2      net (fanout=20)       1.536   cmp_tdc_clks_rsts_mgment/pll_byte_index<0>
    SLICE_X48Y19.CMUX    Topdc                 0.368   cmp_tdc_clks_rsts_mgment/_n0516<6>
                                                       cmp_tdc_clks_rsts_mgment_Mram__n0516111_F
                                                       cmp_tdc_clks_rsts_mgment_Mram__n0516111
    SLICE_X49Y19.D2      net (fanout=1)        0.621   cmp_tdc_clks_rsts_mgment/_n0516<6>
    SLICE_X49Y19.DMUX    Tilo                  0.313   cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_word_being_sent<1>11
    SLICE_X48Y20.D2      net (fanout=1)        0.729   cmp_tdc_clks_rsts_mgment/pll_word_being_sent<1>
    SLICE_X48Y20.CMUX    Topdc                 0.368   cmp_tdc_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_7
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X46Y20.D4      net (fanout=1)        0.443   cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X46Y20.D       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X20Y3.D1      net (fanout=1)        1.399   cmp_tdc_clks_rsts_mgment/bit_being_sent
    OLOGIC_X20Y3.CLK0    Todck                 0.803   cmp_tdc_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.193ns (2.465ns logic, 4.728ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/pll_byte_index_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.032ns (Levels of Logic = 5)
  Clock Path Skew:      0.423ns (0.899 - 0.476)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/pll_byte_index_1 to cmp_tdc_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.DMUX    Tshcko                0.455   cmp_tdc_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc_clks_rsts_mgment/pll_byte_index_1
    SLICE_X49Y19.B5      net (fanout=23)       1.295   cmp_tdc_clks_rsts_mgment/pll_byte_index<1>
    SLICE_X49Y19.B       Tilo                  0.259   cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc_clks_rsts_mgment_Mram__n051611_SW0
    SLICE_X49Y19.C4      net (fanout=1)        0.295   cmp_tdc_clks_rsts_mgment_N2
    SLICE_X49Y19.C       Tilo                  0.259   cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc_clks_rsts_mgment_Mram__n051611
    SLICE_X49Y19.D5      net (fanout=1)        0.209   cmp_tdc_clks_rsts_mgment/_n0516<16>
    SLICE_X49Y19.DMUX    Tilo                  0.313   cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_word_being_sent<1>11
    SLICE_X48Y20.D2      net (fanout=1)        0.729   cmp_tdc_clks_rsts_mgment/pll_word_being_sent<1>
    SLICE_X48Y20.CMUX    Topdc                 0.368   cmp_tdc_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_7
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X46Y20.D4      net (fanout=1)        0.443   cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X46Y20.D       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X20Y3.D1      net (fanout=1)        1.399   cmp_tdc_clks_rsts_mgment/bit_being_sent
    OLOGIC_X20Y3.CLK0    Todck                 0.803   cmp_tdc_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.032ns (2.662ns logic, 4.370ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/pll_byte_index_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 4)
  Clock Path Skew:      0.423ns (0.899 - 0.476)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/pll_byte_index_1 to cmp_tdc_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.DMUX    Tshcko                0.455   cmp_tdc_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc_clks_rsts_mgment/pll_byte_index_1
    SLICE_X48Y19.C3      net (fanout=23)       1.243   cmp_tdc_clks_rsts_mgment/pll_byte_index<1>
    SLICE_X48Y19.CMUX    Tilo                  0.361   cmp_tdc_clks_rsts_mgment/_n0516<6>
                                                       cmp_tdc_clks_rsts_mgment_Mram__n0516111_G
                                                       cmp_tdc_clks_rsts_mgment_Mram__n0516111
    SLICE_X49Y19.D2      net (fanout=1)        0.621   cmp_tdc_clks_rsts_mgment/_n0516<6>
    SLICE_X49Y19.DMUX    Tilo                  0.313   cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_word_being_sent<1>11
    SLICE_X48Y20.D2      net (fanout=1)        0.729   cmp_tdc_clks_rsts_mgment/pll_word_being_sent<1>
    SLICE_X48Y20.CMUX    Topdc                 0.368   cmp_tdc_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_7
                                                       cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X46Y20.D4      net (fanout=1)        0.443   cmp_tdc_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X46Y20.D       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X20Y3.D1      net (fanout=1)        1.399   cmp_tdc_clks_rsts_mgment/bit_being_sent
    OLOGIC_X20Y3.CLK0    Todck                 0.803   cmp_tdc_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (2.505ns logic, 4.435ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/pll_status_synch_0 (ILOGIC_X24Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     43.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_status_synch_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (0.909 - 0.482)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/pll_status_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    ILOGIC_X24Y0.SR      net (fanout=22)       5.597   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    ILOGIC_X24Y0.CLK0    Tisrck                0.734   cmp_tdc_clks_rsts_mgment/pll_status_synch<0>
                                                       cmp_tdc_clks_rsts_mgment/pll_status_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.722ns (1.125ns logic, 5.597ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/pll_sdi_o (OLOGIC_X20Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     44.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 0)
  Clock Path Skew:      0.417ns (0.899 - 0.482)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    OLOGIC_X20Y3.SR      net (fanout=22)       4.881   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    OLOGIC_X20Y3.CLK0    Tosrck                0.695   cmp_tdc_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (1.086ns logic, 4.881ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 (SLICE_X42Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y22.CQ      Tcko                  0.200   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X42Y22.CX      net (fanout=20)       0.111   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X42Y22.CLK     Tckdi       (-Th)    -0.106   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1-In3
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.306ns logic, 0.111ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/pll_byte_index_3 (SLICE_X50Y22.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/pll_byte_index_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_byte_index_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/pll_byte_index_6 to cmp_tdc_clks_rsts_mgment/pll_byte_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.DQ      Tcko                  0.198   cmp_tdc_clks_rsts_mgment/pll_byte_index<6>
                                                       cmp_tdc_clks_rsts_mgment/pll_byte_index_6
    SLICE_X50Y22.C6      net (fanout=24)       0.038   cmp_tdc_clks_rsts_mgment/pll_byte_index<6>
    SLICE_X50Y22.CLK     Tah         (-Th)    -0.190   cmp_tdc_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc_clks_rsts_mgment/Mcount_pll_byte_index_xor<3>11
                                                       cmp_tdc_clks_rsts_mgment/pll_byte_index_3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.388ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/pll_byte_index_0 (SLICE_X50Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/pll_byte_index_0 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/pll_byte_index_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/pll_byte_index_0 to cmp_tdc_clks_rsts_mgment/pll_byte_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.200   cmp_tdc_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc_clks_rsts_mgment/pll_byte_index_0
    SLICE_X50Y22.A6      net (fanout=20)       0.046   cmp_tdc_clks_rsts_mgment/pll_byte_index<0>
    SLICE_X50Y22.CLK     Tah         (-Th)    -0.190   cmp_tdc_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc_clks_rsts_mgment/Mcount_pll_byte_index_xor<0>11_INV_0
                                                       cmp_tdc_clks_rsts_mgment/pll_byte_index_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.390ns logic, 0.046ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_sdi_o/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_sdi_o/CK0
  Location pin: OLOGIC_X20Y3.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_cs_n_o/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_cs_n_o/CK0
  Location pin: OLOGIC_X19Y1.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 563205 paths analyzed, 13264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.957ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30 (SLICE_X4Y25.A5), 578 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.234 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CMUX     Tshcko                0.461   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X8Y29.B2       net (fanout=12)       1.350   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X8Y29.B        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0516<7>31
    SLICE_X6Y24.C4       net (fanout=5)        1.358   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0516<7>3
    SLICE_X6Y24.C        Tilo                  0.204   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110133
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1101331
    SLICE_X3Y23.B3       net (fanout=30)       1.160   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110133
    SLICE_X3Y23.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26412
    SLICE_X4Y27.A2       net (fanout=1)        0.900   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26411
    SLICE_X4Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_7<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26418
    SLICE_X4Y25.B4       net (fanout=1)        1.080   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26417
    SLICE_X4Y25.B        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26419
    SLICE_X4Y25.A5       net (fanout=1)        0.169   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26418
    SLICE_X4Y25.CLK      Tas                   0.341   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26420
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (1.880ns logic, 6.017ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.875ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.234 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CMUX     Tshcko                0.461   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X8Y29.D4       net (fanout=12)       1.131   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X8Y29.D        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0523<7>11
    SLICE_X0Y30.A3       net (fanout=43)       1.591   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0523<7>1
    SLICE_X0Y30.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_0<27>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out11111111
    SLICE_X1Y29.D1       net (fanout=12)       0.645   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1111111
    SLICE_X1Y29.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26416
    SLICE_X4Y27.B2       net (fanout=1)        1.004   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26415
    SLICE_X4Y27.B        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_7<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26417
    SLICE_X4Y27.A5       net (fanout=1)        0.169   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26416
    SLICE_X4Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_7<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26418
    SLICE_X4Y25.B4       net (fanout=1)        1.080   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26417
    SLICE_X4Y25.B        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26419
    SLICE_X4Y25.A5       net (fanout=1)        0.169   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26418
    SLICE_X4Y25.CLK      Tas                   0.341   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26420
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30
    -------------------------------------------------  ---------------------------
    Total                                      7.875ns (2.086ns logic, 5.789ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
    SLICE_X7Y29.D2       net (fanout=4)        0.995   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
    SLICE_X7Y29.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0532<7>11
    SLICE_X7Y30.D1       net (fanout=19)       0.838   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0532<7>1
    SLICE_X7Y30.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<10>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0581<7>1_1
    SLICE_X7Y28.A6       net (fanout=3)        0.451   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0581<7>1
    SLICE_X7Y28.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<14>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1101221
    SLICE_X3Y32.C6       net (fanout=32)       1.211   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110122
    SLICE_X3Y32.C        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<27>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26414
    SLICE_X4Y27.A4       net (fanout=1)        0.899   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26413
    SLICE_X4Y27.A        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_7<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26418
    SLICE_X4Y25.B4       net (fanout=1)        1.080   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26417
    SLICE_X4Y25.B        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26419
    SLICE_X4Y25.A5       net (fanout=1)        0.169   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26418
    SLICE_X4Y25.CLK      Tas                   0.341   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out26420
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_30
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (2.178ns logic, 5.643ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12 (SLICE_X8Y26.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.568 - 0.620)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_4 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y70.AQ      Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<4>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_4
    SLICE_X17Y36.A4      net (fanout=11)       3.383   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<4>
    SLICE_X17Y36.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0476_inv
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0428_inv11
    SLICE_X5Y29.C2       net (fanout=18)       2.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0428_inv1
    SLICE_X5Y29.C        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9<24>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0460_inv1
    SLICE_X8Y26.CE       net (fanout=11)       0.931   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0460_inv
    SLICE_X8Y26.CLK      Tceck                 0.335   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (1.261ns logic, 6.603ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_7 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.568 - 0.622)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_7 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.DQ      Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_7
    SLICE_X17Y36.A5      net (fanout=10)       3.377   cmp_gn4124_core/cmp_wbmaster32/wb_adr_t<7>
    SLICE_X17Y36.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0476_inv
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0428_inv11
    SLICE_X5Y29.C2       net (fanout=18)       2.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0428_inv1
    SLICE_X5Y29.C        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9<24>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0460_inv1
    SLICE_X8Y26.CE       net (fanout=11)       0.931   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0460_inv
    SLICE_X8Y26.CLK      Tceck                 0.335   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12
    -------------------------------------------------  ---------------------------
    Total                                      7.858ns (1.261ns logic, 6.597ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_we_t (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.476 - 0.521)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_we_t to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/wb_we_t
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_we_t
    SLICE_X16Y45.B5      net (fanout=17)       1.660   cmp_gn4124_core/cmp_wbmaster32/wb_we_t
    SLICE_X16Y45.BMUX    Tilo                  0.251   cmp_tdc_mezz/cmp_sdb_crossbar/rom/slave_o_ack
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0428_inv11_SW0
    SLICE_X17Y36.A3      net (fanout=1)        0.933   N377
    SLICE_X17Y36.A       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0476_inv
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0428_inv11
    SLICE_X5Y29.C2       net (fanout=18)       2.289   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0428_inv1
    SLICE_X5Y29.C        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_9<24>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0460_inv1
    SLICE_X8Y26.CE       net (fanout=11)       0.931   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0460_inv
    SLICE_X8Y26.CLK      Tceck                 0.335   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_6_12
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (1.551ns logic, 5.813ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (SLICE_X11Y23.C6), 588 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.884ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.231 - 0.256)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_4 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_4
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_4
    SLICE_X9Y28.C4       net (fanout=2)        1.065   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_4
    SLICE_X9Y28.C        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_8<6>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110131_SW0
    SLICE_X7Y28.D1       net (fanout=2)        1.037   N40
    SLICE_X7Y28.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<14>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110131_1
    SLICE_X7Y26.A3       net (fanout=2)        1.197   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1101311
    SLICE_X7Y26.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out11011_1
    SLICE_X9Y23.B6       net (fanout=10)       0.610   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110112
    SLICE_X9Y23.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12110
    SLICE_X9Y23.A2       net (fanout=1)        0.819   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1219
    SLICE_X9Y23.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X11Y23.D1      net (fanout=1)        0.754   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12117
    SLICE_X11Y23.D       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12119
    SLICE_X11Y23.C6      net (fanout=1)        0.118   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X11Y23.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12120
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (2.284ns logic, 5.600ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 8)
  Clock Path Skew:      -0.027ns (0.231 - 0.258)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
    SLICE_X7Y29.D2       net (fanout=4)        0.995   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
    SLICE_X7Y29.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_2
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0532<7>11
    SLICE_X7Y28.C1       net (fanout=19)       0.644   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0532<7>1
    SLICE_X7Y28.C        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<14>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0619<7>1_1
    SLICE_X7Y28.D5       net (fanout=1)        0.209   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0619<7>1
    SLICE_X7Y28.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<14>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110131_1
    SLICE_X7Y26.A3       net (fanout=2)        1.197   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1101311
    SLICE_X7Y26.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out11011_1
    SLICE_X9Y23.B6       net (fanout=10)       0.610   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110112
    SLICE_X9Y23.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12110
    SLICE_X9Y23.A2       net (fanout=1)        0.819   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1219
    SLICE_X9Y23.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X11Y23.D1      net (fanout=1)        0.754   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12117
    SLICE_X11Y23.D       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12119
    SLICE_X11Y23.C6      net (fanout=1)        0.118   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X11Y23.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12120
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (2.526ns logic, 5.346ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.832ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.231 - 0.259)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CMUX     Tshcko                0.461   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X8Y29.D4       net (fanout=12)       1.131   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X8Y29.D        Tilo                  0.205   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0523<7>11
    SLICE_X7Y28.D2       net (fanout=43)       0.920   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/_n0523<7>1
    SLICE_X7Y28.D        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_4<14>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110131_1
    SLICE_X7Y26.A3       net (fanout=2)        1.197   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1101311
    SLICE_X7Y26.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/acam_config_5<15>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out11011_1
    SLICE_X9Y23.B6       net (fanout=10)       0.610   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out110112
    SLICE_X9Y23.B        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12110
    SLICE_X9Y23.A2       net (fanout=1)        0.819   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out1219
    SLICE_X9Y23.A        Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X11Y23.D1      net (fanout=1)        0.754   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12117
    SLICE_X11Y23.D       Tilo                  0.259   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12119
    SLICE_X11Y23.C6      net (fanout=1)        0.118   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12118
    SLICE_X11Y23.CLK     Tas                   0.322   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/Mmux_dat_out12120
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (2.283ns logic, 5.549ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y4.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_16 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_16 to cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y8.AQ       Tcko                  0.200   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_16
    RAMB16_X2Y4.DIA7     net (fanout=2)        0.127   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<16>
    RAMB16_X2Y4.CLKA     Trckd_DIA   (-Th)     0.053   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.147ns logic, 0.127ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6 (SLICE_X16Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y83.CQ      Tcko                  0.198   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6
    SLICE_X16Y83.CX      net (fanout=1)        0.131   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>
    SLICE_X16Y83.CLK     Tckdi       (-Th)    -0.048   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.246ns logic, 0.131ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X46Y67.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.CQ      Tcko                  0.200   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X46Y67.C5      net (fanout=1)        0.060   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X46Y67.CLK     Tah         (-Th)    -0.121   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>_rt
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y24.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5092 paths analyzed, 2631 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.455ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (SLICE_X57Y61.A5), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.242 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X56Y59.A2      net (fanout=73)       1.706   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X56Y59.A       Tilo                  0.203   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2
    SLICE_X56Y59.D1      net (fanout=3)        0.911   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2
    SLICE_X56Y59.CMUX    Topdc                 0.368   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv3_F
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv3
    SLICE_X57Y61.A5      net (fanout=1)        0.572   cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv
    SLICE_X57Y61.CLK     Tas                   0.227   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.189ns logic, 3.189ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_4 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.153 - 0.156)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_4 to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y58.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt<5>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_4
    SLICE_X56Y59.B3      net (fanout=4)        1.070   cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt<4>
    SLICE_X56Y59.B       Tilo                  0.203   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2_SW0
    SLICE_X56Y59.A5      net (fanout=1)        0.222   N2
    SLICE_X56Y59.A       Tilo                  0.203   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2
    SLICE_X56Y59.D1      net (fanout=3)        0.911   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2
    SLICE_X56Y59.CMUX    Topdc                 0.368   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv3_F
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv3
    SLICE_X57Y61.A5      net (fanout=1)        0.572   cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv
    SLICE_X57Y61.CLK     Tas                   0.227   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.392ns logic, 2.775ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.242 - 0.250)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_2 to cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y58.CMUX    Tshcko                0.455   cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_2
    SLICE_X56Y59.B4      net (fanout=4)        0.898   cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt<2>
    SLICE_X56Y59.B       Tilo                  0.203   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2_SW0
    SLICE_X56Y59.A5      net (fanout=1)        0.222   N2
    SLICE_X56Y59.A       Tilo                  0.203   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2
    SLICE_X56Y59.D1      net (fanout=3)        0.911   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2-In2
    SLICE_X56Y59.CMUX    Topdc                 0.368   N2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv3_F
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv3
    SLICE_X57Y61.A5      net (fanout=1)        0.572   cmp_gn4124_core/cmp_l2p_dma_master/_n0702_inv
    SLICE_X57Y61.CLK     Tas                   0.227   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.tmp_ram_rd_en
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd_rstpot
                                                       cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.456ns logic, 2.603ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18 (SLICE_X50Y55.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.230 - 0.246)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.BQ      Tcko                  0.447   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X54Y46.A3      net (fanout=60)       2.006   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X54Y46.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv1
    SLICE_X50Y55.CE      net (fanout=7)        1.361   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
    SLICE_X50Y55.CLK     Tceck                 0.314   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<17>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (0.966ns logic, 3.367ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.230 - 0.250)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y58.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X54Y46.A2      net (fanout=58)       1.972   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X54Y46.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv1
    SLICE_X50Y55.CE      net (fanout=7)        1.361   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
    SLICE_X50Y55.CLK     Tceck                 0.314   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<17>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (0.966ns logic, 3.333ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.230 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X54Y46.A4      net (fanout=73)       1.419   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X54Y46.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv1
    SLICE_X50Y55.CE      net (fanout=7)        1.361   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
    SLICE_X50Y55.CLK     Tceck                 0.314   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<17>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.910ns logic, 2.780ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17 (SLICE_X50Y55.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.230 - 0.246)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.BQ      Tcko                  0.447   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X54Y46.A3      net (fanout=60)       2.006   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2
    SLICE_X54Y46.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv1
    SLICE_X50Y55.CE      net (fanout=7)        1.361   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
    SLICE_X50Y55.CLK     Tceck                 0.314   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<17>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (0.966ns logic, 3.367ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.230 - 0.250)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y58.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X54Y46.A2      net (fanout=58)       1.972   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3
    SLICE_X54Y46.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv1
    SLICE_X50Y55.CE      net (fanout=7)        1.361   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
    SLICE_X50Y55.CLK     Tceck                 0.314   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<17>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (0.966ns logic, 3.333ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.230 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1 to cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X54Y46.A4      net (fanout=73)       1.419   cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1
    SLICE_X54Y46.A       Tilo                  0.205   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
                                                       cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv1
    SLICE_X50Y55.CE      net (fanout=7)        1.361   cmp_gn4124_core/cmp_l2p_dma_master/_n0342_inv
    SLICE_X50Y55.CLK     Tceck                 0.314   cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt<17>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.910ns logic, 2.780ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m (OLOGIC_X27Y32.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.257 - 0.230)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.DMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<3>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3
    OLOGIC_X27Y32.D1     net (fanout=1)        0.963   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<3>
    OLOGIC_X27Y32.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-0.879ns logic, 0.963ns route)
                                                       (-1046.4% logic, 1146.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (OLOGIC_X27Y50.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.246 - 0.242)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y49.AMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<27>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24
    OLOGIC_X27Y50.D2     net (fanout=1)        0.951   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<24>
    OLOGIC_X27Y50.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.063ns (-0.888ns logic, 0.951ns route)
                                                       (-1409.5% logic, 1509.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (OLOGIC_X27Y50.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.499 - 0.460)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y47.AMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<11>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8
    OLOGIC_X27Y50.D1     net (fanout=1)        0.996   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<8>
    OLOGIC_X27Y50.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[8].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (-0.879ns logic, 0.996ns route)
                                                       (-751.3% logic, 851.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/gen_fifo_32bit.cmp_fifo_32x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y24.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      4.455ns|            0|            0|            0|         5092|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.455ns|            0|            0|            0|         5092|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.455ns|          N/A|            0|            0|         5092|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.455|         |         |         |
p2l_clk_p_i    |    4.455|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.455|         |         |         |
p2l_clk_p_i    |    4.455|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    6.805|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.957|         |         |         |
tdc_clk_125m_p_i|    7.957|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.957|         |         |         |
tdc_clk_125m_p_i|    7.957|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 568952 paths, 0 nets, and 19618 connections

Design statistics:
   Minimum period:   7.957ns{1}   (Maximum frequency: 125.676MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 07 18:07:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



