FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GTRIG_TTL\I";
2"UN$1$GTDELAYS$I4$DGTTTL";
3"MTCD_LO*\I";
4"LOCKOUT*\I";
5"LOCKOUT\I";
6"UN$1$CNTRLREGISTER$I2$LOSELECT";
7"UN$1$CAEN$I3$CLK";
8"UN$1$CAEN$I3$DATA";
9"UN$1$GTDELAYS$I4$LEDGT";
10"UN$1$GTDELAYS$I4$TTLLOCKOUT";
11"DGT_P\I";
12"DGT_N\I";
13"SCALER<0..2>";
14"TELLIE_DELAY_OUT\I";
15"SMELLIE_PULSE_OUT\I";
16"SMELLIE_DELAY_IN\I";
17"UN$1$3MERGE$I6$A";
18"GT_ECL_P\I";
19"UN$1$CAEN$I3$DATARDY";
20"UN$1$CAEN$I3$LE";
21"UN$1$CNTRLREGISTER$I2$ECALSETUP";
22"UN$1$CNTRLREGISTER$I2$LE";
23"UN$1$CLOCKS$I15$LE";
24"UN$1$CNTRLREGISTER$I2$READENABLE";
25"UN$1$CLOCKS$I15$FOX200MHZ";
26"TUNE_COMP_OUT_P\I";
27"TUNE_COMP_OUT_N\I";
28"FAST_COMP_OUT_N\I";
29"FAST_COMP_OUT_P\I";
30"UN$1$COMPARATORS$I13$LETUNE";
31"UN$1$COMPARATORS$I13$DATARDY";
32"TUBII_RT_OUT\I";
33"EXT_PED_IN\I";
34"EXT_PED_OUT\I";
35"SYNC24_TTL\I";
36"UN$1$CNTRLREGISTER$I2$DATARDY";
37"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
38"CAEN_ANPULSE<11..0>\I";
39"SCOPE_OUT<7..0>\I";
40"CAEN_OUT<7..0>\I";
41"GT_ECL_N\I";
42"SYNC_ECL_P\I";
43"SYNC_ECL_N\I";
44"SYNC24_ECL_P\I";
45"SYNC24_ECL_N\I";
46"SYNC_LVDS_P\I";
47"SYNC_LVDS_N\I";
48"SYNC24_LVDS_P\I";
49"SYNC24_LVDS_N\I";
50"TUB_CLK_IN\I";
51"CLK100_OUT_P\I";
52"CLK100_OUT_N\I";
53"CLK200_OUT_P\I";
54"CLK200_OUT_N\I";
55"TUNE_ANPULSE\I";
56"FAST_ANPULSE\I";
57"UN$1$CLOCKS$I15$MISSEDCLOCK";
58"UN$1$CLOCKS$I15$DEFAULTSELECT";
59"UN$1$MICROZEDCONNECTION$I10$SPKR";
60"TELLIE_PULSE_OUT\I";
61"TELLIE_DELAY_IN\I";
62"SMELLIE_DELAY_OUT\I";
63"ASYNC_DELAY_IN\I";
64"SYNC_DELAY_IN\I";
65"SYNC_PULSE_OUT\I";
66"RAWTRIGS<3..0>\I";
67"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
68"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
69"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
70"SYNC_DELAY_OUT\I";
71"UN$1$CNTRLREGISTER$I2$DATAOUT";
72"VCC\G";
73"UN$1$3MERGE$I6$B";
74"ADDR<0..2>";
75"GND\G";
76"UN$1$3MERGE$I8$A";
77"UN$1$3MERGE$I8$C";
78"UN$1$3MERGE$I8$B";
79"ASYNC_DELAY_OUT\I";
80"GND\G";
81"UN$1$3MERGE$I6$C";
82"ASYNC_PULSE_OUT\I";
83"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
84"UN$1$GENERICUTILITIES$I11$PULSE";
85"UN$1$GENERICUTILITIES$I11$CLRCNT";
86"SYNC_TTL\I";
87"EXTTRIG<15..0>\I";
88"GTRIG_TTL\I";
89"UN$1$CLOCKS$I15$CLOCK100";
90"UN$1$CLOCKS$I15$DATARDY";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"10;
"DGT"2;
"CAEN_RDY"19;
"TUBII_RT_OUT"32;
"100MHZ_CLK_IN"89;
"SYNC_PULSE_OUT"65;
"SMELLIE_DELAY_OUT"62;
"SMELLIE_DELAY_IN"16;
"SMELLIE_PULSE_OUT"15;
"ASYNC_DELAY_IN"63;
"ASYNC_DELAY_OUT"69;
"SYNC_DELAY_OUT"70;
"SYNC_DELAY_IN"64;
"ASYNC_PULSE_OUT"67;
"TELLIE_DELAY_IN"61;
"TELLIE_PULSE_OUT"60;
"SPKR"59;
"TUBIITIME_DATA_RDY"90;
"FOX_200MHZ_IN"25;
"USING_BCKP"57;
"EXTTRIG<0..15>"87;
"LOAD_ENABLE<0..2>"74;
"COMP_RDY"31;
"TELLIE_DELAY_OUT"14;
"DATA"8;
"CLK"7;
"LATCH_DISPLAY"83;
"CNT_PULSE"84;
"CLR_CNT"85;
"RAWTRIGS_IN<3..0>"66;
"CNTRL_REGISTER_CHK"71;
"CNTRL_RDY"36;
"GTRIG"88;
"SYNC24"35;
"SYNC"86;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"82;
"ASYNC_DELAY_OUT"79;
"LE_ASYNC_DELAY"68;
"LE_ASYNC_PULSE"37;
"DATA"8;
"CLK"7;
"ASYNC_DELAY_IN"69;
"ASYNC_PULSE_IN"67;
"PULSE"84;
"LATCH_DISPLAY"83;
"ALLOW_COUNT"76;
"TEST_DISPLAY"78;
"DISPLAY_ZEROES"77;
"CLR_CNT"85;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"TUNE_COMP_OUT_N \B"27;
"TUNE_COMP_OUT_P"26;
"FAST_COMP_OUT_N \B"28;
"FAST_COMP_OUT_P"29;
"LE_TUNE"30;
"DATA_RDY"31;
"CLK"7;
"DATA"8;
"FAST_PULSE"56;
"TUNE_PULSE"55;
"GTRIG"18;
"DGTH"11;
"LOCKOUT* \B"4;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CLK200_OUT_N \B"54;
"CLK200_OUT_P"53;
"CLK100_OUT_N \B"
VHDL_MODE"OUT"52;
"CLK100_OUT_P"
VHDL_MODE"OUT"51;
"DATA_RDY"
VHDL_MODE"IN"90;
"LE"
VHDL_MODE"IN"23;
"TUB_CLK_IN"50;
"DATA"
VHDL_MODE"IN"8;
"SR_CLK"
VHDL_MODE"IN"7;
"MISSEDCLOCK"
VHDL_MODE"OUT"57;
"FOX200MHZ"
VHDL_MODE"OUT"25;
"CLOCK100"89;
"DEFAULT_SELECT"
VHDL_MODE"OUT"58;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"24;
"DATA_OUT"71;
"ECAL_SETUP"21;
"LO_SELECT"6;
"DEFAULT_CLK_SELECT"58;
"DATA_RDY"36;
"LE"22;
"CLK"7;
"DATA"8;
"DISPLAY<2..0>"13;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SYNC24_LVDS_N \B"49;
"SYNC24_LVDS_P"48;
"SYNC_LVDS_N \B"47;
"SYNC_LVDS_P"46;
"SYNC24_ECL_N \B"45;
"SYNC24_ECL_P"44;
"SYNC_ECL_N \B"43;
"SYNC_ECL_P"42;
"GT_ECL_N \B"41;
"GT_ECL_P"18;
"CAEN_OUT<7..0>"40;
"SCOPE_OUT<7..0>"39;
"AN_PULSE_IN<11..0>"38;
"CLK"
VHDL_MODE"IN"7;
"LE"
VHDL_MODE"IN"20;
"DATA"
VHDL_MODE"IN"8;
"DATA_RDY"
VHDL_MODE"IN"19;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DGT_N \B"12;
"DGT_P"11;
"TTL_LOCKOUT* \B"10;
"LE_DGT"9;
"DATA"8;
"CLK"7;
"SELECT_LO_SRC"6;
"LOCKOUT"5;
"LOCKOUT* \B"4;
"MTCD_LO* \B"3;
"DGT_TTL"2;
"GTRIG"1;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
$LOCATION"U2"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"U2"
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"
$PN"3"81;
"A1"
$PN"2"73;
"A0"
$PN"1"17;
"E3"
$PN"6"72;
"E2 \B"
$PN"5"80;
"E1 \B"
$PN"4"75;
"Y7"
$PN"7"37;
"Y6"
$PN"9"68;
"Y5"
$PN"10"23;
"Y4"
$PN"11"30;
"Y3"
$PN"12"24;
"Y2"
$PN"13"22;
"Y1"
$PN"14"9;
"Y0"
$PN"15"20;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"17;
"B\NWC\NAC"73;
"C\NWC\NAC"81;
"Y\NWC\NAC"74;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"EXT_PED_OUT_P"34;
"ECAL_ACTIVE"21;
"GTRIG"18;
"EXT_PED_IN"33;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"76;
"B\NWC\NAC"78;
"C\NWC\NAC"77;
"Y\NWC\NAC"13;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"59;
END.
