********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-03.15:21:56
COMMAND: -cd verilog/src/unisims DCIRESET.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l DCIRESET.v.log

[ERR:UH0700] DCIRESET.v:31: Unsupported expression "<n<> u<0> t<Null_rule> p<255> s<254> l<31>> `timescale 1 ps / 1 ps
".

[NTE:CP0309] DCIRESET.v:35: Implicit port type (wire) for "LOCKED".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

