

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Wed Oct  2 17:52:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8197|     8197|  27.296 us|  27.296 us|  8197|  8197|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop11_loop12_loop13  |     8195|     8195|         5|          1|          1|  8192|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      253|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      135|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      135|      361|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln125_1_fu_140_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln125_fu_188_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln126_1_fu_155_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln126_fu_229_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln127_fu_296_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln130_1_fu_334_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln130_fu_276_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln131_1_fu_345_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln131_fu_290_p2        |         +|   0|  0|  16|           9|           9|
    |and_ln125_fu_212_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_121           |       and|   0|  0|   2|           1|           1|
    |ap_condition_142           |       and|   0|  0|   2|           1|           1|
    |icmp_ln125_fu_134_p2       |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln126_fu_149_p2       |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln127_fu_206_p2       |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln126_fu_235_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln125_1_fu_218_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln125_fu_194_p3     |    select|   0|  0|   7|           1|           1|
    |select_ln126_1_fu_248_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln126_2_fu_161_p3   |    select|   0|  0|  12|           1|           1|
    |select_ln126_fu_240_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_fu_201_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 253|         129|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v43_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v44_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v45_load               |   9|          2|    5|         10|
    |indvar_flatten12_fu_76                  |   9|          2|   14|         28|
    |indvar_flatten_fu_68                    |   9|          2|   12|         24|
    |v43_fu_72                               |   9|          2|    4|          8|
    |v44_fu_64                               |   9|          2|    7|         14|
    |v45_fu_60                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   86|        172|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_407                                 |   9|   0|    9|          0|
    |add_ln131_1_reg_422                               |  13|   0|   13|          0|
    |add_ln131_1_reg_422_pp0_iter3_reg                 |  13|   0|   13|          0|
    |add_ln131_reg_412                                 |   9|   0|    9|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |icmp_ln126_reg_394                                |   1|   0|    1|          0|
    |indvar_flatten12_fu_76                            |  14|   0|   14|          0|
    |indvar_flatten_fu_68                              |  12|   0|   12|          0|
    |select_ln126_reg_402                              |   5|   0|    5|          0|
    |v43_fu_72                                         |   4|   0|    4|          0|
    |v44_fu_64                                         |   7|   0|    7|          0|
    |v45_fu_60                                         |   5|   0|    5|          0|
    |v46_reg_427                                       |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 135|   0|  135|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v41_address0  |  out|   13|   ap_memory|           v41|         array|
|v41_ce0       |  out|    1|   ap_memory|           v41|         array|
|v41_q0        |   in|   32|   ap_memory|           v41|         array|
|v42_address0  |  out|   13|   ap_memory|           v42|         array|
|v42_ce0       |  out|    1|   ap_memory|           v42|         array|
|v42_we0       |  out|    1|   ap_memory|           v42|         array|
|v42_d0        |  out|   32|   ap_memory|           v42|         array|
+--------------+-----+-----+------------+--------------+--------------+

