--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SupRegistro2.twx SupRegistro2.ncd -o SupRegistro2.twr
SupRegistro2.pcf -ucf pines.ucf

Design file:              SupRegistro2.ncd
Physical constraint file: SupRegistro2.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.044ns.
--------------------------------------------------------------------------------

Paths for end point u0/temp_25 (SLICE_X18Y43.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_0 (FF)
  Destination:          u0/temp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.239 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_0 to u0/temp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   u0/temp<3>
                                                       u0/temp_0
    SLICE_X18Y37.A5      net (fanout=1)        0.390   u0/temp<0>
    SLICE_X18Y37.COUT    Topcya                0.379   u0/temp<3>
                                                       u0/Mcount_temp_lut<0>_INV_0
                                                       u0/Mcount_temp_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   u0/temp<7>
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.COUT    Tbyp                  0.076   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<23>
    SLICE_X18Y43.CLK     Tcinck                0.304   u0/temp<25>
                                                       u0/Mcount_temp_xor<25>
                                                       u0/temp_25
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (1.510ns logic, 0.487ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_4 (FF)
  Destination:          u0/temp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_4 to u0/temp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.447   u0/temp<7>
                                                       u0/temp_4
    SLICE_X18Y38.A5      net (fanout=1)        0.390   u0/temp<4>
    SLICE_X18Y38.COUT    Topcya                0.379   u0/temp<7>
                                                       u0/temp<4>_rt
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.COUT    Tbyp                  0.076   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<23>
    SLICE_X18Y43.CLK     Tcinck                0.304   u0/temp<25>
                                                       u0/Mcount_temp_xor<25>
                                                       u0/temp_25
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.434ns logic, 0.484ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_3 (FF)
  Destination:          u0/temp_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.239 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_3 to u0/temp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.447   u0/temp<3>
                                                       u0/temp_3
    SLICE_X18Y37.D5      net (fanout=1)        0.363   u0/temp<3>
    SLICE_X18Y37.COUT    Topcyd                0.261   u0/temp<3>
                                                       u0/temp<3>_rt
                                                       u0/Mcount_temp_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   u0/temp<7>
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.COUT    Tbyp                  0.076   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
    SLICE_X18Y43.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<23>
    SLICE_X18Y43.CLK     Tcinck                0.304   u0/temp<25>
                                                       u0/Mcount_temp_xor<25>
                                                       u0/temp_25
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (1.392ns logic, 0.460ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/temp_23 (SLICE_X18Y42.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_0 (FF)
  Destination:          u0/temp_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_0 to u0/temp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   u0/temp<3>
                                                       u0/temp_0
    SLICE_X18Y37.A5      net (fanout=1)        0.390   u0/temp<0>
    SLICE_X18Y37.COUT    Topcya                0.379   u0/temp<3>
                                                       u0/Mcount_temp_lut<0>_INV_0
                                                       u0/Mcount_temp_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   u0/temp<7>
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CLK     Tcinck                0.314   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
                                                       u0/temp_23
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (1.444ns logic, 0.484ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_4 (FF)
  Destination:          u0/temp_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.237 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_4 to u0/temp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.447   u0/temp<7>
                                                       u0/temp_4
    SLICE_X18Y38.A5      net (fanout=1)        0.390   u0/temp<4>
    SLICE_X18Y38.COUT    Topcya                0.379   u0/temp<7>
                                                       u0/temp<4>_rt
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CLK     Tcinck                0.314   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
                                                       u0/temp_23
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.368ns logic, 0.481ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_3 (FF)
  Destination:          u0/temp_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_3 to u0/temp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.447   u0/temp<3>
                                                       u0/temp_3
    SLICE_X18Y37.D5      net (fanout=1)        0.363   u0/temp<3>
    SLICE_X18Y37.COUT    Topcyd                0.261   u0/temp<3>
                                                       u0/temp<3>_rt
                                                       u0/Mcount_temp_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   u0/temp<7>
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CLK     Tcinck                0.314   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
                                                       u0/temp_23
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (1.326ns logic, 0.457ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point u0/temp_21 (SLICE_X18Y42.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_0 (FF)
  Destination:          u0/temp_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_0 to u0/temp_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.AQ      Tcko                  0.447   u0/temp<3>
                                                       u0/temp_0
    SLICE_X18Y37.A5      net (fanout=1)        0.390   u0/temp<0>
    SLICE_X18Y37.COUT    Topcya                0.379   u0/temp<3>
                                                       u0/Mcount_temp_lut<0>_INV_0
                                                       u0/Mcount_temp_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   u0/temp<7>
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CLK     Tcinck                0.304   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
                                                       u0/temp_21
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.434ns logic, 0.484ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_4 (FF)
  Destination:          u0/temp_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.237 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_4 to u0/temp_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.447   u0/temp<7>
                                                       u0/temp_4
    SLICE_X18Y38.A5      net (fanout=1)        0.390   u0/temp<4>
    SLICE_X18Y38.COUT    Topcya                0.379   u0/temp<7>
                                                       u0/temp<4>_rt
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CLK     Tcinck                0.304   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
                                                       u0/temp_21
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (1.358ns logic, 0.481ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/temp_3 (FF)
  Destination:          u0/temp_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/temp_3 to u0/temp_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.447   u0/temp<3>
                                                       u0/temp_3
    SLICE_X18Y37.D5      net (fanout=1)        0.363   u0/temp<3>
    SLICE_X18Y37.COUT    Topcyd                0.261   u0/temp<3>
                                                       u0/temp<3>_rt
                                                       u0/Mcount_temp_cy<3>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<3>
    SLICE_X18Y38.COUT    Tbyp                  0.076   u0/temp<7>
                                                       u0/Mcount_temp_cy<7>
    SLICE_X18Y39.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<7>
    SLICE_X18Y39.COUT    Tbyp                  0.076   u0/temp<11>
                                                       u0/Mcount_temp_cy<11>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   u0/Mcount_temp_cy<11>
    SLICE_X18Y40.COUT    Tbyp                  0.076   u0/temp<15>
                                                       u0/Mcount_temp_cy<15>
    SLICE_X18Y41.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<15>
    SLICE_X18Y41.COUT    Tbyp                  0.076   u0/temp<19>
                                                       u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CIN     net (fanout=1)        0.003   u0/Mcount_temp_cy<19>
    SLICE_X18Y42.CLK     Tcinck                0.304   u0/temp<23>
                                                       u0/Mcount_temp_cy<23>
                                                       u0/temp_21
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (1.316ns logic, 0.457ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/temp_1 (SLICE_X18Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/temp_1 (FF)
  Destination:          u0/temp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/temp_1 to u0/temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.234   u0/temp<3>
                                                       u0/temp_1
    SLICE_X18Y37.B5      net (fanout=1)        0.058   u0/temp<1>
    SLICE_X18Y37.CLK     Tah         (-Th)    -0.237   u0/temp<3>
                                                       u0/temp<1>_rt
                                                       u0/Mcount_temp_cy<3>
                                                       u0/temp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/temp_5 (SLICE_X18Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/temp_5 (FF)
  Destination:          u0/temp_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/temp_5 to u0/temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.BQ      Tcko                  0.234   u0/temp<7>
                                                       u0/temp_5
    SLICE_X18Y38.B5      net (fanout=1)        0.058   u0/temp<5>
    SLICE_X18Y38.CLK     Tah         (-Th)    -0.237   u0/temp<7>
                                                       u0/temp<5>_rt
                                                       u0/Mcount_temp_cy<7>
                                                       u0/temp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/temp_9 (SLICE_X18Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/temp_9 (FF)
  Destination:          u0/temp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/temp_9 to u0/temp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.BQ      Tcko                  0.234   u0/temp<11>
                                                       u0/temp_9
    SLICE_X18Y39.B5      net (fanout=1)        0.058   u0/temp<9>
    SLICE_X18Y39.CLK     Tah         (-Th)    -0.237   u0/temp<11>
                                                       u0/temp<9>_rt
                                                       u0/Mcount_temp_cy<11>
                                                       u0/temp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: u0/temp<3>/SR
  Logical resource: u0/temp_0/SR
  Location pin: SLICE_X18Y37.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: u0/temp<3>/SR
  Logical resource: u0/temp_1/SR
  Location pin: SLICE_X18Y37.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.044|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 40 connections

Design statistics:
   Minimum period:   2.044ns{1}   (Maximum frequency: 489.237MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 18 10:46:23 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



