****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:09:47 2022
****************************************


  Startpoint: inp[1] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[1] (in)                             0.000      0.000 r
  U162/Y (AND2X1)                      2207108.000
                                                  2207108.000 r
  U163/Y (INVX1)                       705440.000 2912548.000 f
  U403/Y (NAND2X1)                     918764.000 3831312.000 r
  U404/Y (NAND2X1)                     1230388.000
                                                  5061700.000 f
  U408/Y (NAND2X1)                     887012.000 5948712.000 r
  U148/Y (AND2X1)                      2174536.000
                                                  8123248.000 r
  U149/Y (INVX1)                       715796.000 8839044.000 f
  U81/Y (OR2X1)                        2117888.000
                                                  10956932.000 f
  U409/Y (NAND2X1)                     1337128.000
                                                  12294060.000 r
  U411/Y (INVX1)                       1216680.000
                                                  13510740.000 f
  U412/Y (NAND2X1)                     919472.000 14430212.000 r
  U218/Y (AND2X1)                      2174720.000
                                                  16604932.000 r
  U219/Y (INVX1)                       715952.000 17320884.000 f
  U425/Y (NAND2X1)                     1285900.000
                                                  18606784.000 r
  U208/Y (AND2X1)                      2174534.000
                                                  20781318.000 r
  U209/Y (INVX1)                       715796.000 21497114.000 f
  U134/Y (NOR2X1)                      1621650.000
                                                  23118764.000 r
  U135/Y (INVX1)                       1002606.000
                                                  24121370.000 f
  U426/Y (NAND2X1)                     1290610.000
                                                  25411980.000 r
  U263/Y (XNOR2X1)                     5497422.000
                                                  30909402.000 r
  U262/Y (INVX1)                       948554.000 31857956.000 f
  U427/Y (NAND2X1)                     1285120.000
                                                  33143076.000 r
  U428/Y (NAND2X1)                     930364.000 34073440.000 f
  U442/Y (INVX1)                       -549496.000
                                                  33523944.000 r
  U126/Y (AND2X1)                      2198920.000
                                                  35722864.000 r
  U127/Y (INVX1)                       707856.000 36430720.000 f
  U443/Y (NAND2X1)                     924340.000 37355060.000 r
  U232/Y (XNOR2X1)                     5496252.000
                                                  42851312.000 r
  U233/Y (INVX1)                       948676.000 43799988.000 f
  U444/Y (NAND2X1)                     919140.000 44719128.000 r
  U122/Y (AND2X1)                      1819004.000
                                                  46538132.000 r
  U123/Y (INVX1)                       707856.000 47245988.000 f
  U456/Y (NAND2X1)                     918808.000 48164796.000 r
  U457/Y (NAND2X1)                     848080.000 49012876.000 f
  U458/Y (NOR2X1)                      1195744.000
                                                  50208620.000 r
  U476/Y (NAND2X1)                     1103744.000
                                                  51312364.000 f
  U477/Y (NAND2X1)                     1385876.000
                                                  52698240.000 r
  out[0] (out)                            0.000   52698240.000 r
  data arrival time                               52698240.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -52698240.000
  ---------------------------------------------------------------
  slack (MET)                                     147301760.000


1
