{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682319291045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682319291045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 14:54:50 2023 " "Processing started: Mon Apr 24 14:54:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682319291045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682319291045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AEC -c AEC " "Command: quartus_map --read_settings_files=on --write_settings_files=off AEC -c AEC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682319291045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682319291420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682319291420 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "string AEC_fan.v(15) " "Verilog HDL Declaration warning at AEC_fan.v(15): \"string\" is SystemVerilog-2005 keyword" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1682319299629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aec_fan.v 1 1 " "Found 1 design units, including 1 entities, in source file aec_fan.v" { { "Info" "ISGN_ENTITY_NAME" "1 AEC " "Found entity 1: AEC" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682319299630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682319299630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AEC " "Elaborating entity \"AEC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682319299662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(60) " "Verilog HDL assignment warning at AEC_fan.v(60): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299663 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(65) " "Verilog HDL assignment warning at AEC_fan.v(65): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299664 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(71) " "Verilog HDL assignment warning at AEC_fan.v(71): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299664 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(72) " "Verilog HDL assignment warning at AEC_fan.v(72): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299664 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(75) " "Verilog HDL assignment warning at AEC_fan.v(75): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299665 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(79) " "Verilog HDL assignment warning at AEC_fan.v(79): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299665 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(80) " "Verilog HDL assignment warning at AEC_fan.v(80): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299665 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(85) " "Verilog HDL assignment warning at AEC_fan.v(85): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299666 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(86) " "Verilog HDL assignment warning at AEC_fan.v(86): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299666 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(87) " "Verilog HDL assignment warning at AEC_fan.v(87): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299666 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(91) " "Verilog HDL assignment warning at AEC_fan.v(91): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299667 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(92) " "Verilog HDL assignment warning at AEC_fan.v(92): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299667 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(93) " "Verilog HDL assignment warning at AEC_fan.v(93): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299667 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(94) " "Verilog HDL assignment warning at AEC_fan.v(94): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299667 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(98) " "Verilog HDL assignment warning at AEC_fan.v(98): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299667 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(99) " "Verilog HDL assignment warning at AEC_fan.v(99): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299667 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(104) " "Verilog HDL assignment warning at AEC_fan.v(104): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299668 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(109) " "Verilog HDL assignment warning at AEC_fan.v(109): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299669 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(110) " "Verilog HDL assignment warning at AEC_fan.v(110): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299669 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(113) " "Verilog HDL assignment warning at AEC_fan.v(113): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299669 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(125) " "Verilog HDL assignment warning at AEC_fan.v(125): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299673 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(126) " "Verilog HDL assignment warning at AEC_fan.v(126): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299674 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(130) " "Verilog HDL assignment warning at AEC_fan.v(130): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299674 "|AEC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AEC_fan.v(131) " "Verilog HDL assignment warning at AEC_fan.v(131): truncated value with size 32 to match size of target (4)" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682319299674 "|AEC"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "AEC_fan.v" "Mult0" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682319301812 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682319301812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682319302037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682319302037 ""}  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682319302037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682319302093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682319302093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682319302642 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682319303457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682319303646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682319303646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ready " "No output dependent on input pin \"ready\"" {  } { { "AEC_fan.v" "" { Text "C:/Users/Tuco/Desktop/IC design/homework/question/HW3/file/AEC_fan.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682319303833 "|AEC|ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682319303833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "916 " "Implemented 916 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682319303833 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682319303833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "896 " "Implemented 896 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682319303833 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682319303833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682319303833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682319303855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 14:55:03 2023 " "Processing ended: Mon Apr 24 14:55:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682319303855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682319303855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682319303855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682319303855 ""}
