ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Sep 30, 2019 at 16:46:23 CST
ncverilog
	+access+rwc
	MUX_tb.v
Recompiling... reason: file './MUX_tb.v' is newer than expected.
	expected: Mon Sep 30 16:44:58 2019
	actual:   Mon Sep 30 16:46:00 2019
file: MUX_tb.v
	module worklib.MUX_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MUX_tb:v <0x372ac733>
			streams:   9, words:  7189
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Primitives:               4       3
		Registers:                4       4
		Scalar wires:             4       -
		Initial blocks:           4       4
		Cont. assignments:        1       1
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.MUX_tb:v
Loading snapshot worklib.MUX_tb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
                   0,sel=0,A=0,B=0,C=0
                    Correct
                  10,sel=0,A=0,B=1,C=1
                    Correct
                  20,sel=1,A=0,B=1,C=0
                    Correct
                  30,sel=1,A=1,B=1,C=1
                    Correct
Simulation complete via $finish(1) at time 50 NS + 0
./MUX_tb.v:35 	#20 $finish;//important
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Sep 30, 2019 at 16:46:23 CST  (total: 00:00:00)
