15:12:32 INFO  : Registering command handlers for SDK TCF services
15:12:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
15:12:36 INFO  : XSCT server has started successfully.
15:12:36 INFO  : Successfully done setting XSCT server connection channel  
15:12:37 INFO  : Successfully done setting SDK workspace  
15:12:37 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
15:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:15:45 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:16:20 INFO  : 'fpga -state' command is executed.
15:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:20 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:16:20 INFO  : 'jtag frequency' command is executed.
15:16:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:16:20 INFO  : Context for processor 'microblaze_0' is selected.
15:16:20 INFO  : Processor reset is completed for 'microblaze_0'.
15:16:20 INFO  : Context for processor 'microblaze_0' is selected.
15:16:20 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:16:20 INFO  : Memory regions updated for context MicroBlaze #0
15:16:20 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:16:21 INFO  : Context for processor 'microblaze_0' is selected.
15:16:21 INFO  : 'con' command is executed.
15:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:16:21 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:17:03 INFO  : Disconnected from the channel tcfchan#1.
15:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:19:48 INFO  : 'fpga -state' command is executed.
15:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:48 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:19:48 INFO  : 'jtag frequency' command is executed.
15:19:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:19:48 INFO  : Context for processor 'microblaze_0' is selected.
15:19:48 ERROR : Cannot stop MicroBlaze. Stalled on instruction fetch
15:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
----------------End of Script----------------

15:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:20:21 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:39:16 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:39:49 INFO  : 'fpga -state' command is executed.
15:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:49 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:39:49 INFO  : 'jtag frequency' command is executed.
15:39:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:39:49 INFO  : Context for processor 'microblaze_0' is selected.
15:39:49 INFO  : Processor reset is completed for 'microblaze_0'.
15:39:49 INFO  : Context for processor 'microblaze_0' is selected.
15:39:49 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:39:49 INFO  : Memory regions updated for context MicroBlaze #0
15:39:49 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:39:49 INFO  : Context for processor 'microblaze_0' is selected.
15:39:49 INFO  : 'con' command is executed.
15:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:39:49 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:39:49 INFO  : Apm configuration has been updated and stored to 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\BlockDesignArtyS7_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'BlockDesignArtyS7_wrapper_hw_platform_0'
15:39:49 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
15:39:51 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
15:39:51 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
15:40:12 INFO  : Disconnected from the channel tcfchan#2.
16:34:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680651244602,  Project:1680646072937
16:34:28 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:34:30 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:34:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:34:32 INFO  : 
16:34:33 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:34:33 INFO  : Clearing existing target manager status.
16:34:33 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:34:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:34:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:39:40 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:40:11 INFO  : 'fpga -state' command is executed.
16:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:40:11 INFO  : 'jtag frequency' command is executed.
16:40:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:40:11 INFO  : Context for processor 'microblaze_0' is selected.
16:40:12 INFO  : Processor reset is completed for 'microblaze_0'.
16:40:12 INFO  : Context for processor 'microblaze_0' is selected.
16:40:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:40:12 INFO  : Memory regions updated for context MicroBlaze #0
16:40:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:40:12 INFO  : Context for processor 'microblaze_0' is selected.
16:40:12 INFO  : 'con' command is executed.
16:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:40:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:40:14 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
16:40:43 INFO  : Disconnected from the channel tcfchan#3.
11:50:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680720564928,  Project:1680651244602
11:50:46 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:50:48 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
11:50:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:50:51 INFO  : 
11:50:52 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
11:50:52 INFO  : Clearing existing target manager status.
11:50:52 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:50:53 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:50:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:50:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:53:04 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
11:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:53:29 INFO  : 'fpga -state' command is executed.
11:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:29 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:53:29 INFO  : 'jtag frequency' command is executed.
11:53:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:53:29 INFO  : Context for processor 'microblaze_0' is selected.
11:53:29 INFO  : Processor reset is completed for 'microblaze_0'.
11:53:29 INFO  : Context for processor 'microblaze_0' is selected.
11:53:29 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:53:29 INFO  : Memory regions updated for context MicroBlaze #0
11:53:29 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:53:29 INFO  : Context for processor 'microblaze_0' is selected.
11:53:29 INFO  : 'con' command is executed.
11:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:53:29 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
11:53:31 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
11:55:10 INFO  : Disconnected from the channel tcfchan#4.
11:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:55:11 INFO  : 'fpga -state' command is executed.
11:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:55:11 INFO  : 'jtag frequency' command is executed.
11:55:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:55:11 INFO  : Context for processor 'microblaze_0' is selected.
11:55:11 INFO  : Processor reset is completed for 'microblaze_0'.
11:55:11 INFO  : Context for processor 'microblaze_0' is selected.
11:55:11 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:55:11 INFO  : Memory regions updated for context MicroBlaze #0
11:55:11 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:55:11 INFO  : Context for processor 'microblaze_0' is selected.
11:55:11 INFO  : 'con' command is executed.
11:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:55:11 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
11:55:13 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
11:55:53 INFO  : Disconnected from the channel tcfchan#5.
11:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:55:54 INFO  : 'fpga -state' command is executed.
11:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:54 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:55:54 INFO  : 'jtag frequency' command is executed.
11:55:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:55:54 INFO  : Context for processor 'microblaze_0' is selected.
11:55:54 INFO  : Processor reset is completed for 'microblaze_0'.
11:55:54 INFO  : Context for processor 'microblaze_0' is selected.
11:55:54 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:55:54 INFO  : Memory regions updated for context MicroBlaze #0
11:55:54 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:55:54 INFO  : Context for processor 'microblaze_0' is selected.
11:55:55 INFO  : 'con' command is executed.
11:55:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:55:55 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
11:55:56 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
13:03:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680724752253,  Project:1680720564928
13:03:08 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:03:10 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
13:03:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:03:12 INFO  : 
13:03:13 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
13:03:13 INFO  : Clearing existing target manager status.
13:03:13 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
13:03:14 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
13:03:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:03:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:04:24 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:04:56 INFO  : Disconnected from the channel tcfchan#6.
13:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:04:57 INFO  : 'fpga -state' command is executed.
13:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:58 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:04:58 INFO  : 'jtag frequency' command is executed.
13:04:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:04:58 INFO  : Context for processor 'microblaze_0' is selected.
13:04:58 INFO  : Processor reset is completed for 'microblaze_0'.
13:04:58 INFO  : Context for processor 'microblaze_0' is selected.
13:04:58 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:04:58 INFO  : Memory regions updated for context MicroBlaze #0
13:04:58 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:04:58 INFO  : Context for processor 'microblaze_0' is selected.
13:04:58 INFO  : 'con' command is executed.
13:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:04:58 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:05:00 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
13:05:10 INFO  : Disconnected from the channel tcfchan#7.
13:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:05:11 INFO  : 'fpga -state' command is executed.
13:05:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:05:11 INFO  : 'jtag frequency' command is executed.
13:05:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:05:11 INFO  : Context for processor 'microblaze_0' is selected.
13:05:11 INFO  : Processor reset is completed for 'microblaze_0'.
13:05:11 INFO  : Context for processor 'microblaze_0' is selected.
13:05:11 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:05:11 INFO  : Memory regions updated for context MicroBlaze #0
13:05:11 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:05:11 INFO  : Context for processor 'microblaze_0' is selected.
13:05:11 INFO  : 'con' command is executed.
13:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:05:11 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:05:13 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
13:05:30 INFO  : Disconnected from the channel tcfchan#8.
13:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:05:32 INFO  : 'fpga -state' command is executed.
13:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:32 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:05:32 INFO  : 'jtag frequency' command is executed.
13:05:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:05:32 INFO  : Context for processor 'microblaze_0' is selected.
13:05:32 INFO  : Processor reset is completed for 'microblaze_0'.
13:05:32 INFO  : Context for processor 'microblaze_0' is selected.
13:05:32 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:05:32 INFO  : Memory regions updated for context MicroBlaze #0
13:05:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:05:32 INFO  : Context for processor 'microblaze_0' is selected.
13:05:32 INFO  : 'con' command is executed.
13:05:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:05:32 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:05:34 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
13:05:38 INFO  : Disconnected from the channel tcfchan#9.
13:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:16:53 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:17:38 INFO  : 'fpga -state' command is executed.
13:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:38 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:17:38 INFO  : 'jtag frequency' command is executed.
13:17:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:17:38 INFO  : Context for processor 'microblaze_0' is selected.
13:17:38 INFO  : Processor reset is completed for 'microblaze_0'.
13:17:38 INFO  : Context for processor 'microblaze_0' is selected.
13:17:39 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:17:39 INFO  : Memory regions updated for context MicroBlaze #0
13:17:39 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:17:39 INFO  : Context for processor 'microblaze_0' is selected.
13:17:39 INFO  : 'con' command is executed.
13:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:17:39 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:17:41 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
13:20:17 INFO  : Disconnected from the channel tcfchan#10.
13:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:20:18 INFO  : 'fpga -state' command is executed.
13:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:19 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:20:19 INFO  : 'jtag frequency' command is executed.
13:20:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:20:19 INFO  : Context for processor 'microblaze_0' is selected.
13:20:19 INFO  : Processor reset is completed for 'microblaze_0'.
13:20:19 INFO  : Context for processor 'microblaze_0' is selected.
13:20:19 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:20:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:20:19 INFO  : Memory regions updated for context MicroBlaze #0
13:20:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:20:19 INFO  : Context for processor 'microblaze_0' is selected.
13:20:19 INFO  : 'con' command is executed.
13:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:20:19 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:20:21 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
13:21:01 INFO  : Disconnected from the channel tcfchan#11.
13:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:27:13 INFO  : 'fpga -state' command is executed.
13:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:13 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:27:13 INFO  : 'jtag frequency' command is executed.
13:27:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:27:13 INFO  : Context for processor 'microblaze_0' is selected.
13:27:13 INFO  : Processor reset is completed for 'microblaze_0'.
13:27:13 INFO  : Context for processor 'microblaze_0' is selected.
13:27:13 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:27:13 INFO  : Memory regions updated for context MicroBlaze #0
13:27:13 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:27:13 INFO  : Context for processor 'microblaze_0' is selected.
13:27:13 INFO  : 'con' command is executed.
13:27:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:27:13 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:27:15 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
13:28:50 INFO  : Disconnected from the channel tcfchan#12.
14:49:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680730590187,  Project:1680724752253
14:49:09 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:49:13 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:49:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:49:16 INFO  : 
14:49:17 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:49:17 INFO  : Clearing existing target manager status.
14:49:17 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:49:17 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:49:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:49:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:17:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680732986540,  Project:1680730590187
15:17:27 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:17:29 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
15:17:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:17:31 INFO  : 
15:17:32 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
15:17:34 INFO  : Clearing existing target manager status.
15:17:34 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
15:17:35 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
15:17:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:17:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:18:22 INFO  : 'fpga -state' command is executed.
15:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:22 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:18:22 INFO  : 'jtag frequency' command is executed.
15:18:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:18:22 INFO  : Context for processor 'microblaze_0' is selected.
15:18:22 INFO  : Processor reset is completed for 'microblaze_0'.
15:18:22 INFO  : Context for processor 'microblaze_0' is selected.
15:18:23 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:18:23 INFO  : Memory regions updated for context MicroBlaze #0
15:18:23 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:18:23 INFO  : Context for processor 'microblaze_0' is selected.
15:18:23 INFO  : 'con' command is executed.
15:18:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:18:23 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:18:25 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
15:18:58 INFO  : Disconnected from the channel tcfchan#13.
15:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:19:19 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:58:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680735508161,  Project:1680732986540
15:58:47 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:58:49 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
15:58:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:58:51 INFO  : 
15:58:52 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
15:58:52 INFO  : Clearing existing target manager status.
15:58:52 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
15:58:52 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
15:58:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:58:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:59:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:27 ERROR : Could not retrieve Flash Part information. Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:00:17 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:01:06 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:24:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680736691644,  Project:1680735508161
16:24:25 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:24:28 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:24:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:24:30 INFO  : 
16:24:31 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:24:31 INFO  : Clearing existing target manager status.
16:24:31 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:24:31 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:24:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:24:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:25:05 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:57:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680738976551,  Project:1680736691644
16:57:11 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:57:12 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:57:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:57:15 INFO  : 
16:57:16 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:57:38 INFO  : Clearing existing target manager status.
16:57:38 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:57:39 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:57:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:57:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:58:15 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:59:40 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
17:13:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680739990394,  Project:1680738976551
17:13:33 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:13:37 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
17:13:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:13:39 INFO  : 
17:13:40 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
17:13:43 INFO  : Clearing existing target manager status.
17:13:43 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
17:13:43 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
17:13:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:13:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:17:58 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
17:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:20:46 INFO  : 'fpga -state' command is executed.
17:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:46 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:20:46 INFO  : 'jtag frequency' command is executed.
17:20:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:20:46 INFO  : Context for processor 'microblaze_0' is selected.
17:20:46 INFO  : Processor reset is completed for 'microblaze_0'.
17:20:46 INFO  : Context for processor 'microblaze_0' is selected.
17:20:46 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:20:46 INFO  : Memory regions updated for context MicroBlaze #0
17:20:46 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:20:46 INFO  : Context for processor 'microblaze_0' is selected.
17:20:46 INFO  : 'con' command is executed.
17:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:20:46 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:20:48 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
17:21:05 INFO  : Disconnected from the channel tcfchan#14.
07:56:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680792621681,  Project:1680739990394
07:56:24 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:56:26 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
07:56:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:56:29 INFO  : 
07:56:30 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
07:56:30 INFO  : Clearing existing target manager status.
07:56:30 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
07:56:30 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
07:56:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:56:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
07:58:55 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
08:43:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680795672049,  Project:1680792621681
08:43:23 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:43:26 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
08:43:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:43:29 INFO  : 
08:43:29 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
08:43:29 INFO  : Clearing existing target manager status.
08:43:29 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
08:43:30 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
08:43:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:43:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:08:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680804328738,  Project:1680795672049
11:08:20 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:08:21 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
11:08:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:08:24 INFO  : 
11:08:25 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
11:08:25 INFO  : Clearing existing target manager status.
11:08:25 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:08:25 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:08:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:08:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:09:17 INFO  : 'fpga -state' command is executed.
11:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:18 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:09:18 INFO  : 'jtag frequency' command is executed.
11:09:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:09:18 INFO  : Context for processor 'microblaze_0' is selected.
11:09:18 INFO  : Processor reset is completed for 'microblaze_0'.
11:09:18 INFO  : Context for processor 'microblaze_0' is selected.
11:09:18 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:09:18 INFO  : Memory regions updated for context MicroBlaze #0
11:09:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:09:18 INFO  : Context for processor 'microblaze_0' is selected.
11:09:18 INFO  : 'con' command is executed.
11:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:09:18 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
11:09:20 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
11:09:32 INFO  : Disconnected from the channel tcfchan#15.
11:34:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680806044446,  Project:1680804328738
11:34:19 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:34:21 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
11:34:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:34:24 INFO  : 
11:34:25 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
11:34:25 INFO  : Clearing existing target manager status.
11:34:25 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:34:25 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:34:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:34:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:35:05 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
11:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:36:32 INFO  : 'fpga -state' command is executed.
11:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:32 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:36:32 INFO  : 'jtag frequency' command is executed.
11:36:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:36:32 INFO  : Context for processor 'microblaze_0' is selected.
11:36:32 INFO  : Processor reset is completed for 'microblaze_0'.
11:36:32 INFO  : Context for processor 'microblaze_0' is selected.
11:36:32 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:36:32 INFO  : Memory regions updated for context MicroBlaze #0
11:36:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:36:32 INFO  : Context for processor 'microblaze_0' is selected.
11:36:32 INFO  : 'con' command is executed.
11:36:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:36:32 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
11:36:34 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
11:36:44 INFO  : Disconnected from the channel tcfchan#16.
12:21:26 INFO  : Registering command handlers for SDK TCF services
12:21:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
12:21:30 INFO  : XSCT server has started successfully.
12:21:31 INFO  : Successfully done setting XSCT server connection channel  
12:21:31 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
12:21:31 INFO  : Successfully done setting SDK workspace  
12:21:31 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
12:22:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680808831246,  Project:1680806044446
12:22:01 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:22:06 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
12:22:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:22:08 INFO  : 
12:22:09 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
12:22:09 INFO  : Clearing existing target manager status.
12:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:23:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
12:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:24:50 INFO  : 'fpga -state' command is executed.
12:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:50 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:24:50 INFO  : 'jtag frequency' command is executed.
12:24:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:24:51 INFO  : Context for processor 'microblaze_0' is selected.
12:24:51 INFO  : Processor reset is completed for 'microblaze_0'.
12:24:51 INFO  : Context for processor 'microblaze_0' is selected.
12:24:51 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:24:51 INFO  : Memory regions updated for context MicroBlaze #0
12:24:51 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:24:51 INFO  : Context for processor 'microblaze_0' is selected.
12:24:51 INFO  : 'con' command is executed.
12:24:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:24:51 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:25:12 INFO  : Disconnected from the channel tcfchan#1.
12:46:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680810340954,  Project:1680808831246
12:46:01 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:46:03 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
12:46:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:46:06 INFO  : 
12:46:07 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
12:46:07 INFO  : Clearing existing target manager status.
12:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:47:51 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:17:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680812121333,  Project:1680810340954
13:17:01 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:17:06 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
13:17:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:17:08 INFO  : 
13:17:09 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
13:17:09 INFO  : Clearing existing target manager status.
13:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:18:18 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:18:31 INFO  : 'fpga -state' command is executed.
13:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:32 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:18:32 INFO  : 'jtag frequency' command is executed.
13:18:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:18:32 INFO  : Context for processor 'microblaze_0' is selected.
13:18:32 INFO  : Processor reset is completed for 'microblaze_0'.
13:18:32 INFO  : Context for processor 'microblaze_0' is selected.
13:18:32 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:18:32 INFO  : Memory regions updated for context MicroBlaze #0
13:18:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:18:32 INFO  : Context for processor 'microblaze_0' is selected.
13:18:32 INFO  : 'con' command is executed.
13:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:18:32 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:19:14 INFO  : Disconnected from the channel tcfchan#2.
13:29:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680812799634,  Project:1680812121333
13:29:01 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:29:14 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
13:29:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:29:16 INFO  : 
13:29:17 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
13:29:17 INFO  : Clearing existing target manager status.
13:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:29:48 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:29:56 INFO  : 'fpga -state' command is executed.
13:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:57 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:29:57 INFO  : 'jtag frequency' command is executed.
13:29:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:29:57 INFO  : Context for processor 'microblaze_0' is selected.
13:29:57 INFO  : Processor reset is completed for 'microblaze_0'.
13:29:57 INFO  : Context for processor 'microblaze_0' is selected.
13:29:57 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:29:57 INFO  : Memory regions updated for context MicroBlaze #0
13:29:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:29:57 INFO  : Context for processor 'microblaze_0' is selected.
13:29:57 INFO  : 'con' command is executed.
13:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:29:57 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:30:34 INFO  : Disconnected from the channel tcfchan#3.
13:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:30:35 INFO  : 'fpga -state' command is executed.
13:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:35 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:30:35 INFO  : 'jtag frequency' command is executed.
13:30:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:30:35 INFO  : Context for processor 'microblaze_0' is selected.
13:30:35 INFO  : Processor reset is completed for 'microblaze_0'.
13:30:35 INFO  : Context for processor 'microblaze_0' is selected.
13:30:35 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:30:35 INFO  : Memory regions updated for context MicroBlaze #0
13:30:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:30:35 INFO  : Context for processor 'microblaze_0' is selected.
13:30:35 INFO  : 'con' command is executed.
13:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:30:35 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:47:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680813626693,  Project:1680812799634
13:47:05 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:47:08 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
13:47:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:47:10 INFO  : 
13:47:11 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
13:47:11 INFO  : Clearing existing target manager status.
13:47:30 INFO  : Disconnected from the channel tcfchan#4.
13:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:47:31 INFO  : 'fpga -state' command is executed.
13:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:31 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:47:31 INFO  : 'jtag frequency' command is executed.
13:47:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:47:31 INFO  : Context for processor 'microblaze_0' is selected.
13:47:31 INFO  : Processor reset is completed for 'microblaze_0'.
13:47:31 INFO  : Context for processor 'microblaze_0' is selected.
13:47:32 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:47:32 INFO  : Memory regions updated for context MicroBlaze #0
13:47:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:47:32 INFO  : Context for processor 'microblaze_0' is selected.
13:47:32 INFO  : 'con' command is executed.
13:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:47:32 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:47:56 INFO  : Disconnected from the channel tcfchan#5.
13:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:48:47 INFO  : 'fpga -state' command is executed.
13:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:47 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:48:47 INFO  : 'jtag frequency' command is executed.
13:48:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:48:47 INFO  : Context for processor 'microblaze_0' is selected.
13:48:47 INFO  : Processor reset is completed for 'microblaze_0'.
13:48:47 INFO  : Context for processor 'microblaze_0' is selected.
13:48:47 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:48:47 INFO  : Memory regions updated for context MicroBlaze #0
13:48:47 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:48:47 INFO  : Context for processor 'microblaze_0' is selected.
13:48:47 INFO  : 'con' command is executed.
13:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:48:47 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:49:04 INFO  : Disconnected from the channel tcfchan#6.
14:08:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680815285676,  Project:1680813626693
14:08:24 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:08:29 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:08:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:08:31 INFO  : 
14:08:32 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:08:32 INFO  : Clearing existing target manager status.
14:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:09:20 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
14:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:09:36 INFO  : 'fpga -state' command is executed.
14:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:36 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:09:36 INFO  : 'jtag frequency' command is executed.
14:09:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:09:36 INFO  : Context for processor 'microblaze_0' is selected.
14:09:36 INFO  : Processor reset is completed for 'microblaze_0'.
14:09:36 INFO  : Context for processor 'microblaze_0' is selected.
14:09:36 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:09:36 INFO  : Memory regions updated for context MicroBlaze #0
14:09:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:09:36 INFO  : Context for processor 'microblaze_0' is selected.
14:09:36 INFO  : 'con' command is executed.
14:09:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:09:36 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:09:56 INFO  : Disconnected from the channel tcfchan#7.
14:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:10:12 INFO  : 'fpga -state' command is executed.
14:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:12 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:10:12 INFO  : 'jtag frequency' command is executed.
14:10:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:10:12 INFO  : Context for processor 'microblaze_0' is selected.
14:10:12 INFO  : Processor reset is completed for 'microblaze_0'.
14:10:12 INFO  : Context for processor 'microblaze_0' is selected.
14:10:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:10:12 INFO  : Memory regions updated for context MicroBlaze #0
14:10:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:10:12 INFO  : Context for processor 'microblaze_0' is selected.
14:10:12 INFO  : 'con' command is executed.
14:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:10:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:13:10 INFO  : Disconnected from the channel tcfchan#8.
14:22:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680816108222,  Project:1680815285676
14:22:24 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:22:26 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:22:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:22:28 INFO  : 
14:22:29 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:22:29 INFO  : Clearing existing target manager status.
14:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:24:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
14:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:25:10 INFO  : 'fpga -state' command is executed.
14:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:25:11 INFO  : 'jtag frequency' command is executed.
14:25:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:25:11 INFO  : Context for processor 'microblaze_0' is selected.
14:25:11 INFO  : Processor reset is completed for 'microblaze_0'.
14:25:11 INFO  : Context for processor 'microblaze_0' is selected.
14:25:11 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:25:11 INFO  : Memory regions updated for context MicroBlaze #0
14:25:11 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:25:11 INFO  : Context for processor 'microblaze_0' is selected.
14:25:11 INFO  : 'con' command is executed.
14:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:25:11 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:37:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680817029475,  Project:1680816108222
14:37:26 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:37:33 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:37:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:37:35 INFO  : 
14:37:36 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:37:36 INFO  : Clearing existing target manager status.
14:38:24 INFO  : Disconnected from the channel tcfchan#9.
14:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:38:25 INFO  : 'fpga -state' command is executed.
14:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:25 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:38:25 INFO  : 'jtag frequency' command is executed.
14:38:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:38:25 INFO  : Context for processor 'microblaze_0' is selected.
14:38:25 INFO  : Processor reset is completed for 'microblaze_0'.
14:38:25 INFO  : Context for processor 'microblaze_0' is selected.
14:38:25 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:38:25 INFO  : Memory regions updated for context MicroBlaze #0
14:38:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:38:25 INFO  : Context for processor 'microblaze_0' is selected.
14:38:25 INFO  : 'con' command is executed.
14:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:38:25 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:39:13 INFO  : Disconnected from the channel tcfchan#10.
14:56:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680818050360,  Project:1680817029475
14:56:19 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:56:21 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:56:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:56:23 INFO  : 
14:56:24 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:56:24 INFO  : Clearing existing target manager status.
14:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:57:15 INFO  : 'fpga -state' command is executed.
14:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:16 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:57:16 INFO  : 'jtag frequency' command is executed.
14:57:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:57:16 INFO  : Context for processor 'microblaze_0' is selected.
14:57:16 INFO  : Processor reset is completed for 'microblaze_0'.
14:57:16 INFO  : Context for processor 'microblaze_0' is selected.
14:57:16 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:57:16 INFO  : Memory regions updated for context MicroBlaze #0
14:57:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:57:16 INFO  : Context for processor 'microblaze_0' is selected.
14:57:16 INFO  : 'con' command is executed.
14:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:57:16 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:58:19 INFO  : Disconnected from the channel tcfchan#11.
15:00:01 INFO  : Registering command handlers for SDK TCF services
15:00:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
15:00:03 INFO  : XSCT server has started successfully.
15:00:04 INFO  : Successfully done setting XSCT server connection channel  
15:00:04 INFO  : Successfully done setting SDK workspace  
15:00:04 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
15:00:04 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
15:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:01:22 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:01:35 INFO  : 'fpga -state' command is executed.
15:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:35 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:01:35 INFO  : 'jtag frequency' command is executed.
15:01:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:01:35 INFO  : Context for processor 'microblaze_0' is selected.
15:01:35 INFO  : Processor reset is completed for 'microblaze_0'.
15:01:35 INFO  : Context for processor 'microblaze_0' is selected.
15:01:35 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:01:35 INFO  : Memory regions updated for context MicroBlaze #0
15:01:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:01:35 INFO  : Context for processor 'microblaze_0' is selected.
15:01:35 INFO  : 'con' command is executed.
15:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:01:35 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:01:50 INFO  : Disconnected from the channel tcfchan#1.
15:13:16 INFO  : Registering command handlers for SDK TCF services
15:13:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
15:13:20 INFO  : XSCT server has started successfully.
15:13:20 INFO  : Successfully done setting XSCT server connection channel  
15:13:20 INFO  : Successfully done setting SDK workspace  
15:13:20 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
15:13:20 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
15:13:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680819126741,  Project:1680818050360
15:13:30 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:13:32 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
15:13:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:13:35 INFO  : 
15:13:36 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
15:13:36 INFO  : Clearing existing target manager status.
15:14:14 INFO  : Registering command handlers for SDK TCF services
15:14:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
15:14:17 INFO  : XSCT server has started successfully.
15:14:17 INFO  : Successfully done setting XSCT server connection channel  
15:14:17 INFO  : Successfully done setting SDK workspace  
15:14:17 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
15:14:17 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
15:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:14:48 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:15:02 INFO  : 'fpga -state' command is executed.
15:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:02 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:15:02 INFO  : 'jtag frequency' command is executed.
15:15:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:15:02 INFO  : Context for processor 'microblaze_0' is selected.
15:15:02 INFO  : Processor reset is completed for 'microblaze_0'.
15:15:02 INFO  : Context for processor 'microblaze_0' is selected.
15:15:02 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:15:03 INFO  : Memory regions updated for context MicroBlaze #0
15:15:03 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:15:03 INFO  : Context for processor 'microblaze_0' is selected.
15:15:03 INFO  : 'con' command is executed.
15:15:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:15:03 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:16:07 INFO  : Disconnected from the channel tcfchan#1.
15:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:17:01 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:17:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:17:18 INFO  : 'fpga -state' command is executed.
15:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:18 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:17:18 INFO  : 'jtag frequency' command is executed.
15:17:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:17:18 INFO  : Context for processor 'microblaze_0' is selected.
15:17:18 INFO  : Processor reset is completed for 'microblaze_0'.
15:17:18 INFO  : Context for processor 'microblaze_0' is selected.
15:17:18 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:17:18 INFO  : Memory regions updated for context MicroBlaze #0
15:17:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:17:18 INFO  : Context for processor 'microblaze_0' is selected.
15:17:18 INFO  : 'con' command is executed.
15:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:17:18 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:17:48 INFO  : Disconnected from the channel tcfchan#2.
15:30:21 INFO  : Registering command handlers for SDK TCF services
15:30:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
15:30:25 INFO  : XSCT server has started successfully.
15:30:25 INFO  : Successfully done setting XSCT server connection channel  
15:30:25 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
15:30:25 INFO  : Successfully done setting SDK workspace  
15:30:25 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
15:30:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680820024297,  Project:1680819126741
15:30:27 INFO  : The hardware specification for project 'BlockDesignArtyS7_wrapper_hw_platform_0' is different from C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
15:30:27 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
15:30:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:30:29 INFO  : 
15:30:30 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
15:30:30 INFO  : Clearing existing target manager status.
15:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:31:11 INFO  : 'fpga -state' command is executed.
15:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:31:11 INFO  : 'jtag frequency' command is executed.
15:31:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:31:12 INFO  : Context for processor 'microblaze_0' is selected.
15:31:12 INFO  : Processor reset is completed for 'microblaze_0'.
15:31:12 INFO  : Context for processor 'microblaze_0' is selected.
15:31:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:31:12 INFO  : Memory regions updated for context MicroBlaze #0
15:31:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:31:12 INFO  : Context for processor 'microblaze_0' is selected.
15:31:12 INFO  : 'con' command is executed.
15:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:31:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:54:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680821140939,  Project:1680820024297
15:54:28 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:54:57 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
15:54:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:54:59 INFO  : 
15:55:00 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
15:55:00 INFO  : Clearing existing target manager status.
15:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:56:34 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:01:05 INFO  : Disconnected from the channel tcfchan#1.
16:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:01:06 INFO  : 'fpga -state' command is executed.
16:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:07 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:01:07 INFO  : 'jtag frequency' command is executed.
16:01:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:01:07 INFO  : Context for processor 'microblaze_0' is selected.
16:01:07 INFO  : Processor reset is completed for 'microblaze_0'.
16:01:07 INFO  : Context for processor 'microblaze_0' is selected.
16:01:07 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:01:07 INFO  : Memory regions updated for context MicroBlaze #0
16:01:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:01:07 INFO  : Context for processor 'microblaze_0' is selected.
16:01:07 INFO  : 'con' command is executed.
16:01:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:01:07 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:02:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:02:31 INFO  : Disconnected from the channel tcfchan#2.
16:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:02:32 INFO  : 'fpga -state' command is executed.
16:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:32 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:02:32 INFO  : 'jtag frequency' command is executed.
16:02:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:02:32 INFO  : Context for processor 'microblaze_0' is selected.
16:02:32 INFO  : Processor reset is completed for 'microblaze_0'.
16:02:32 INFO  : Context for processor 'microblaze_0' is selected.
16:02:32 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:02:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:02:32 INFO  : Memory regions updated for context MicroBlaze #0
16:02:32 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:02:32 INFO  : Context for processor 'microblaze_0' is selected.
16:02:32 INFO  : 'con' command is executed.
16:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:02:32 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:03:03 INFO  : Disconnected from the channel tcfchan#3.
16:06:35 INFO  : Registering command handlers for SDK TCF services
16:06:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
16:06:38 INFO  : XSCT server has started successfully.
16:06:38 INFO  : Successfully done setting XSCT server connection channel  
16:06:39 INFO  : Successfully done setting SDK workspace  
16:06:39 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
16:06:39 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
16:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:06:48 INFO  : 'fpga -state' command is executed.
16:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:49 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:06:49 INFO  : 'jtag frequency' command is executed.
16:06:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:06:49 INFO  : Context for processor 'microblaze_0' is selected.
16:06:49 INFO  : Processor reset is completed for 'microblaze_0'.
16:06:49 INFO  : Context for processor 'microblaze_0' is selected.
16:06:49 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:06:49 INFO  : Memory regions updated for context MicroBlaze #0
16:06:49 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:06:49 INFO  : Context for processor 'microblaze_0' is selected.
16:06:49 INFO  : 'con' command is executed.
16:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:06:49 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:07:08 INFO  : Disconnected from the channel tcfchan#1.
16:21:27 INFO  : Registering command handlers for SDK TCF services
16:21:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
16:21:29 INFO  : XSCT server has started successfully.
16:21:30 INFO  : Successfully done setting XSCT server connection channel  
16:21:30 INFO  : Successfully done setting SDK workspace  
16:21:30 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
16:21:30 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
16:21:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680823037224,  Project:1680821140939
16:21:32 INFO  : The hardware specification for project 'BlockDesignArtyS7_wrapper_hw_platform_0' is different from C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
16:21:32 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:21:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:21:34 INFO  : 
16:21:35 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:21:35 INFO  : Clearing existing target manager status.
16:25:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:25:43 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:25:54 INFO  : 'fpga -state' command is executed.
16:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:55 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:25:55 INFO  : 'jtag frequency' command is executed.
16:25:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:25:55 INFO  : Context for processor 'microblaze_0' is selected.
16:25:55 INFO  : Processor reset is completed for 'microblaze_0'.
16:25:55 INFO  : Context for processor 'microblaze_0' is selected.
16:25:55 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:25:55 INFO  : Memory regions updated for context MicroBlaze #0
16:25:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:25:55 INFO  : Context for processor 'microblaze_0' is selected.
16:25:55 INFO  : 'con' command is executed.
16:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:25:55 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:46:06 INFO  : Disconnected from the channel tcfchan#1.
17:29:27 INFO  : Registering command handlers for SDK TCF services
17:29:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
17:29:30 INFO  : XSCT server has started successfully.
17:29:31 INFO  : Successfully done setting XSCT server connection channel  
17:29:31 INFO  : Successfully done setting SDK workspace  
17:29:31 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
17:29:31 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
17:29:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680827276007,  Project:1680823037224
17:29:33 INFO  : The hardware specification for project 'BlockDesignArtyS7_wrapper_hw_platform_0' is different from C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
17:29:33 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
17:29:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:29:35 INFO  : 
17:29:36 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
17:29:36 INFO  : Clearing existing target manager status.
17:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:31:28 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
17:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:31:46 INFO  : 'fpga -state' command is executed.
17:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:46 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:31:46 INFO  : 'jtag frequency' command is executed.
17:31:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:31:47 INFO  : Context for processor 'microblaze_0' is selected.
17:31:47 INFO  : Processor reset is completed for 'microblaze_0'.
17:31:47 INFO  : Context for processor 'microblaze_0' is selected.
17:31:47 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:31:47 INFO  : Memory regions updated for context MicroBlaze #0
17:31:47 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:31:47 INFO  : Context for processor 'microblaze_0' is selected.
17:31:47 INFO  : 'con' command is executed.
17:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:31:47 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:45:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680828299531,  Project:1680827276007
17:45:30 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:46:14 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
17:46:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:46:16 INFO  : 
17:46:17 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
17:46:17 INFO  : Clearing existing target manager status.
17:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:46:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
17:47:16 INFO  : Disconnected from the channel tcfchan#1.
17:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:47:18 INFO  : 'fpga -state' command is executed.
17:47:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:18 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:47:18 INFO  : 'jtag frequency' command is executed.
17:47:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:47:18 INFO  : Context for processor 'microblaze_0' is selected.
17:47:18 INFO  : Processor reset is completed for 'microblaze_0'.
17:47:18 INFO  : Context for processor 'microblaze_0' is selected.
17:47:18 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:47:18 INFO  : Memory regions updated for context MicroBlaze #0
17:47:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:47:18 INFO  : Context for processor 'microblaze_0' is selected.
17:47:18 INFO  : 'con' command is executed.
17:47:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:47:18 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:06:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680829597549,  Project:1680828299531
18:06:55 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:07:15 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
18:07:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:07:17 INFO  : 
18:07:18 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
18:07:18 INFO  : Clearing existing target manager status.
18:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:08:10 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:27:44 INFO  : Disconnected from the channel tcfchan#2.
13:28:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:28:06 INFO  : 'fpga -state' command is executed.
13:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:06 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:28:06 INFO  : 'jtag frequency' command is executed.
13:28:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:28:06 INFO  : Context for processor 'microblaze_0' is selected.
13:28:06 INFO  : Processor reset is completed for 'microblaze_0'.
13:28:06 INFO  : Context for processor 'microblaze_0' is selected.
13:28:06 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:28:06 INFO  : Memory regions updated for context MicroBlaze #0
13:28:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:28:06 INFO  : Context for processor 'microblaze_0' is selected.
13:28:06 INFO  : 'con' command is executed.
13:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:28:06 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:28:28 INFO  : Disconnected from the channel tcfchan#3.
14:03:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680987729400,  Project:1680829597549
14:03:03 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:04:31 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:04:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:04:33 INFO  : 
14:04:34 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:04:34 INFO  : Clearing existing target manager status.
14:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:06:45 INFO  : 'fpga -state' command is executed.
14:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:45 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:06:45 INFO  : 'jtag frequency' command is executed.
14:06:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:06:45 INFO  : Context for processor 'microblaze_0' is selected.
14:06:45 INFO  : Processor reset is completed for 'microblaze_0'.
14:06:45 INFO  : Context for processor 'microblaze_0' is selected.
14:06:45 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:06:45 INFO  : Memory regions updated for context MicroBlaze #0
14:06:45 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:06:45 INFO  : Context for processor 'microblaze_0' is selected.
14:06:45 INFO  : 'con' command is executed.
14:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:06:45 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:26:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681154715695,  Project:1680987729400
12:26:15 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:26:16 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
12:26:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:26:20 INFO  : 
12:26:21 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
12:26:21 INFO  : Clearing existing target manager status.
12:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:33:01 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
12:33:12 INFO  : Disconnected from the channel tcfchan#4.
12:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:33:26 INFO  : 'fpga -state' command is executed.
12:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:26 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:33:26 INFO  : 'jtag frequency' command is executed.
12:33:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:33:26 INFO  : Context for processor 'microblaze_0' is selected.
12:33:26 INFO  : Processor reset is completed for 'microblaze_0'.
12:33:26 INFO  : Context for processor 'microblaze_0' is selected.
12:33:26 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:33:26 INFO  : Memory regions updated for context MicroBlaze #0
12:33:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:33:26 INFO  : Context for processor 'microblaze_0' is selected.
12:33:26 INFO  : 'con' command is executed.
12:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:33:26 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:33:36 INFO  : Disconnected from the channel tcfchan#5.
12:47:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681155795399,  Project:1681154715695
12:47:30 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:47:31 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
12:47:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:47:34 INFO  : 
12:47:35 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
12:47:35 INFO  : Clearing existing target manager status.
12:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:48:40 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
12:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:49:37 INFO  : 'fpga -state' command is executed.
12:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:37 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:49:37 INFO  : 'jtag frequency' command is executed.
12:49:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:49:37 INFO  : Context for processor 'microblaze_0' is selected.
12:49:38 INFO  : Processor reset is completed for 'microblaze_0'.
12:49:38 INFO  : Context for processor 'microblaze_0' is selected.
12:49:38 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:49:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:49:38 INFO  : Memory regions updated for context MicroBlaze #0
12:49:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:49:38 INFO  : Context for processor 'microblaze_0' is selected.
12:49:38 INFO  : 'con' command is executed.
12:49:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:49:38 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:49:46 INFO  : Disconnected from the channel tcfchan#6.
13:49:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681159509585,  Project:1681155795399
13:49:33 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:49:35 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
13:49:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:49:38 INFO  : 
13:49:39 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
13:49:39 INFO  : Clearing existing target manager status.
13:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:53:26 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:53:49 INFO  : 'fpga -state' command is executed.
13:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:50 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:53:50 INFO  : 'jtag frequency' command is executed.
13:53:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:53:50 INFO  : Context for processor 'microblaze_0' is selected.
13:53:50 INFO  : Processor reset is completed for 'microblaze_0'.
13:53:50 INFO  : Context for processor 'microblaze_0' is selected.
13:53:50 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:53:50 INFO  : Memory regions updated for context MicroBlaze #0
13:53:50 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:53:50 INFO  : Context for processor 'microblaze_0' is selected.
13:53:50 INFO  : 'con' command is executed.
13:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:53:50 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:54:01 INFO  : Disconnected from the channel tcfchan#7.
14:55:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681162594659,  Project:1681159509585
14:55:13 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:55:15 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:55:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:55:18 INFO  : 
14:55:19 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:55:19 INFO  : Clearing existing target manager status.
14:55:19 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:55:20 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:55:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:55:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:56:58 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
14:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:57:15 INFO  : 'fpga -state' command is executed.
14:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:15 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:57:15 INFO  : 'jtag frequency' command is executed.
14:57:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:57:15 INFO  : Context for processor 'microblaze_0' is selected.
14:57:16 INFO  : Processor reset is completed for 'microblaze_0'.
14:57:16 INFO  : Context for processor 'microblaze_0' is selected.
14:57:16 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:57:16 INFO  : Memory regions updated for context MicroBlaze #0
14:57:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:57:16 INFO  : Context for processor 'microblaze_0' is selected.
14:57:16 INFO  : 'con' command is executed.
14:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:57:16 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:28:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681165503270,  Project:1681162594659
15:28:41 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:29:15 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
15:29:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:29:17 INFO  : 
15:29:18 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
15:29:18 INFO  : Clearing existing target manager status.
15:29:18 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
15:29:19 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
15:29:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:29:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:32:57 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
15:33:24 INFO  : Disconnected from the channel tcfchan#8.
15:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:33:26 INFO  : 'fpga -state' command is executed.
15:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:26 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:33:26 INFO  : 'jtag frequency' command is executed.
15:33:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:33:26 INFO  : Context for processor 'microblaze_0' is selected.
15:33:26 INFO  : Processor reset is completed for 'microblaze_0'.
15:33:26 INFO  : Context for processor 'microblaze_0' is selected.
15:33:26 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:33:26 INFO  : Memory regions updated for context MicroBlaze #0
15:33:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:33:26 INFO  : Context for processor 'microblaze_0' is selected.
15:33:26 INFO  : 'con' command is executed.
15:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:33:26 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:33:35 INFO  : Disconnected from the channel tcfchan#9.
16:24:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681168440232,  Project:1681165503270
16:24:37 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:24:44 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:24:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:24:46 INFO  : 
16:24:47 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:24:47 INFO  : Clearing existing target manager status.
16:24:47 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:24:48 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:24:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:24:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:25:53 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:26:05 INFO  : 'fpga -state' command is executed.
16:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:05 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:26:05 INFO  : 'jtag frequency' command is executed.
16:26:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:26:05 INFO  : Context for processor 'microblaze_0' is selected.
16:26:06 INFO  : Processor reset is completed for 'microblaze_0'.
16:26:06 INFO  : Context for processor 'microblaze_0' is selected.
16:26:06 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:26:06 INFO  : Memory regions updated for context MicroBlaze #0
16:26:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:26:06 INFO  : Context for processor 'microblaze_0' is selected.
16:26:06 INFO  : 'con' command is executed.
16:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:26:06 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:54:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681170689703,  Project:1681168440232
16:54:02 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:54:06 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:54:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:54:09 INFO  : 
16:54:10 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:54:10 INFO  : Clearing existing target manager status.
16:54:10 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:54:10 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:54:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:54:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:55:59 INFO  : Disconnected from the channel tcfchan#10.
16:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:56:00 INFO  : 'fpga -state' command is executed.
16:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:00 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:56:00 INFO  : 'jtag frequency' command is executed.
16:56:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:56:00 INFO  : Context for processor 'microblaze_0' is selected.
16:56:00 INFO  : Processor reset is completed for 'microblaze_0'.
16:56:00 INFO  : Context for processor 'microblaze_0' is selected.
16:56:00 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:56:00 INFO  : Memory regions updated for context MicroBlaze #0
16:56:00 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:56:00 INFO  : Context for processor 'microblaze_0' is selected.
16:56:00 INFO  : 'con' command is executed.
16:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:56:00 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:04:46 INFO  : Disconnected from the channel tcfchan#11.
17:04:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:04:47 INFO  : 'fpga -state' command is executed.
17:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:48 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:04:48 INFO  : 'jtag frequency' command is executed.
17:04:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:48 INFO  : Context for processor 'microblaze_0' is selected.
17:04:48 INFO  : Processor reset is completed for 'microblaze_0'.
17:04:48 INFO  : Context for processor 'microblaze_0' is selected.
17:04:48 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:04:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:04:48 INFO  : Memory regions updated for context MicroBlaze #0
17:04:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:04:48 INFO  : Context for processor 'microblaze_0' is selected.
17:04:48 INFO  : 'con' command is executed.
17:04:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:04:48 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:05:09 INFO  : Disconnected from the channel tcfchan#12.
17:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:05:29 INFO  : 'fpga -state' command is executed.
17:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:29 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:05:29 INFO  : 'jtag frequency' command is executed.
17:05:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:05:30 INFO  : Context for processor 'microblaze_0' is selected.
17:05:30 INFO  : Processor reset is completed for 'microblaze_0'.
17:05:30 INFO  : Context for processor 'microblaze_0' is selected.
17:05:30 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:05:30 INFO  : Memory regions updated for context MicroBlaze #0
17:05:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:05:30 INFO  : Context for processor 'microblaze_0' is selected.
17:05:30 INFO  : 'con' command is executed.
17:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:05:30 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:06:51 INFO  : Disconnected from the channel tcfchan#13.
17:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:06:52 INFO  : 'fpga -state' command is executed.
17:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:52 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:06:53 INFO  : 'jtag frequency' command is executed.
17:06:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:06:53 INFO  : Context for processor 'microblaze_0' is selected.
17:06:53 INFO  : Processor reset is completed for 'microblaze_0'.
17:06:53 INFO  : Context for processor 'microblaze_0' is selected.
17:06:53 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:06:53 INFO  : Memory regions updated for context MicroBlaze #0
17:06:53 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:06:53 INFO  : Context for processor 'microblaze_0' is selected.
17:06:53 INFO  : 'con' command is executed.
17:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:06:53 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:07:11 INFO  : Disconnected from the channel tcfchan#14.
17:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:07:12 INFO  : 'fpga -state' command is executed.
17:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:12 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:07:12 INFO  : 'jtag frequency' command is executed.
17:07:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:12 INFO  : Context for processor 'microblaze_0' is selected.
17:07:12 INFO  : Processor reset is completed for 'microblaze_0'.
17:07:12 INFO  : Context for processor 'microblaze_0' is selected.
17:07:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:07:12 INFO  : Memory regions updated for context MicroBlaze #0
17:07:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:07:12 INFO  : Context for processor 'microblaze_0' is selected.
17:07:12 INFO  : 'con' command is executed.
17:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:07:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:07:41 INFO  : Disconnected from the channel tcfchan#15.
17:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:08:16 INFO  : 'fpga -state' command is executed.
17:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:16 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:08:16 INFO  : 'jtag frequency' command is executed.
17:08:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:08:16 INFO  : Context for processor 'microblaze_0' is selected.
17:08:16 INFO  : Processor reset is completed for 'microblaze_0'.
17:08:16 INFO  : Context for processor 'microblaze_0' is selected.
17:08:16 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:08:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:08:16 INFO  : Memory regions updated for context MicroBlaze #0
17:08:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:08:16 INFO  : Context for processor 'microblaze_0' is selected.
17:08:16 INFO  : 'con' command is executed.
17:08:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:08:16 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:08:40 INFO  : Disconnected from the channel tcfchan#16.
17:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:08:41 INFO  : 'fpga -state' command is executed.
17:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:41 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:08:41 INFO  : 'jtag frequency' command is executed.
17:08:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:08:41 INFO  : Context for processor 'microblaze_0' is selected.
17:08:41 INFO  : Processor reset is completed for 'microblaze_0'.
17:08:41 INFO  : Context for processor 'microblaze_0' is selected.
17:08:41 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:08:41 INFO  : Memory regions updated for context MicroBlaze #0
17:08:41 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:08:41 INFO  : Context for processor 'microblaze_0' is selected.
17:08:41 INFO  : 'con' command is executed.
17:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:08:41 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:10:34 INFO  : Disconnected from the channel tcfchan#17.
17:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:10:35 INFO  : 'fpga -state' command is executed.
17:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:35 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:10:35 INFO  : 'jtag frequency' command is executed.
17:10:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:10:36 INFO  : Context for processor 'microblaze_0' is selected.
17:10:36 INFO  : Processor reset is completed for 'microblaze_0'.
17:10:36 INFO  : Context for processor 'microblaze_0' is selected.
17:10:36 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:10:36 INFO  : Memory regions updated for context MicroBlaze #0
17:10:36 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:10:36 INFO  : Context for processor 'microblaze_0' is selected.
17:10:36 INFO  : 'con' command is executed.
17:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:10:36 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:12:09 INFO  : Disconnected from the channel tcfchan#18.
17:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:16:11 INFO  : 'fpga -state' command is executed.
17:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:16:11 INFO  : 'jtag frequency' command is executed.
17:16:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:16:11 INFO  : Context for processor 'microblaze_0' is selected.
17:16:11 INFO  : Processor reset is completed for 'microblaze_0'.
17:16:11 INFO  : Context for processor 'microblaze_0' is selected.
17:16:11 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:16:11 INFO  : Memory regions updated for context MicroBlaze #0
17:16:11 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:16:11 INFO  : Context for processor 'microblaze_0' is selected.
17:16:11 INFO  : 'con' command is executed.
17:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:16:11 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:17:43 INFO  : Disconnected from the channel tcfchan#19.
17:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:17:44 INFO  : 'fpga -state' command is executed.
17:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:44 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:17:44 INFO  : 'jtag frequency' command is executed.
17:17:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:17:44 INFO  : Context for processor 'microblaze_0' is selected.
17:17:44 INFO  : Processor reset is completed for 'microblaze_0'.
17:17:44 INFO  : Context for processor 'microblaze_0' is selected.
17:17:44 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:17:44 INFO  : Memory regions updated for context MicroBlaze #0
17:17:44 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:17:44 INFO  : Context for processor 'microblaze_0' is selected.
17:17:44 INFO  : 'con' command is executed.
17:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:17:44 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:33:32 INFO  : Disconnected from the channel tcfchan#20.
17:33:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:33:33 INFO  : 'fpga -state' command is executed.
17:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:33 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:33:33 INFO  : 'jtag frequency' command is executed.
17:33:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:33:33 INFO  : Context for processor 'microblaze_0' is selected.
17:33:33 INFO  : Processor reset is completed for 'microblaze_0'.
17:33:34 INFO  : Context for processor 'microblaze_0' is selected.
17:33:34 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:33:34 INFO  : Memory regions updated for context MicroBlaze #0
17:33:34 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:33:34 INFO  : Context for processor 'microblaze_0' is selected.
17:33:34 INFO  : 'con' command is executed.
17:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:33:34 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:34:05 INFO  : Disconnected from the channel tcfchan#21.
17:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:34:06 INFO  : 'fpga -state' command is executed.
17:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:06 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:34:06 INFO  : 'jtag frequency' command is executed.
17:34:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:34:06 INFO  : Context for processor 'microblaze_0' is selected.
17:34:06 INFO  : Processor reset is completed for 'microblaze_0'.
17:34:07 INFO  : Context for processor 'microblaze_0' is selected.
17:34:07 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:34:07 INFO  : Memory regions updated for context MicroBlaze #0
17:34:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:34:07 INFO  : Context for processor 'microblaze_0' is selected.
17:34:07 INFO  : 'con' command is executed.
17:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:34:07 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:34:23 INFO  : Disconnected from the channel tcfchan#22.
17:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:34:25 INFO  : 'fpga -state' command is executed.
17:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:25 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:34:25 INFO  : 'jtag frequency' command is executed.
17:34:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:34:25 INFO  : Context for processor 'microblaze_0' is selected.
17:34:25 INFO  : Processor reset is completed for 'microblaze_0'.
17:34:25 INFO  : Context for processor 'microblaze_0' is selected.
17:34:25 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:34:25 INFO  : Memory regions updated for context MicroBlaze #0
17:34:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:34:25 INFO  : Context for processor 'microblaze_0' is selected.
17:34:25 INFO  : 'con' command is executed.
17:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:34:25 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:36:23 INFO  : Disconnected from the channel tcfchan#23.
17:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:36:24 INFO  : 'fpga -state' command is executed.
17:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:24 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:36:24 INFO  : 'jtag frequency' command is executed.
17:36:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:36:24 INFO  : Context for processor 'microblaze_0' is selected.
17:36:24 INFO  : Processor reset is completed for 'microblaze_0'.
17:36:24 INFO  : Context for processor 'microblaze_0' is selected.
17:36:24 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:36:24 INFO  : Memory regions updated for context MicroBlaze #0
17:36:24 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:36:24 INFO  : Context for processor 'microblaze_0' is selected.
17:36:24 INFO  : 'con' command is executed.
17:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:36:24 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:44:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681173821692,  Project:1681170689703
17:44:23 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:44:25 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
17:44:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:44:28 INFO  : 
17:44:29 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
17:44:29 INFO  : Clearing existing target manager status.
17:44:29 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
17:44:29 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
17:44:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:44:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:45:44 INFO  : Disconnected from the channel tcfchan#24.
17:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:45:45 INFO  : 'fpga -state' command is executed.
17:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:45 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:45:45 INFO  : 'jtag frequency' command is executed.
17:45:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:45:45 INFO  : Context for processor 'microblaze_0' is selected.
17:45:46 INFO  : Processor reset is completed for 'microblaze_0'.
17:45:46 INFO  : Context for processor 'microblaze_0' is selected.
17:45:46 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:45:46 INFO  : Memory regions updated for context MicroBlaze #0
17:45:46 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:45:46 INFO  : Context for processor 'microblaze_0' is selected.
17:45:46 INFO  : 'con' command is executed.
17:45:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:45:46 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:08:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681175315274,  Project:1681173821692
18:08:52 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:08:53 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
18:08:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:08:56 INFO  : 
18:08:56 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
18:08:59 INFO  : Clearing existing target manager status.
18:08:59 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
18:08:59 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
18:08:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:09:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:11:10 INFO  : Disconnected from the channel tcfchan#25.
18:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:11:12 INFO  : 'fpga -state' command is executed.
18:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:12 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
18:11:12 INFO  : 'jtag frequency' command is executed.
18:11:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:11:12 INFO  : Context for processor 'microblaze_0' is selected.
18:11:12 INFO  : Processor reset is completed for 'microblaze_0'.
18:11:12 INFO  : Context for processor 'microblaze_0' is selected.
18:11:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
18:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

18:11:12 INFO  : Memory regions updated for context MicroBlaze #0
18:11:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:11:12 INFO  : Context for processor 'microblaze_0' is selected.
18:11:12 INFO  : 'con' command is executed.
18:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

18:11:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:11:34 INFO  : Disconnected from the channel tcfchan#26.
18:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:11:35 INFO  : 'fpga -state' command is executed.
18:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:35 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
18:11:35 INFO  : 'jtag frequency' command is executed.
18:11:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:11:35 INFO  : Context for processor 'microblaze_0' is selected.
18:11:35 INFO  : Processor reset is completed for 'microblaze_0'.
18:11:35 INFO  : Context for processor 'microblaze_0' is selected.
18:11:35 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
18:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

18:11:35 INFO  : Memory regions updated for context MicroBlaze #0
18:11:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:11:35 INFO  : Context for processor 'microblaze_0' is selected.
18:11:35 INFO  : 'con' command is executed.
18:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

18:11:35 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:13:06 INFO  : Disconnected from the channel tcfchan#27.
18:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:13:08 INFO  : 'fpga -state' command is executed.
18:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:08 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
18:13:08 INFO  : 'jtag frequency' command is executed.
18:13:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:13:08 INFO  : Context for processor 'microblaze_0' is selected.
18:13:08 INFO  : Processor reset is completed for 'microblaze_0'.
18:13:08 INFO  : Context for processor 'microblaze_0' is selected.
18:13:08 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
18:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

18:13:08 INFO  : Memory regions updated for context MicroBlaze #0
18:13:08 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:13:08 INFO  : Context for processor 'microblaze_0' is selected.
18:13:08 INFO  : 'con' command is executed.
18:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

18:13:08 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
10:57:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681235718312,  Project:1681175315274
10:57:01 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:57:03 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
10:57:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:57:06 INFO  : 
10:57:07 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
10:57:07 INFO  : Clearing existing target manager status.
10:57:07 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
10:57:08 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
10:57:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:57:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
10:58:40 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
10:59:00 INFO  : Disconnected from the channel tcfchan#28.
10:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
10:59:01 INFO  : 'fpga -state' command is executed.
10:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:01 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
10:59:01 INFO  : 'jtag frequency' command is executed.
10:59:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:59:02 INFO  : Context for processor 'microblaze_0' is selected.
10:59:02 INFO  : Processor reset is completed for 'microblaze_0'.
10:59:02 INFO  : Context for processor 'microblaze_0' is selected.
10:59:02 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
10:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

10:59:02 INFO  : Memory regions updated for context MicroBlaze #0
10:59:02 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
10:59:02 INFO  : Context for processor 'microblaze_0' is selected.
10:59:02 INFO  : 'con' command is executed.
10:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

10:59:02 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
11:00:05 INFO  : Disconnected from the channel tcfchan#29.
11:51:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681239027856,  Project:1681235718312
11:51:47 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:51:49 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
11:51:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:51:52 INFO  : 
11:51:53 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
11:51:53 INFO  : Clearing existing target manager status.
11:51:53 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:51:53 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
11:51:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:51:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:57:52 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
11:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:59:25 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
11:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:59:44 INFO  : 'fpga -state' command is executed.
11:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:44 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:59:44 INFO  : 'jtag frequency' command is executed.
11:59:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:59:44 INFO  : Context for processor 'microblaze_0' is selected.
11:59:44 INFO  : Processor reset is completed for 'microblaze_0'.
11:59:44 INFO  : Context for processor 'microblaze_0' is selected.
11:59:44 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:59:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:59:45 INFO  : Memory regions updated for context MicroBlaze #0
11:59:45 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:59:45 INFO  : Context for processor 'microblaze_0' is selected.
11:59:45 INFO  : 'con' command is executed.
11:59:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:59:45 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:00:34 INFO  : Disconnected from the channel tcfchan#30.
12:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:07:41 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
12:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:07:49 INFO  : 'fpga -state' command is executed.
12:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:49 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:07:49 INFO  : 'jtag frequency' command is executed.
12:07:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:07:49 INFO  : Context for processor 'microblaze_0' is selected.
12:07:49 INFO  : Processor reset is completed for 'microblaze_0'.
12:07:49 INFO  : Context for processor 'microblaze_0' is selected.
12:07:49 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:07:49 INFO  : Memory regions updated for context MicroBlaze #0
12:07:49 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:07:49 INFO  : Context for processor 'microblaze_0' is selected.
12:07:49 INFO  : 'con' command is executed.
12:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:07:49 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:11:34 INFO  : Disconnected from the channel tcfchan#31.
12:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:13:10 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
12:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:13:47 INFO  : 'fpga -state' command is executed.
12:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:48 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:13:48 INFO  : 'jtag frequency' command is executed.
12:13:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:13:48 INFO  : Context for processor 'microblaze_0' is selected.
12:13:48 INFO  : Processor reset is completed for 'microblaze_0'.
12:13:48 INFO  : Context for processor 'microblaze_0' is selected.
12:13:48 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:13:48 INFO  : Memory regions updated for context MicroBlaze #0
12:13:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:13:48 INFO  : Context for processor 'microblaze_0' is selected.
12:13:48 INFO  : 'con' command is executed.
12:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:13:48 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:14:04 INFO  : Disconnected from the channel tcfchan#32.
12:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:14:21 INFO  : 'fpga -state' command is executed.
12:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:21 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:14:21 INFO  : 'jtag frequency' command is executed.
12:14:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:14:21 INFO  : Context for processor 'microblaze_0' is selected.
12:14:21 INFO  : Processor reset is completed for 'microblaze_0'.
12:14:21 INFO  : Context for processor 'microblaze_0' is selected.
12:14:21 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:14:21 INFO  : Memory regions updated for context MicroBlaze #0
12:14:21 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:14:21 INFO  : Context for processor 'microblaze_0' is selected.
12:14:21 INFO  : 'con' command is executed.
12:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:14:21 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:37:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681241509934,  Project:1681239027856
12:37:47 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:37:49 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
12:37:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:37:52 INFO  : 
12:37:53 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
12:37:53 INFO  : Clearing existing target manager status.
12:37:53 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
12:37:53 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
12:37:54 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
12:37:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:37:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:39:19 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
12:39:40 INFO  : Disconnected from the channel tcfchan#33.
12:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:39:41 INFO  : 'fpga -state' command is executed.
12:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:41 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:39:41 INFO  : 'jtag frequency' command is executed.
12:39:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:39:41 INFO  : Context for processor 'microblaze_0' is selected.
12:39:41 INFO  : Processor reset is completed for 'microblaze_0'.
12:39:42 INFO  : Context for processor 'microblaze_0' is selected.
12:39:42 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:39:42 INFO  : Memory regions updated for context MicroBlaze #0
12:39:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:39:42 INFO  : Context for processor 'microblaze_0' is selected.
12:39:42 INFO  : 'con' command is executed.
12:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:39:42 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:41:00 INFO  : Disconnected from the channel tcfchan#34.
12:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:41:42 INFO  : 'fpga -state' command is executed.
12:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:42 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:41:42 INFO  : 'jtag frequency' command is executed.
12:41:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:41:42 INFO  : Context for processor 'microblaze_0' is selected.
12:41:42 INFO  : Processor reset is completed for 'microblaze_0'.
12:41:42 INFO  : Context for processor 'microblaze_0' is selected.
12:41:42 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:41:42 INFO  : Memory regions updated for context MicroBlaze #0
12:41:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:41:42 INFO  : Context for processor 'microblaze_0' is selected.
12:41:42 INFO  : 'con' command is executed.
12:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:41:42 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
12:59:48 INFO  : Disconnected from the channel tcfchan#35.
12:59:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
12:59:50 INFO  : 'fpga -state' command is executed.
12:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:50 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
12:59:50 INFO  : 'jtag frequency' command is executed.
12:59:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:59:50 INFO  : Context for processor 'microblaze_0' is selected.
12:59:50 INFO  : Processor reset is completed for 'microblaze_0'.
12:59:50 INFO  : Context for processor 'microblaze_0' is selected.
12:59:50 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
12:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

12:59:50 INFO  : Memory regions updated for context MicroBlaze #0
12:59:50 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
12:59:50 INFO  : Context for processor 'microblaze_0' is selected.
12:59:50 INFO  : 'con' command is executed.
12:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

12:59:50 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:00:39 INFO  : Disconnected from the channel tcfchan#36.
13:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:00:40 INFO  : 'fpga -state' command is executed.
13:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:41 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:00:41 INFO  : 'jtag frequency' command is executed.
13:00:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:00:41 INFO  : Context for processor 'microblaze_0' is selected.
13:00:41 INFO  : Processor reset is completed for 'microblaze_0'.
13:00:41 INFO  : Context for processor 'microblaze_0' is selected.
13:00:41 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:00:41 INFO  : Memory regions updated for context MicroBlaze #0
13:00:41 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:00:41 INFO  : Context for processor 'microblaze_0' is selected.
13:00:41 INFO  : 'con' command is executed.
13:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:00:41 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:01:18 INFO  : Disconnected from the channel tcfchan#37.
13:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:01:19 INFO  : 'fpga -state' command is executed.
13:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:19 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:01:19 INFO  : 'jtag frequency' command is executed.
13:01:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:01:19 INFO  : Context for processor 'microblaze_0' is selected.
13:01:19 INFO  : Processor reset is completed for 'microblaze_0'.
13:01:19 INFO  : Context for processor 'microblaze_0' is selected.
13:01:19 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:01:19 INFO  : Memory regions updated for context MicroBlaze #0
13:01:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:01:19 INFO  : Context for processor 'microblaze_0' is selected.
13:01:19 INFO  : 'con' command is executed.
13:01:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:01:19 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:03:23 INFO  : Disconnected from the channel tcfchan#38.
13:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:07:26 INFO  : 'fpga -state' command is executed.
13:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:27 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:07:27 INFO  : 'jtag frequency' command is executed.
13:07:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:07:27 INFO  : Context for processor 'microblaze_0' is selected.
13:07:27 INFO  : Processor reset is completed for 'microblaze_0'.
13:07:27 INFO  : Context for processor 'microblaze_0' is selected.
13:07:27 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:07:27 INFO  : Memory regions updated for context MicroBlaze #0
13:07:27 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:07:27 INFO  : Context for processor 'microblaze_0' is selected.
13:07:27 INFO  : 'con' command is executed.
13:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:07:27 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:11:10 INFO  : Disconnected from the channel tcfchan#39.
13:20:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681244325871,  Project:1681241509934
13:20:14 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:20:16 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
13:20:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:20:19 INFO  : 
13:20:20 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
13:20:20 INFO  : Clearing existing target manager status.
13:20:20 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
13:20:20 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
13:20:20 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:20:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:21:47 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:22:48 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
13:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:22:57 INFO  : 'fpga -state' command is executed.
13:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:57 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:22:57 INFO  : 'jtag frequency' command is executed.
13:22:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:22:57 INFO  : Context for processor 'microblaze_0' is selected.
13:22:57 INFO  : Processor reset is completed for 'microblaze_0'.
13:22:57 INFO  : Context for processor 'microblaze_0' is selected.
13:22:57 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:22:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:22:57 INFO  : Memory regions updated for context MicroBlaze #0
13:22:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:22:57 INFO  : Context for processor 'microblaze_0' is selected.
13:22:57 INFO  : 'con' command is executed.
13:22:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:22:57 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:23:21 INFO  : Disconnected from the channel tcfchan#40.
13:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:24:26 INFO  : 'fpga -state' command is executed.
13:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:26 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:24:26 INFO  : 'jtag frequency' command is executed.
13:24:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:24:26 INFO  : Context for processor 'microblaze_0' is selected.
13:24:26 INFO  : Processor reset is completed for 'microblaze_0'.
13:24:26 INFO  : Context for processor 'microblaze_0' is selected.
13:24:26 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:24:26 INFO  : Memory regions updated for context MicroBlaze #0
13:24:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:24:26 INFO  : Context for processor 'microblaze_0' is selected.
13:24:26 INFO  : 'con' command is executed.
13:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:24:26 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
13:26:52 INFO  : Disconnected from the channel tcfchan#41.
13:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
13:26:53 INFO  : 'fpga -state' command is executed.
13:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:54 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
13:26:54 INFO  : 'jtag frequency' command is executed.
13:26:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:26:54 INFO  : Context for processor 'microblaze_0' is selected.
13:26:54 INFO  : Processor reset is completed for 'microblaze_0'.
13:26:54 INFO  : Context for processor 'microblaze_0' is selected.
13:26:54 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
13:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

13:26:54 INFO  : Memory regions updated for context MicroBlaze #0
13:26:54 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
13:26:54 INFO  : Context for processor 'microblaze_0' is selected.
13:26:54 INFO  : 'con' command is executed.
13:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

13:26:54 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:02:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681246875562,  Project:1681244325871
14:02:02 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:02:04 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:02:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:02:06 INFO  : 
14:02:07 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:02:07 INFO  : Clearing existing target manager status.
14:02:07 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:02:08 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:02:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:02:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:02:58 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
14:03:06 INFO  : Disconnected from the channel tcfchan#42.
14:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:03:07 INFO  : 'fpga -state' command is executed.
14:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:07 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:03:07 INFO  : 'jtag frequency' command is executed.
14:03:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:03:07 INFO  : Context for processor 'microblaze_0' is selected.
14:03:07 INFO  : Processor reset is completed for 'microblaze_0'.
14:03:07 INFO  : Context for processor 'microblaze_0' is selected.
14:03:07 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:03:07 INFO  : Memory regions updated for context MicroBlaze #0
14:03:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:03:07 INFO  : Context for processor 'microblaze_0' is selected.
14:03:07 INFO  : 'con' command is executed.
14:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:03:07 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:03:40 INFO  : Disconnected from the channel tcfchan#43.
14:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:04:28 INFO  : 'fpga -state' command is executed.
14:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:04:29 INFO  : 'jtag frequency' command is executed.
14:04:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:04:29 INFO  : Context for processor 'microblaze_0' is selected.
14:04:29 INFO  : Processor reset is completed for 'microblaze_0'.
14:04:29 INFO  : Context for processor 'microblaze_0' is selected.
14:04:29 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:04:29 INFO  : Memory regions updated for context MicroBlaze #0
14:04:29 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:04:29 INFO  : Context for processor 'microblaze_0' is selected.
14:04:29 INFO  : 'con' command is executed.
14:04:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:04:29 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:08:11 INFO  : Disconnected from the channel tcfchan#44.
14:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:08:12 INFO  : 'fpga -state' command is executed.
14:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:12 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:08:12 INFO  : 'jtag frequency' command is executed.
14:08:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:08:12 INFO  : Context for processor 'microblaze_0' is selected.
14:08:12 INFO  : Processor reset is completed for 'microblaze_0'.
14:08:12 INFO  : Context for processor 'microblaze_0' is selected.
14:08:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:08:12 INFO  : Memory regions updated for context MicroBlaze #0
14:08:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:08:12 INFO  : Context for processor 'microblaze_0' is selected.
14:08:12 INFO  : 'con' command is executed.
14:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:08:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:09:17 INFO  : Disconnected from the channel tcfchan#45.
14:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:11:48 INFO  : 'fpga -state' command is executed.
14:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:49 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:11:49 INFO  : 'jtag frequency' command is executed.
14:11:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:11:49 INFO  : Context for processor 'microblaze_0' is selected.
14:11:49 INFO  : Processor reset is completed for 'microblaze_0'.
14:11:49 INFO  : Context for processor 'microblaze_0' is selected.
14:11:49 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:11:49 INFO  : Memory regions updated for context MicroBlaze #0
14:11:49 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:11:49 INFO  : Context for processor 'microblaze_0' is selected.
14:11:49 INFO  : 'con' command is executed.
14:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:11:49 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:18:27 INFO  : Disconnected from the channel tcfchan#46.
14:41:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681248953167,  Project:1681246875562
14:41:53 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:42:00 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
14:42:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:42:03 INFO  : 
14:42:04 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
14:42:04 INFO  : Clearing existing target manager status.
14:42:04 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:42:04 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
14:42:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:42:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:42:27 INFO  : 'fpga -state' command is executed.
14:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:28 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:42:28 INFO  : 'jtag frequency' command is executed.
14:42:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:42:28 INFO  : Context for processor 'microblaze_0' is selected.
14:42:28 INFO  : Processor reset is completed for 'microblaze_0'.
14:42:28 INFO  : Context for processor 'microblaze_0' is selected.
14:42:28 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:42:28 INFO  : Memory regions updated for context MicroBlaze #0
14:42:28 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:42:28 INFO  : Context for processor 'microblaze_0' is selected.
14:42:28 INFO  : 'con' command is executed.
14:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:42:28 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:46:14 INFO  : Disconnected from the channel tcfchan#47.
14:46:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:46:15 INFO  : 'fpga -state' command is executed.
14:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:15 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:46:15 INFO  : 'jtag frequency' command is executed.
14:46:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:46:15 INFO  : Context for processor 'microblaze_0' is selected.
14:46:15 INFO  : Processor reset is completed for 'microblaze_0'.
14:46:15 INFO  : Context for processor 'microblaze_0' is selected.
14:46:15 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:46:15 INFO  : Memory regions updated for context MicroBlaze #0
14:46:15 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:46:15 INFO  : Context for processor 'microblaze_0' is selected.
14:46:15 INFO  : 'con' command is executed.
14:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:46:15 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
14:53:35 INFO  : Disconnected from the channel tcfchan#48.
14:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
14:53:36 INFO  : 'fpga -state' command is executed.
14:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:36 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
14:53:36 INFO  : 'jtag frequency' command is executed.
14:53:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:53:36 INFO  : Context for processor 'microblaze_0' is selected.
14:53:36 INFO  : Processor reset is completed for 'microblaze_0'.
14:53:36 INFO  : Context for processor 'microblaze_0' is selected.
14:53:36 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
14:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

14:53:37 INFO  : Memory regions updated for context MicroBlaze #0
14:53:37 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:53:37 INFO  : Context for processor 'microblaze_0' is selected.
14:53:37 INFO  : 'con' command is executed.
14:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

14:53:37 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:16:19 INFO  : Disconnected from the channel tcfchan#49.
15:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:16:20 INFO  : 'fpga -state' command is executed.
15:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:20 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:16:20 INFO  : 'jtag frequency' command is executed.
15:16:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:16:20 INFO  : Context for processor 'microblaze_0' is selected.
15:16:20 INFO  : Processor reset is completed for 'microblaze_0'.
15:16:20 INFO  : Context for processor 'microblaze_0' is selected.
15:16:20 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:16:20 INFO  : Memory regions updated for context MicroBlaze #0
15:16:20 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:16:20 INFO  : Context for processor 'microblaze_0' is selected.
15:16:20 INFO  : 'con' command is executed.
15:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:16:20 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:20:55 INFO  : Disconnected from the channel tcfchan#50.
15:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:23:55 INFO  : 'fpga -state' command is executed.
15:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:55 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:23:55 INFO  : 'jtag frequency' command is executed.
15:23:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:23:55 INFO  : Context for processor 'microblaze_0' is selected.
15:23:55 INFO  : Processor reset is completed for 'microblaze_0'.
15:23:55 INFO  : Context for processor 'microblaze_0' is selected.
15:23:55 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:23:55 INFO  : Memory regions updated for context MicroBlaze #0
15:23:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:23:55 INFO  : Context for processor 'microblaze_0' is selected.
15:23:55 INFO  : 'con' command is executed.
15:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:23:55 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:36:53 INFO  : Disconnected from the channel tcfchan#51.
15:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:36:54 INFO  : 'fpga -state' command is executed.
15:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:54 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:36:54 INFO  : 'jtag frequency' command is executed.
15:36:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:36:54 INFO  : Context for processor 'microblaze_0' is selected.
15:36:54 INFO  : Processor reset is completed for 'microblaze_0'.
15:36:54 INFO  : Context for processor 'microblaze_0' is selected.
15:36:54 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:36:55 INFO  : Memory regions updated for context MicroBlaze #0
15:36:55 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:36:55 INFO  : Context for processor 'microblaze_0' is selected.
15:36:55 INFO  : 'con' command is executed.
15:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:36:55 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:37:15 INFO  : Disconnected from the channel tcfchan#52.
15:37:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:37:47 INFO  : 'fpga -state' command is executed.
15:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:48 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:37:48 INFO  : 'jtag frequency' command is executed.
15:37:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:37:48 INFO  : Context for processor 'microblaze_0' is selected.
15:37:48 INFO  : Processor reset is completed for 'microblaze_0'.
15:37:48 INFO  : Context for processor 'microblaze_0' is selected.
15:37:48 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:37:48 INFO  : Memory regions updated for context MicroBlaze #0
15:37:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:37:48 INFO  : Context for processor 'microblaze_0' is selected.
15:37:48 INFO  : 'con' command is executed.
15:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:37:48 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:39:48 INFO  : Disconnected from the channel tcfchan#53.
15:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:51:12 INFO  : 'fpga -state' command is executed.
15:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:12 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:51:12 INFO  : 'jtag frequency' command is executed.
15:51:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:51:12 INFO  : Context for processor 'microblaze_0' is selected.
15:51:12 INFO  : Processor reset is completed for 'microblaze_0'.
15:51:12 INFO  : Context for processor 'microblaze_0' is selected.
15:51:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:51:12 INFO  : Memory regions updated for context MicroBlaze #0
15:51:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:51:12 INFO  : Context for processor 'microblaze_0' is selected.
15:51:12 INFO  : 'con' command is executed.
15:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:51:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:55:17 INFO  : Disconnected from the channel tcfchan#54.
15:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
15:56:41 INFO  : 'fpga -state' command is executed.
15:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:41 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
15:56:41 INFO  : 'jtag frequency' command is executed.
15:56:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:56:41 INFO  : Context for processor 'microblaze_0' is selected.
15:56:41 INFO  : Processor reset is completed for 'microblaze_0'.
15:56:41 INFO  : Context for processor 'microblaze_0' is selected.
15:56:41 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
15:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

15:56:41 INFO  : Memory regions updated for context MicroBlaze #0
15:56:41 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:56:42 INFO  : Context for processor 'microblaze_0' is selected.
15:56:42 INFO  : 'con' command is executed.
15:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

15:56:42 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:59:23 INFO  : Disconnected from the channel tcfchan#55.
16:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:00:23 INFO  : 'fpga -state' command is executed.
16:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:24 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:00:24 INFO  : 'jtag frequency' command is executed.
16:00:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:00:24 INFO  : Context for processor 'microblaze_0' is selected.
16:00:24 INFO  : Processor reset is completed for 'microblaze_0'.
16:00:24 INFO  : Context for processor 'microblaze_0' is selected.
16:00:24 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:00:24 INFO  : Memory regions updated for context MicroBlaze #0
16:00:24 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:00:24 INFO  : Context for processor 'microblaze_0' is selected.
16:00:24 INFO  : 'con' command is executed.
16:00:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:00:24 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:08:43 INFO  : Disconnected from the channel tcfchan#56.
16:09:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:09:44 INFO  : 'fpga -state' command is executed.
16:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:44 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:09:44 INFO  : 'jtag frequency' command is executed.
16:09:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:09:44 INFO  : Context for processor 'microblaze_0' is selected.
16:09:44 INFO  : Processor reset is completed for 'microblaze_0'.
16:09:44 INFO  : Context for processor 'microblaze_0' is selected.
16:09:44 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:09:44 INFO  : Memory regions updated for context MicroBlaze #0
16:09:44 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:09:44 INFO  : Context for processor 'microblaze_0' is selected.
16:09:44 INFO  : 'con' command is executed.
16:09:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:09:44 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:12:52 INFO  : Disconnected from the channel tcfchan#57.
16:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:14:22 INFO  : 'fpga -state' command is executed.
16:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:23 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:14:23 INFO  : 'jtag frequency' command is executed.
16:14:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:14:23 INFO  : Context for processor 'microblaze_0' is selected.
16:14:23 INFO  : Processor reset is completed for 'microblaze_0'.
16:14:23 INFO  : Context for processor 'microblaze_0' is selected.
16:14:23 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:14:23 INFO  : Memory regions updated for context MicroBlaze #0
16:14:23 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:14:23 INFO  : Context for processor 'microblaze_0' is selected.
16:14:23 INFO  : 'con' command is executed.
16:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:14:23 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:16:42 INFO  : Disconnected from the channel tcfchan#58.
16:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:16:43 INFO  : 'fpga -state' command is executed.
16:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:43 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:16:43 INFO  : 'jtag frequency' command is executed.
16:16:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:16:43 INFO  : Context for processor 'microblaze_0' is selected.
16:16:43 INFO  : Processor reset is completed for 'microblaze_0'.
16:16:43 INFO  : Context for processor 'microblaze_0' is selected.
16:16:43 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:16:43 INFO  : Memory regions updated for context MicroBlaze #0
16:16:43 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:16:43 INFO  : Context for processor 'microblaze_0' is selected.
16:16:43 INFO  : 'con' command is executed.
16:16:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:16:43 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:18:15 INFO  : Disconnected from the channel tcfchan#59.
16:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:18:16 INFO  : 'fpga -state' command is executed.
16:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:16 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:18:16 INFO  : 'jtag frequency' command is executed.
16:18:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:18:16 INFO  : Context for processor 'microblaze_0' is selected.
16:18:16 INFO  : Processor reset is completed for 'microblaze_0'.
16:18:16 INFO  : Context for processor 'microblaze_0' is selected.
16:18:16 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:18:17 INFO  : Memory regions updated for context MicroBlaze #0
16:18:17 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:18:17 INFO  : Context for processor 'microblaze_0' is selected.
16:18:17 INFO  : 'con' command is executed.
16:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:18:17 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:20:21 INFO  : Disconnected from the channel tcfchan#60.
16:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:20:23 INFO  : 'fpga -state' command is executed.
16:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:23 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:20:23 INFO  : 'jtag frequency' command is executed.
16:20:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:20:23 INFO  : Context for processor 'microblaze_0' is selected.
16:20:23 INFO  : Processor reset is completed for 'microblaze_0'.
16:20:23 INFO  : Context for processor 'microblaze_0' is selected.
16:20:23 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:20:23 INFO  : Memory regions updated for context MicroBlaze #0
16:20:23 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:20:23 INFO  : Context for processor 'microblaze_0' is selected.
16:20:23 INFO  : 'con' command is executed.
16:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:20:23 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:21:01 INFO  : Disconnected from the channel tcfchan#61.
16:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:21:02 INFO  : 'fpga -state' command is executed.
16:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:02 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:21:02 INFO  : 'jtag frequency' command is executed.
16:21:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:21:02 INFO  : Context for processor 'microblaze_0' is selected.
16:21:02 INFO  : Processor reset is completed for 'microblaze_0'.
16:21:02 INFO  : Context for processor 'microblaze_0' is selected.
16:21:02 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:21:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:21:02 INFO  : Memory regions updated for context MicroBlaze #0
16:21:02 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:21:02 INFO  : Context for processor 'microblaze_0' is selected.
16:21:02 INFO  : 'con' command is executed.
16:21:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:21:02 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:26:10 INFO  : Disconnected from the channel tcfchan#62.
17:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:26:11 INFO  : 'fpga -state' command is executed.
17:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:26:11 INFO  : 'jtag frequency' command is executed.
17:26:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:26:11 INFO  : Context for processor 'microblaze_0' is selected.
17:26:11 INFO  : Processor reset is completed for 'microblaze_0'.
17:26:11 INFO  : Context for processor 'microblaze_0' is selected.
17:26:11 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:26:11 INFO  : Memory regions updated for context MicroBlaze #0
17:26:11 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:26:12 INFO  : Context for processor 'microblaze_0' is selected.
17:26:12 INFO  : 'con' command is executed.
17:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:26:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:26:36 INFO  : Disconnected from the channel tcfchan#63.
17:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:26:37 INFO  : 'fpga -state' command is executed.
17:26:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:38 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:26:38 INFO  : 'jtag frequency' command is executed.
17:26:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : Processor reset is completed for 'microblaze_0'.
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:26:38 INFO  : Memory regions updated for context MicroBlaze #0
17:26:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : 'con' command is executed.
17:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:26:38 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:27:43 INFO  : Disconnected from the channel tcfchan#64.
17:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:28:15 INFO  : 'fpga -state' command is executed.
17:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:15 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:28:15 INFO  : 'jtag frequency' command is executed.
17:28:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:28:15 INFO  : Context for processor 'microblaze_0' is selected.
17:28:15 INFO  : Processor reset is completed for 'microblaze_0'.
17:28:15 INFO  : Context for processor 'microblaze_0' is selected.
17:28:15 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:28:16 INFO  : Memory regions updated for context MicroBlaze #0
17:28:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:28:16 INFO  : Context for processor 'microblaze_0' is selected.
17:28:16 INFO  : 'con' command is executed.
17:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:28:16 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:28:58 INFO  : Disconnected from the channel tcfchan#65.
17:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:29:28 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
17:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:29:36 INFO  : 'fpga -state' command is executed.
17:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:36 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:29:36 INFO  : 'jtag frequency' command is executed.
17:29:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:29:36 INFO  : Context for processor 'microblaze_0' is selected.
17:29:36 INFO  : Processor reset is completed for 'microblaze_0'.
17:29:37 INFO  : Context for processor 'microblaze_0' is selected.
17:29:37 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:29:37 INFO  : Memory regions updated for context MicroBlaze #0
17:29:37 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:29:37 INFO  : Context for processor 'microblaze_0' is selected.
17:29:37 INFO  : 'con' command is executed.
17:29:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:29:37 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:29:58 INFO  : Disconnected from the channel tcfchan#66.
17:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:30:49 INFO  : 'fpga -state' command is executed.
17:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:49 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:30:49 INFO  : 'jtag frequency' command is executed.
17:30:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:30:49 INFO  : Context for processor 'microblaze_0' is selected.
17:30:49 INFO  : Processor reset is completed for 'microblaze_0'.
17:30:49 INFO  : Context for processor 'microblaze_0' is selected.
17:30:49 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:30:49 INFO  : Memory regions updated for context MicroBlaze #0
17:30:49 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:30:49 INFO  : Context for processor 'microblaze_0' is selected.
17:30:49 INFO  : 'con' command is executed.
17:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:30:49 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:31:20 INFO  : Disconnected from the channel tcfchan#67.
17:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:31:21 INFO  : 'fpga -state' command is executed.
17:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:21 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:31:21 INFO  : 'jtag frequency' command is executed.
17:31:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:31:21 INFO  : Context for processor 'microblaze_0' is selected.
17:31:21 INFO  : Processor reset is completed for 'microblaze_0'.
17:31:21 INFO  : Context for processor 'microblaze_0' is selected.
17:31:22 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:31:22 INFO  : Memory regions updated for context MicroBlaze #0
17:31:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:31:22 INFO  : Context for processor 'microblaze_0' is selected.
17:31:22 INFO  : 'con' command is executed.
17:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:31:22 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:31:56 INFO  : Disconnected from the channel tcfchan#68.
17:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:31:57 INFO  : 'fpga -state' command is executed.
17:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:58 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:31:58 INFO  : 'jtag frequency' command is executed.
17:31:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:31:58 INFO  : Context for processor 'microblaze_0' is selected.
17:31:58 INFO  : Processor reset is completed for 'microblaze_0'.
17:31:58 INFO  : Context for processor 'microblaze_0' is selected.
17:31:58 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:31:58 INFO  : Memory regions updated for context MicroBlaze #0
17:31:58 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:31:58 INFO  : Context for processor 'microblaze_0' is selected.
17:31:58 INFO  : 'con' command is executed.
17:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:31:58 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:34:05 INFO  : Disconnected from the channel tcfchan#69.
17:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:38:07 INFO  : 'fpga -state' command is executed.
17:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:07 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:38:07 INFO  : 'jtag frequency' command is executed.
17:38:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:38:08 INFO  : Context for processor 'microblaze_0' is selected.
17:38:08 INFO  : Processor reset is completed for 'microblaze_0'.
17:38:08 INFO  : Context for processor 'microblaze_0' is selected.
17:38:08 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:38:08 INFO  : Memory regions updated for context MicroBlaze #0
17:38:08 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:38:08 INFO  : Context for processor 'microblaze_0' is selected.
17:38:08 INFO  : 'con' command is executed.
17:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:38:08 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:39:03 INFO  : Disconnected from the channel tcfchan#70.
17:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:40:38 INFO  : 'fpga -state' command is executed.
17:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:38 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:40:38 INFO  : 'jtag frequency' command is executed.
17:40:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:40:38 INFO  : Context for processor 'microblaze_0' is selected.
17:40:39 INFO  : Processor reset is completed for 'microblaze_0'.
17:40:39 INFO  : Context for processor 'microblaze_0' is selected.
17:40:39 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:40:39 INFO  : Memory regions updated for context MicroBlaze #0
17:40:39 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:40:39 INFO  : Context for processor 'microblaze_0' is selected.
17:40:39 INFO  : 'con' command is executed.
17:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:40:39 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:41:01 INFO  : Disconnected from the channel tcfchan#71.
17:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:41:03 INFO  : 'fpga -state' command is executed.
17:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:03 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:41:03 INFO  : 'jtag frequency' command is executed.
17:41:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:41:03 INFO  : Context for processor 'microblaze_0' is selected.
17:41:03 INFO  : Processor reset is completed for 'microblaze_0'.
17:41:03 INFO  : Context for processor 'microblaze_0' is selected.
17:41:03 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:41:03 INFO  : Memory regions updated for context MicroBlaze #0
17:41:03 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:41:03 INFO  : Context for processor 'microblaze_0' is selected.
17:41:03 INFO  : 'con' command is executed.
17:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:41:03 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:56:39 INFO  : Disconnected from the channel tcfchan#72.
17:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:56:41 INFO  : 'fpga -state' command is executed.
17:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:41 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:56:41 INFO  : 'jtag frequency' command is executed.
17:56:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:56:41 INFO  : Context for processor 'microblaze_0' is selected.
17:56:41 INFO  : Processor reset is completed for 'microblaze_0'.
17:56:41 INFO  : Context for processor 'microblaze_0' is selected.
17:56:41 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:56:41 INFO  : Memory regions updated for context MicroBlaze #0
17:56:41 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:56:41 INFO  : Context for processor 'microblaze_0' is selected.
17:56:41 INFO  : 'con' command is executed.
17:56:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:56:41 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:08:18 INFO  : Disconnected from the channel tcfchan#73.
18:25:13 INFO  : Registering command handlers for SDK TCF services
18:25:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
18:25:17 INFO  : XSCT server has started successfully.
18:25:18 INFO  : Successfully done setting XSCT server connection channel  
18:25:18 INFO  : Successfully done setting SDK workspace  
18:25:18 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
18:25:18 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
18:25:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681262540801,  Project:1681248953167
18:25:20 INFO  : The hardware specification for project 'BlockDesignArtyS7_wrapper_hw_platform_0' is different from C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
18:25:20 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
18:25:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:25:23 INFO  : 
18:25:24 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
18:25:24 INFO  : Clearing existing target manager status.
18:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:27:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
18:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:27:26 INFO  : 'fpga -state' command is executed.
18:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:26 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
18:27:26 INFO  : 'jtag frequency' command is executed.
18:27:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:27:26 INFO  : Context for processor 'microblaze_0' is selected.
18:27:26 INFO  : Processor reset is completed for 'microblaze_0'.
18:27:26 INFO  : Context for processor 'microblaze_0' is selected.
18:27:26 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
18:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

18:27:26 INFO  : Memory regions updated for context MicroBlaze #0
18:27:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:27:26 INFO  : Context for processor 'microblaze_0' is selected.
18:27:26 INFO  : 'con' command is executed.
18:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

18:27:26 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:27:26 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:27:27 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:27:27 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:30:42 INFO  : Disconnected from the channel tcfchan#1.
18:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:31:38 INFO  : 'fpga -state' command is executed.
18:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:38 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
18:31:38 INFO  : 'jtag frequency' command is executed.
18:31:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:31:38 INFO  : Context for processor 'microblaze_0' is selected.
18:31:38 INFO  : Processor reset is completed for 'microblaze_0'.
18:31:38 INFO  : Context for processor 'microblaze_0' is selected.
18:31:38 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
18:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

18:31:38 INFO  : Memory regions updated for context MicroBlaze #0
18:31:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:31:38 INFO  : Context for processor 'microblaze_0' is selected.
18:31:38 INFO  : 'con' command is executed.
18:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

18:31:38 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:31:40 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
18:32:23 INFO  : Disconnected from the channel tcfchan#2.
18:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
18:32:31 INFO  : 'fpga -state' command is executed.
18:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:31 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
18:32:31 INFO  : 'jtag frequency' command is executed.
18:32:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:32:31 INFO  : Context for processor 'microblaze_0' is selected.
18:32:31 INFO  : Processor reset is completed for 'microblaze_0'.
18:32:31 INFO  : Context for processor 'microblaze_0' is selected.
18:32:31 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
18:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

18:32:31 INFO  : Memory regions updated for context MicroBlaze #0
18:32:31 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
18:32:31 INFO  : Context for processor 'microblaze_0' is selected.
18:32:31 INFO  : 'con' command is executed.
18:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

18:32:31 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
18:32:33 WARN  : Processor 'microblaze_0' is not supported for performance analysis as extended debug is not enabled.
16:12:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681340484910,  Project:1681262540801
16:12:29 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:12:40 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:12:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:12:43 INFO  : 
16:12:44 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:12:44 INFO  : Clearing existing target manager status.
16:12:44 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:12:45 INFO  : Closing and re-opening the MSS file of ther project PulseWidthCalc_bsp
16:12:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:12:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:14:57 INFO  : Disconnected from the channel tcfchan#3.
16:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:15:35 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:15:44 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:15:44 INFO  : 'fpga -state' command is executed.
16:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:44 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:15:44 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:15:44 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:15:44 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:15:44 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:15:44 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:15:44 INFO  : 'jtag frequency' command is executed.
16:15:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:15:47 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"". available targets:
  1* xc7s50
16:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
----------------End of Script----------------

16:16:04 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:16:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:16:04 INFO  : 'fpga -state' command is executed.
16:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:04 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:16:04 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:16:04 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:16:04 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:16:04 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:16:04 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:16:04 INFO  : 'jtag frequency' command is executed.
16:16:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:16:07 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"". available targets:
  1* xc7s50
16:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
----------------End of Script----------------

16:16:49 INFO  : Registering command handlers for SDK TCF services
16:16:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
16:16:53 INFO  : XSCT server has started successfully.
16:16:54 INFO  : Successfully done setting XSCT server connection channel  
16:16:54 INFO  : Successfully done setting SDK workspace  
16:16:54 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
16:16:54 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
16:18:07 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:18:07 INFO  : 'fpga -state' command is executed.
16:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:07 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:18:07 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:18:07 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:18:07 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:18:07 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:18:07 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:18:07 INFO  : 'jtag frequency' command is executed.
16:18:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:18:11 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"". available targets:
  1* xc7s50
16:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
----------------End of Script----------------

16:19:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:19:14 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:19:31 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:19:31 INFO  : 'fpga -state' command is executed.
16:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:31 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:19:31 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:19:31 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:19:32 INFO  : CPU Number not found for processor microblaze_0, defaulting to 0 
16:19:32 INFO  : Bscan info not found for microblaze  microblaze_0, defaulting to 2 
16:19:32 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:19:32 INFO  : 'jtag frequency' command is executed.
16:19:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:19:35 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"". available targets:
  1* xc7s50
16:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
----------------End of Script----------------

16:32:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681342322297,  Project:1681340484910
16:32:41 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:32:42 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:32:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:32:45 INFO  : 
16:32:46 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:32:46 INFO  : Clearing existing target manager status.
16:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:34:03 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:34:12 INFO  : 'fpga -state' command is executed.
16:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:12 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:34:12 INFO  : 'jtag frequency' command is executed.
16:34:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:34:12 INFO  : Context for processor 'microblaze_0' is selected.
16:34:12 INFO  : Processor reset is completed for 'microblaze_0'.
16:34:12 INFO  : Context for processor 'microblaze_0' is selected.
16:34:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:34:12 INFO  : Memory regions updated for context MicroBlaze #0
16:34:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:34:12 INFO  : Context for processor 'microblaze_0' is selected.
16:34:12 INFO  : 'con' command is executed.
16:34:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:34:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:34:27 INFO  : Disconnected from the channel tcfchan#1.
16:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:34:42 INFO  : 'fpga -state' command is executed.
16:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:42 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:34:42 INFO  : 'jtag frequency' command is executed.
16:34:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:34:42 INFO  : Context for processor 'microblaze_0' is selected.
16:34:42 INFO  : Processor reset is completed for 'microblaze_0'.
16:34:42 INFO  : Context for processor 'microblaze_0' is selected.
16:34:42 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:34:42 INFO  : Memory regions updated for context MicroBlaze #0
16:34:42 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:34:42 INFO  : Context for processor 'microblaze_0' is selected.
16:34:42 INFO  : 'con' command is executed.
16:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:34:42 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:35:00 INFO  : Disconnected from the channel tcfchan#2.
16:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:35:13 INFO  : 'fpga -state' command is executed.
16:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:13 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:35:13 INFO  : 'jtag frequency' command is executed.
16:35:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:35:13 INFO  : Context for processor 'microblaze_0' is selected.
16:35:13 INFO  : Processor reset is completed for 'microblaze_0'.
16:35:14 INFO  : Context for processor 'microblaze_0' is selected.
16:35:14 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:35:14 INFO  : Memory regions updated for context MicroBlaze #0
16:35:14 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:35:14 INFO  : Context for processor 'microblaze_0' is selected.
16:35:14 INFO  : 'con' command is executed.
16:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:35:14 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:36:24 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:37:06 INFO  : Disconnected from the channel tcfchan#3.
16:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:37:07 INFO  : 'fpga -state' command is executed.
16:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:07 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:37:07 INFO  : 'jtag frequency' command is executed.
16:37:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:37:07 INFO  : Context for processor 'microblaze_0' is selected.
16:37:07 INFO  : Processor reset is completed for 'microblaze_0'.
16:37:07 INFO  : Context for processor 'microblaze_0' is selected.
16:37:07 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:37:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:37:07 INFO  : Memory regions updated for context MicroBlaze #0
16:37:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:37:07 INFO  : Context for processor 'microblaze_0' is selected.
16:37:07 INFO  : 'con' command is executed.
16:37:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:37:07 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:38:02 INFO  : Disconnected from the channel tcfchan#4.
16:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:42:53 INFO  : 'fpga -state' command is executed.
16:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:53 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:42:53 INFO  : 'jtag frequency' command is executed.
16:42:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:42:53 INFO  : Context for processor 'microblaze_0' is selected.
16:42:53 INFO  : Processor reset is completed for 'microblaze_0'.
16:42:53 INFO  : Context for processor 'microblaze_0' is selected.
16:42:53 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:42:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:42:53 INFO  : Memory regions updated for context MicroBlaze #0
16:42:53 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:42:53 INFO  : Context for processor 'microblaze_0' is selected.
16:42:53 INFO  : 'con' command is executed.
16:42:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:42:53 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:02:55 INFO  : Disconnected from the channel tcfchan#5.
17:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:02:56 INFO  : 'fpga -state' command is executed.
17:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:56 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:02:56 INFO  : 'jtag frequency' command is executed.
17:02:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:02:56 INFO  : Context for processor 'microblaze_0' is selected.
17:02:56 INFO  : Processor reset is completed for 'microblaze_0'.
17:02:56 INFO  : Context for processor 'microblaze_0' is selected.
17:02:56 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:02:56 INFO  : Memory regions updated for context MicroBlaze #0
17:02:56 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:02:56 INFO  : Context for processor 'microblaze_0' is selected.
17:02:56 INFO  : 'con' command is executed.
17:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:02:56 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:03:44 INFO  : Disconnected from the channel tcfchan#6.
17:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:04:11 INFO  : 'fpga -state' command is executed.
17:04:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:04:11 INFO  : 'jtag frequency' command is executed.
17:04:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:11 INFO  : Context for processor 'microblaze_0' is selected.
17:04:11 INFO  : Processor reset is completed for 'microblaze_0'.
17:04:12 INFO  : Context for processor 'microblaze_0' is selected.
17:04:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:04:12 INFO  : Memory regions updated for context MicroBlaze #0
17:04:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:04:12 INFO  : Context for processor 'microblaze_0' is selected.
17:04:12 INFO  : 'con' command is executed.
17:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:04:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:45:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681346735384,  Project:1681342322297
16:45:23 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:46:01 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:46:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:46:05 INFO  : 
16:46:06 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:46:06 INFO  : Clearing existing target manager status.
16:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:47:38 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:47:56 INFO  : Disconnected from the channel tcfchan#7.
16:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:47:57 INFO  : 'fpga -state' command is executed.
16:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:58 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:47:58 INFO  : 'jtag frequency' command is executed.
16:47:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:47:58 INFO  : Context for processor 'microblaze_0' is selected.
16:47:58 INFO  : Processor reset is completed for 'microblaze_0'.
16:47:58 INFO  : Context for processor 'microblaze_0' is selected.
16:47:58 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:47:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:47:58 INFO  : Memory regions updated for context MicroBlaze #0
16:47:58 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:47:58 INFO  : Context for processor 'microblaze_0' is selected.
16:47:58 INFO  : 'con' command is executed.
16:47:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:47:58 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:49:48 INFO  : Disconnected from the channel tcfchan#8.
16:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:50:34 INFO  : 'fpga -state' command is executed.
16:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:35 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:50:35 INFO  : 'jtag frequency' command is executed.
16:50:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:50:35 INFO  : Context for processor 'microblaze_0' is selected.
16:50:35 INFO  : Processor reset is completed for 'microblaze_0'.
16:50:35 INFO  : Context for processor 'microblaze_0' is selected.
16:50:35 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:50:35 INFO  : Memory regions updated for context MicroBlaze #0
16:50:35 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:50:35 INFO  : Context for processor 'microblaze_0' is selected.
16:50:35 INFO  : 'con' command is executed.
16:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:50:35 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:52:07 INFO  : Disconnected from the channel tcfchan#9.
16:52:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:52:40 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
16:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:52:50 INFO  : 'fpga -state' command is executed.
16:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:50 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:52:50 INFO  : 'jtag frequency' command is executed.
16:52:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:50 INFO  : Context for processor 'microblaze_0' is selected.
16:52:50 INFO  : Processor reset is completed for 'microblaze_0'.
16:52:50 INFO  : Context for processor 'microblaze_0' is selected.
16:52:50 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:52:50 INFO  : Memory regions updated for context MicroBlaze #0
16:52:50 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:52:50 INFO  : Context for processor 'microblaze_0' is selected.
16:52:50 INFO  : 'con' command is executed.
16:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:52:50 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:53:18 INFO  : Disconnected from the channel tcfchan#10.
16:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:53:26 INFO  : 'fpga -state' command is executed.
16:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:26 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:53:26 INFO  : 'jtag frequency' command is executed.
16:53:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:53:26 INFO  : Context for processor 'microblaze_0' is selected.
16:53:26 INFO  : Processor reset is completed for 'microblaze_0'.
16:53:26 INFO  : Context for processor 'microblaze_0' is selected.
16:53:26 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:53:26 INFO  : Memory regions updated for context MicroBlaze #0
16:53:26 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:53:26 INFO  : Context for processor 'microblaze_0' is selected.
16:53:26 INFO  : 'con' command is executed.
16:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:53:26 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:53:41 INFO  : Disconnected from the channel tcfchan#11.
16:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:54:02 INFO  : 'fpga -state' command is executed.
16:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:02 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:54:02 INFO  : 'jtag frequency' command is executed.
16:54:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:54:02 INFO  : Context for processor 'microblaze_0' is selected.
16:54:02 INFO  : Processor reset is completed for 'microblaze_0'.
16:54:02 INFO  : Context for processor 'microblaze_0' is selected.
16:54:03 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:54:03 INFO  : Memory regions updated for context MicroBlaze #0
16:54:03 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:54:03 INFO  : Context for processor 'microblaze_0' is selected.
16:54:03 INFO  : 'con' command is executed.
16:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:54:03 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:06:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681430663738,  Project:1681346735384
17:06:03 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:06:05 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
17:06:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:06:07 INFO  : 
17:06:08 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
17:06:08 INFO  : Clearing existing target manager status.
17:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:07:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
17:07:23 INFO  : Disconnected from the channel tcfchan#12.
17:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:07:24 INFO  : 'fpga -state' command is executed.
17:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:25 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:07:25 INFO  : 'jtag frequency' command is executed.
17:07:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:25 INFO  : Context for processor 'microblaze_0' is selected.
17:07:25 INFO  : Processor reset is completed for 'microblaze_0'.
17:07:25 INFO  : Context for processor 'microblaze_0' is selected.
17:07:25 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:07:25 INFO  : Memory regions updated for context MicroBlaze #0
17:07:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:07:25 INFO  : Context for processor 'microblaze_0' is selected.
17:07:25 INFO  : 'con' command is executed.
17:07:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:07:25 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:39:21 INFO  : Disconnected from the channel tcfchan#13.
09:20:35 INFO  : Registering command handlers for SDK TCF services
09:20:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\temp_xsdb_launch_script.tcl
09:20:39 INFO  : XSCT server has started successfully.
09:20:41 INFO  : Successfully done setting XSCT server connection channel  
09:20:41 INFO  : Successfully done setting SDK workspace  
09:20:41 INFO  : Processing command line option -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
09:20:41 INFO  : Checking for hwspec changes in the project BlockDesignArtyS7_wrapper_hw_platform_0.
09:20:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681488918464,  Project:1681430663738
09:20:43 INFO  : The hardware specification for project 'BlockDesignArtyS7_wrapper_hw_platform_0' is different from C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf.
09:20:43 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
09:20:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:20:46 INFO  : 
09:20:47 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
09:20:48 INFO  : Clearing existing target manager status.
09:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
09:23:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
09:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
09:23:21 INFO  : 'fpga -state' command is executed.
09:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:22 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
09:23:22 INFO  : 'jtag frequency' command is executed.
09:23:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:23:22 INFO  : Context for processor 'microblaze_0' is selected.
09:23:22 INFO  : Processor reset is completed for 'microblaze_0'.
09:23:22 INFO  : Context for processor 'microblaze_0' is selected.
09:23:22 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
09:23:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

09:23:22 INFO  : Memory regions updated for context MicroBlaze #0
09:23:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:23:22 INFO  : Context for processor 'microblaze_0' is selected.
09:23:22 INFO  : 'con' command is executed.
09:23:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

09:23:22 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
09:25:38 INFO  : Disconnected from the channel tcfchan#1.
09:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
09:25:39 INFO  : 'fpga -state' command is executed.
09:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:39 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
09:25:39 INFO  : 'jtag frequency' command is executed.
09:25:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:25:39 INFO  : Context for processor 'microblaze_0' is selected.
09:25:39 INFO  : Processor reset is completed for 'microblaze_0'.
09:25:39 INFO  : Context for processor 'microblaze_0' is selected.
09:25:39 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
09:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

09:25:39 INFO  : Memory regions updated for context MicroBlaze #0
09:25:39 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:25:39 INFO  : Context for processor 'microblaze_0' is selected.
09:25:39 INFO  : 'con' command is executed.
09:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

09:25:39 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
09:25:59 INFO  : Disconnected from the channel tcfchan#2.
09:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
09:26:12 INFO  : 'fpga -state' command is executed.
09:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:12 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
09:26:12 INFO  : 'jtag frequency' command is executed.
09:26:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
09:26:12 INFO  : Context for processor 'microblaze_0' is selected.
09:26:12 INFO  : Processor reset is completed for 'microblaze_0'.
09:26:12 INFO  : Context for processor 'microblaze_0' is selected.
09:26:12 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
09:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

09:26:12 INFO  : Memory regions updated for context MicroBlaze #0
09:26:12 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
09:26:12 INFO  : Context for processor 'microblaze_0' is selected.
09:26:12 INFO  : 'con' command is executed.
09:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

09:26:12 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
09:26:32 INFO  : Disconnected from the channel tcfchan#3.
11:24:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681491561512,  Project:1681488918464
11:24:51 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:24:53 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
11:24:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:24:56 INFO  : 
11:24:57 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
11:24:57 INFO  : Clearing existing target manager status.
11:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:33:34 INFO  : 'fpga -state' command is executed.
11:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:34 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:33:34 INFO  : 'jtag frequency' command is executed.
11:33:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:33:34 INFO  : Context for processor 'microblaze_0' is selected.
11:33:34 INFO  : Processor reset is completed for 'microblaze_0'.
11:33:34 INFO  : Context for processor 'microblaze_0' is selected.
11:33:34 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:33:34 INFO  : Memory regions updated for context MicroBlaze #0
11:33:34 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:33:34 INFO  : Context for processor 'microblaze_0' is selected.
11:33:34 INFO  : 'con' command is executed.
11:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:33:34 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
11:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:35:12 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
11:35:29 INFO  : Disconnected from the channel tcfchan#4.
11:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
11:35:30 INFO  : 'fpga -state' command is executed.
11:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:30 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
11:35:30 INFO  : 'jtag frequency' command is executed.
11:35:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:35:30 INFO  : Context for processor 'microblaze_0' is selected.
11:35:30 INFO  : Processor reset is completed for 'microblaze_0'.
11:35:30 INFO  : Context for processor 'microblaze_0' is selected.
11:35:30 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
11:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

11:35:30 INFO  : Memory regions updated for context MicroBlaze #0
11:35:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:35:30 INFO  : Context for processor 'microblaze_0' is selected.
11:35:31 INFO  : 'con' command is executed.
11:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

11:35:31 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:23:32 INFO  : Disconnected from the channel tcfchan#5.
16:21:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681946406781,  Project:1681491561512
16:21:57 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:22:01 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
16:22:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:22:04 INFO  : 
16:22:05 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
16:22:05 INFO  : Clearing existing target manager status.
16:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:24:39 INFO  : 'fpga -state' command is executed.
16:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:39 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:24:40 INFO  : 'jtag frequency' command is executed.
16:24:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:24:40 INFO  : Context for processor 'microblaze_0' is selected.
16:24:40 INFO  : Processor reset is completed for 'microblaze_0'.
16:24:40 INFO  : Context for processor 'microblaze_0' is selected.
16:24:40 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:24:40 INFO  : Memory regions updated for context MicroBlaze #0
16:24:40 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:24:40 INFO  : Context for processor 'microblaze_0' is selected.
16:24:40 INFO  : 'con' command is executed.
16:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:24:40 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:24:53 INFO  : Disconnected from the channel tcfchan#6.
16:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:25:06 INFO  : 'fpga -state' command is executed.
16:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:06 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:25:06 INFO  : 'jtag frequency' command is executed.
16:25:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:25:06 INFO  : Context for processor 'microblaze_0' is selected.
16:25:06 INFO  : Processor reset is completed for 'microblaze_0'.
16:25:06 INFO  : Context for processor 'microblaze_0' is selected.
16:25:06 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:25:06 INFO  : Memory regions updated for context MicroBlaze #0
16:25:06 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:25:06 INFO  : Context for processor 'microblaze_0' is selected.
16:25:06 INFO  : 'con' command is executed.
16:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:25:06 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
16:28:17 INFO  : Disconnected from the channel tcfchan#7.
16:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
16:28:43 INFO  : 'fpga -state' command is executed.
16:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:44 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
16:28:44 INFO  : 'jtag frequency' command is executed.
16:28:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:28:44 INFO  : Context for processor 'microblaze_0' is selected.
16:28:44 INFO  : Processor reset is completed for 'microblaze_0'.
16:28:44 INFO  : Context for processor 'microblaze_0' is selected.
16:28:44 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
16:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

16:28:44 INFO  : Memory regions updated for context MicroBlaze #0
16:28:44 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
16:28:44 INFO  : Context for processor 'microblaze_0' is selected.
16:28:44 INFO  : 'con' command is executed.
16:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

16:28:44 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:03:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1681948883296,  Project:1681946406781
17:03:20 INFO  : Project BlockDesignArtyS7_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:03:48 INFO  : Copied contents of C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf into \BlockDesignArtyS7_wrapper_hw_platform_0\system.hdf.
17:03:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:03:50 INFO  : 
17:03:51 INFO  : Updating hardware inferred compiler options for PulseWidthCalc.
17:03:51 INFO  : Clearing existing target manager status.
17:04:50 INFO  : Disconnected from the channel tcfchan#8.
17:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:04:51 INFO  : 'fpga -state' command is executed.
17:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:51 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:04:51 INFO  : 'jtag frequency' command is executed.
17:04:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:04:51 INFO  : Context for processor 'microblaze_0' is selected.
17:04:51 INFO  : Processor reset is completed for 'microblaze_0'.
17:04:51 INFO  : Context for processor 'microblaze_0' is selected.
17:04:51 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:04:51 INFO  : Memory regions updated for context MicroBlaze #0
17:04:51 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:04:51 INFO  : Context for processor 'microblaze_0' is selected.
17:04:51 INFO  : 'con' command is executed.
17:04:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:04:51 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:13:37 INFO  : Disconnected from the channel tcfchan#9.
17:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:14:12 INFO  : FPGA configured successfully with bitstream "C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper_hw_platform_0/download.bit"
17:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:14:45 INFO  : 'fpga -state' command is executed.
17:14:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:45 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:14:45 INFO  : 'jtag frequency' command is executed.
17:14:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:14:45 INFO  : Context for processor 'microblaze_0' is selected.
17:14:45 INFO  : Processor reset is completed for 'microblaze_0'.
17:14:45 INFO  : Context for processor 'microblaze_0' is selected.
17:14:45 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:14:45 INFO  : Memory regions updated for context MicroBlaze #0
17:14:45 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:14:45 INFO  : Context for processor 'microblaze_0' is selected.
17:14:45 INFO  : 'con' command is executed.
17:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:14:45 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:15:01 INFO  : Disconnected from the channel tcfchan#10.
17:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:15:11 INFO  : 'fpga -state' command is executed.
17:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:11 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:15:11 INFO  : 'jtag frequency' command is executed.
17:15:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:15:11 INFO  : Context for processor 'microblaze_0' is selected.
17:15:11 INFO  : Processor reset is completed for 'microblaze_0'.
17:15:11 INFO  : Context for processor 'microblaze_0' is selected.
17:15:11 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:15:11 INFO  : Memory regions updated for context MicroBlaze #0
17:15:11 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:15:11 INFO  : Context for processor 'microblaze_0' is selected.
17:15:11 INFO  : 'con' command is executed.
17:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:15:11 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:15:27 INFO  : Disconnected from the channel tcfchan#11.
17:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:15:38 INFO  : 'fpga -state' command is executed.
17:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:38 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:15:38 INFO  : 'jtag frequency' command is executed.
17:15:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:15:38 INFO  : Context for processor 'microblaze_0' is selected.
17:15:38 INFO  : Processor reset is completed for 'microblaze_0'.
17:15:38 INFO  : Context for processor 'microblaze_0' is selected.
17:15:38 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:15:38 INFO  : Memory regions updated for context MicroBlaze #0
17:15:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:15:38 INFO  : Context for processor 'microblaze_0' is selected.
17:15:38 INFO  : 'con' command is executed.
17:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:15:38 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:22:51 INFO  : Disconnected from the channel tcfchan#12.
17:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:24:07 INFO  : 'fpga -state' command is executed.
17:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:07 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:24:07 INFO  : 'jtag frequency' command is executed.
17:24:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:24:07 INFO  : Context for processor 'microblaze_0' is selected.
17:24:07 INFO  : Processor reset is completed for 'microblaze_0'.
17:24:07 INFO  : Context for processor 'microblaze_0' is selected.
17:24:07 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:24:07 INFO  : Memory regions updated for context MicroBlaze #0
17:24:07 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:24:07 INFO  : Context for processor 'microblaze_0' is selected.
17:24:07 INFO  : 'con' command is executed.
17:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:24:07 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
17:25:56 INFO  : Disconnected from the channel tcfchan#13.
17:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A" && level==0} -index 0' command is executed.
17:25:57 INFO  : 'fpga -state' command is executed.
17:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:57 INFO  : Jtag cable 'Digilent Arty S7 - 50 210352B7DF59A' is selected.
17:25:57 INFO  : 'jtag frequency' command is executed.
17:25:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:25:57 INFO  : Context for processor 'microblaze_0' is selected.
17:25:57 INFO  : Processor reset is completed for 'microblaze_0'.
17:25:57 INFO  : Context for processor 'microblaze_0' is selected.
17:25:57 INFO  : The application 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf' is downloaded to processor 'microblaze_0'.
17:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
dow C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/PulseWidthCalc/Debug/PulseWidthCalc.elf
----------------End of Script----------------

17:25:57 INFO  : Memory regions updated for context MicroBlaze #0
17:25:57 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
17:25:57 INFO  : Context for processor 'microblaze_0' is selected.
17:25:57 INFO  : 'con' command is executed.
17:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Arty S7 - 50 210352B7DF59A"} -index 0
con
----------------End of Script----------------

17:25:57 INFO  : Launch script is exported to file 'C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pulsewidthcalc.elf_on_local.tcl'
15:38:42 INFO  : Disconnected from the channel tcfchan#14.
