<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4811" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4811{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4811{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4811{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4811{left:190px;bottom:943px;letter-spacing:-0.18px;}
#t5_4811{left:434px;bottom:943px;letter-spacing:-0.13px;}
#t6_4811{left:528px;bottom:943px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t7_4811{left:190px;bottom:918px;letter-spacing:-0.17px;}
#t8_4811{left:434px;bottom:918px;letter-spacing:-0.13px;}
#t9_4811{left:528px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_4811{left:190px;bottom:894px;letter-spacing:-0.18px;}
#tb_4811{left:434px;bottom:894px;letter-spacing:-0.13px;}
#tc_4811{left:528px;bottom:894px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_4811{left:190px;bottom:869px;letter-spacing:-0.17px;}
#te_4811{left:434px;bottom:869px;letter-spacing:-0.13px;}
#tf_4811{left:528px;bottom:869px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_4811{left:82px;bottom:845px;letter-spacing:-0.16px;}
#th_4811{left:143px;bottom:845px;letter-spacing:-0.17px;}
#ti_4811{left:190px;bottom:845px;letter-spacing:-0.14px;}
#tj_4811{left:528px;bottom:845px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_4811{left:528px;bottom:828px;letter-spacing:-0.12px;}
#tl_4811{left:190px;bottom:804px;}
#tm_4811{left:434px;bottom:804px;letter-spacing:-0.15px;}
#tn_4811{left:528px;bottom:804px;letter-spacing:-0.12px;}
#to_4811{left:190px;bottom:779px;}
#tp_4811{left:434px;bottom:779px;letter-spacing:-0.15px;}
#tq_4811{left:528px;bottom:779px;letter-spacing:-0.12px;}
#tr_4811{left:190px;bottom:755px;}
#ts_4811{left:434px;bottom:755px;letter-spacing:-0.15px;}
#tt_4811{left:528px;bottom:755px;letter-spacing:-0.12px;}
#tu_4811{left:190px;bottom:730px;}
#tv_4811{left:434px;bottom:730px;letter-spacing:-0.15px;}
#tw_4811{left:528px;bottom:730px;letter-spacing:-0.12px;}
#tx_4811{left:190px;bottom:706px;}
#ty_4811{left:434px;bottom:706px;letter-spacing:-0.15px;}
#tz_4811{left:528px;bottom:706px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t10_4811{left:528px;bottom:689px;letter-spacing:-0.09px;}
#t11_4811{left:190px;bottom:664px;}
#t12_4811{left:434px;bottom:664px;letter-spacing:-0.15px;}
#t13_4811{left:528px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t14_4811{left:528px;bottom:648px;letter-spacing:-0.09px;}
#t15_4811{left:190px;bottom:623px;}
#t16_4811{left:434px;bottom:623px;letter-spacing:-0.15px;}
#t17_4811{left:528px;bottom:623px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t18_4811{left:528px;bottom:606px;letter-spacing:-0.09px;}
#t19_4811{left:190px;bottom:582px;}
#t1a_4811{left:434px;bottom:582px;letter-spacing:-0.15px;}
#t1b_4811{left:528px;bottom:582px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1c_4811{left:528px;bottom:565px;letter-spacing:-0.09px;}
#t1d_4811{left:190px;bottom:541px;letter-spacing:-0.14px;}
#t1e_4811{left:528px;bottom:541px;letter-spacing:-0.14px;}
#t1f_4811{left:190px;bottom:516px;letter-spacing:-0.16px;}
#t1g_4811{left:434px;bottom:516px;letter-spacing:-0.14px;}
#t1h_4811{left:528px;bottom:516px;letter-spacing:-0.12px;}
#t1i_4811{left:190px;bottom:492px;letter-spacing:-0.16px;}
#t1j_4811{left:434px;bottom:492px;letter-spacing:-0.14px;}
#t1k_4811{left:528px;bottom:492px;letter-spacing:-0.12px;}
#t1l_4811{left:190px;bottom:467px;letter-spacing:-0.16px;}
#t1m_4811{left:434px;bottom:467px;letter-spacing:-0.14px;}
#t1n_4811{left:528px;bottom:467px;letter-spacing:-0.12px;}
#t1o_4811{left:190px;bottom:443px;letter-spacing:-0.14px;}
#t1p_4811{left:528px;bottom:443px;letter-spacing:-0.14px;}
#t1q_4811{left:190px;bottom:419px;letter-spacing:-0.17px;}
#t1r_4811{left:434px;bottom:419px;letter-spacing:-0.13px;}
#t1s_4811{left:528px;bottom:419px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_4811{left:190px;bottom:394px;letter-spacing:-0.14px;}
#t1u_4811{left:528px;bottom:394px;letter-spacing:-0.14px;}
#t1v_4811{left:190px;bottom:370px;letter-spacing:-0.17px;}
#t1w_4811{left:434px;bottom:370px;letter-spacing:-0.13px;}
#t1x_4811{left:528px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_4811{left:190px;bottom:345px;letter-spacing:-0.17px;}
#t1z_4811{left:434px;bottom:345px;letter-spacing:-0.13px;}
#t20_4811{left:528px;bottom:345px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_4811{left:190px;bottom:321px;letter-spacing:-0.18px;}
#t22_4811{left:434px;bottom:321px;letter-spacing:-0.13px;}
#t23_4811{left:528px;bottom:321px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_4811{left:190px;bottom:296px;letter-spacing:-0.17px;}
#t25_4811{left:434px;bottom:296px;letter-spacing:-0.13px;}
#t26_4811{left:528px;bottom:296px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_4811{left:190px;bottom:272px;letter-spacing:-0.18px;}
#t28_4811{left:434px;bottom:272px;letter-spacing:-0.13px;}
#t29_4811{left:528px;bottom:272px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_4811{left:190px;bottom:247px;letter-spacing:-0.2px;}
#t2b_4811{left:528px;bottom:247px;letter-spacing:-0.14px;}
#t2c_4811{left:82px;bottom:223px;letter-spacing:-0.17px;}
#t2d_4811{left:143px;bottom:223px;letter-spacing:-0.17px;}
#t2e_4811{left:190px;bottom:223px;letter-spacing:-0.14px;}
#t2f_4811{left:434px;bottom:223px;letter-spacing:-0.13px;}
#t2g_4811{left:528px;bottom:223px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2h_4811{left:83px;bottom:199px;letter-spacing:-0.16px;}
#t2i_4811{left:139px;bottom:199px;letter-spacing:-0.16px;}
#t2j_4811{left:190px;bottom:199px;letter-spacing:-0.16px;}
#t2k_4811{left:434px;bottom:199px;letter-spacing:-0.14px;}
#t2l_4811{left:528px;bottom:199px;letter-spacing:-0.11px;}
#t2m_4811{left:190px;bottom:174px;letter-spacing:-0.11px;}
#t2n_4811{left:528px;bottom:174px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_4811{left:190px;bottom:150px;}
#t2p_4811{left:528px;bottom:150px;letter-spacing:-0.14px;}
#t2q_4811{left:190px;bottom:125px;}
#t2r_4811{left:528px;bottom:125px;letter-spacing:-0.12px;}
#t2s_4811{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2t_4811{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2u_4811{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2v_4811{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t2w_4811{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2x_4811{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t2y_4811{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t2z_4811{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t30_4811{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t31_4811{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t32_4811{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t33_4811{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_4811{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4811{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4811{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4811{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4811{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4811" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4811Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4811" style="-webkit-user-select: none;"><object width="935" height="1210" data="4811/4811.svg" type="image/svg+xml" id="pdf4811" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4811" class="t s1_4811">Vol. 4 </span><span id="t2_4811" class="t s1_4811">2-289 </span>
<span id="t3_4811" class="t s2_4811">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4811" class="t s3_4811">60 </span><span id="t5_4811" class="t s3_4811">Thread </span><span id="t6_4811" class="t s3_4811">Set 1 to clear ASCI. </span>
<span id="t7_4811" class="t s3_4811">61 </span><span id="t8_4811" class="t s3_4811">Thread </span><span id="t9_4811" class="t s3_4811">Set 1 to clear Ovf_Uncore. </span>
<span id="ta_4811" class="t s3_4811">62 </span><span id="tb_4811" class="t s3_4811">Thread </span><span id="tc_4811" class="t s3_4811">Set 1 to clear Ovf_BufDSSAVE. </span>
<span id="td_4811" class="t s3_4811">63 </span><span id="te_4811" class="t s3_4811">Thread </span><span id="tf_4811" class="t s3_4811">Set 1 to clear CondChgd. </span>
<span id="tg_4811" class="t s3_4811">391H </span><span id="th_4811" class="t s3_4811">913 </span><span id="ti_4811" class="t s3_4811">IA32_PERF_GLOBAL_STATUS_SET </span><span id="tj_4811" class="t s3_4811">See Table 2-2. See Section 20.2.4, “Architectural </span>
<span id="tk_4811" class="t s3_4811">Performance Monitoring Version 4.” </span>
<span id="tl_4811" class="t s3_4811">0 </span><span id="tm_4811" class="t s3_4811">Thread </span><span id="tn_4811" class="t s3_4811">Set 1 to cause Ovf_PMC0 = 1. </span>
<span id="to_4811" class="t s3_4811">1 </span><span id="tp_4811" class="t s3_4811">Thread </span><span id="tq_4811" class="t s3_4811">Set 1 to cause Ovf_PMC1 = 1. </span>
<span id="tr_4811" class="t s3_4811">2 </span><span id="ts_4811" class="t s3_4811">Thread </span><span id="tt_4811" class="t s3_4811">Set 1 to cause Ovf_PMC2 = 1. </span>
<span id="tu_4811" class="t s3_4811">3 </span><span id="tv_4811" class="t s3_4811">Thread </span><span id="tw_4811" class="t s3_4811">Set 1 to cause Ovf_PMC3 = 1. </span>
<span id="tx_4811" class="t s3_4811">4 </span><span id="ty_4811" class="t s3_4811">Thread </span><span id="tz_4811" class="t s3_4811">Set 1 to cause Ovf_PMC4=1 (if CPUID.0AH:EAX[15:8] &gt; </span>
<span id="t10_4811" class="t s3_4811">4). </span>
<span id="t11_4811" class="t s3_4811">5 </span><span id="t12_4811" class="t s3_4811">Thread </span><span id="t13_4811" class="t s3_4811">Set 1 to cause Ovf_PMC5=1 (if CPUID.0AH:EAX[15:8] &gt; </span>
<span id="t14_4811" class="t s3_4811">5). </span>
<span id="t15_4811" class="t s3_4811">6 </span><span id="t16_4811" class="t s3_4811">Thread </span><span id="t17_4811" class="t s3_4811">Set 1 to cause Ovf_PMC6=1 (if CPUID.0AH:EAX[15:8] &gt; </span>
<span id="t18_4811" class="t s3_4811">6). </span>
<span id="t19_4811" class="t s3_4811">7 </span><span id="t1a_4811" class="t s3_4811">Thread </span><span id="t1b_4811" class="t s3_4811">Set 1 to cause Ovf_PMC7=1 (if CPUID.0AH:EAX[15:8] &gt; </span>
<span id="t1c_4811" class="t s3_4811">7). </span>
<span id="t1d_4811" class="t s3_4811">31:8 </span><span id="t1e_4811" class="t s3_4811">Reserved </span>
<span id="t1f_4811" class="t s3_4811">32 </span><span id="t1g_4811" class="t s3_4811">Thread </span><span id="t1h_4811" class="t s3_4811">Set 1 to cause Ovf_FixedCtr0 = 1. </span>
<span id="t1i_4811" class="t s3_4811">33 </span><span id="t1j_4811" class="t s3_4811">Thread </span><span id="t1k_4811" class="t s3_4811">Set 1 to cause Ovf_FixedCtr1 = 1. </span>
<span id="t1l_4811" class="t s3_4811">34 </span><span id="t1m_4811" class="t s3_4811">Thread </span><span id="t1n_4811" class="t s3_4811">Set 1 to cause Ovf_FixedCtr2 = 1. </span>
<span id="t1o_4811" class="t s3_4811">54:35 </span><span id="t1p_4811" class="t s3_4811">Reserved </span>
<span id="t1q_4811" class="t s3_4811">55 </span><span id="t1r_4811" class="t s3_4811">Thread </span><span id="t1s_4811" class="t s3_4811">Set 1 to cause Trace_ToPA_PMI = 1. </span>
<span id="t1t_4811" class="t s3_4811">57:56 </span><span id="t1u_4811" class="t s3_4811">Reserved </span>
<span id="t1v_4811" class="t s3_4811">58 </span><span id="t1w_4811" class="t s3_4811">Thread </span><span id="t1x_4811" class="t s3_4811">Set 1 to cause LBR_Frz = 1. </span>
<span id="t1y_4811" class="t s3_4811">59 </span><span id="t1z_4811" class="t s3_4811">Thread </span><span id="t20_4811" class="t s3_4811">Set 1 to cause CTR_Frz = 1. </span>
<span id="t21_4811" class="t s3_4811">60 </span><span id="t22_4811" class="t s3_4811">Thread </span><span id="t23_4811" class="t s3_4811">Set 1 to cause ASCI = 1. </span>
<span id="t24_4811" class="t s3_4811">61 </span><span id="t25_4811" class="t s3_4811">Thread </span><span id="t26_4811" class="t s3_4811">Set 1 to cause Ovf_Uncore. </span>
<span id="t27_4811" class="t s3_4811">62 </span><span id="t28_4811" class="t s3_4811">Thread </span><span id="t29_4811" class="t s3_4811">Set 1 to cause Ovf_BufDSSAVE. </span>
<span id="t2a_4811" class="t s3_4811">63 </span><span id="t2b_4811" class="t s3_4811">Reserved </span>
<span id="t2c_4811" class="t s3_4811">392H </span><span id="t2d_4811" class="t s3_4811">913 </span><span id="t2e_4811" class="t s3_4811">IA32_PERF_GLOBAL_INUSE </span><span id="t2f_4811" class="t s3_4811">Thread </span><span id="t2g_4811" class="t s3_4811">See Table 2-2. </span>
<span id="t2h_4811" class="t s3_4811">3F7H </span><span id="t2i_4811" class="t s3_4811">1015 </span><span id="t2j_4811" class="t s3_4811">MSR_PEBS_FRONTEND </span><span id="t2k_4811" class="t s3_4811">Thread </span><span id="t2l_4811" class="t s3_4811">FrontEnd Precise Event Condition Select (R/W) </span>
<span id="t2m_4811" class="t s3_4811">2:0 </span><span id="t2n_4811" class="t s3_4811">Event Code Select </span>
<span id="t2o_4811" class="t s3_4811">3 </span><span id="t2p_4811" class="t s3_4811">Reserved </span>
<span id="t2q_4811" class="t s3_4811">4 </span><span id="t2r_4811" class="t s3_4811">Event Code Select High </span>
<span id="t2s_4811" class="t s4_4811">Table 2-39. </span><span id="t2t_4811" class="t s4_4811">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t2u_4811" class="t s4_4811">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t2v_4811" class="t s4_4811">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t2w_4811" class="t s4_4811">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t2x_4811" class="t s5_4811">Register </span>
<span id="t2y_4811" class="t s5_4811">Address </span><span id="t2z_4811" class="t s5_4811">Register Name / Bit Fields </span><span id="t30_4811" class="t s5_4811">Scope </span><span id="t31_4811" class="t s5_4811">Bit Description </span>
<span id="t32_4811" class="t s5_4811">Hex </span><span id="t33_4811" class="t s5_4811">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
