module testbench();
reg [127:0]data;
reg [127:0]key;
wire [127:0]out;

initial begin
data=128'h3243f6a8885a308d313198a2e0370734;
key=128'h2b7e151628aed2a6abf7158809cf4f3c;
end

main a(data,key,out);
endmodule
