abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 3240160
maxLevel = 1
[92418] is replaced by [122545] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 23440789 us
--------------- round 2 ---------------
seed = 1585205544
maxLevel = 1
[122763] is replaced by one with estimated error 0
error = 0
area = 2714
delay = 69.4
#gates = 1110
output circuit appNtk/c7552_2_0_2714_69.4.blif
time = 45728302 us
--------------- round 3 ---------------
seed = 1841571526
maxLevel = 1
[133800] is replaced by [125322] with estimated error 3e-05
error = 3e-05
area = 2705
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_3_3e-05_2705_69.4.blif
time = 74535878 us
--------------- round 4 ---------------
seed = 62801749
maxLevel = 1
[32818] is replaced by [122706] with estimated error 3e-05
error = 3e-05
area = 2698
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_4_3e-05_2698_69.4.blif
time = 103717917 us
--------------- round 5 ---------------
seed = 448150722
maxLevel = 1
[125607] is replaced by [122543] with estimated error 0.00012
error = 0.00012
area = 2696
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_5_0.00012_2696_69.4.blif
time = 133502962 us
--------------- round 6 ---------------
seed = 1445046916
maxLevel = 1
[122706] is replaced by [122617] with estimated error 0.00015
error = 0.00015
area = 2690
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_6_0.00015_2690_69.4.blif
time = 168671514 us
--------------- round 7 ---------------
seed = 779978031
maxLevel = 1
[125603] is replaced by 124 with inverter with estimated error 0.00026
error = 0.00026
area = 2688
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_7_0.00026_2688_69.4.blif
time = 201026607 us
--------------- round 8 ---------------
seed = 2195830119
maxLevel = 1
[126564] is replaced by [122566] with estimated error 0.00036
error = 0.00036
area = 2683
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_8_0.00036_2683_69.4.blif
time = 234191752 us
--------------- round 9 ---------------
seed = 3108506162
maxLevel = 1
[126349] is replaced by [125820] with estimated error 0.00051
error = 0.00051
area = 2679
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_9_0.00051_2679_69.4.blif
time = 266107131 us
--------------- round 10 ---------------
seed = 361321428
maxLevel = 1
[149992] is replaced by 553 with estimated error 0.00061
error = 0.00061
area = 2672
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_10_0.00061_2672_69.4.blif
time = 297765300 us
--------------- round 11 ---------------
seed = 3412093375
maxLevel = 1
[116062] is replaced by [122648] with estimated error 0.00078
error = 0.00078
area = 2661
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_11_0.00078_2661_69.4.blif
time = 330292763 us
--------------- round 12 ---------------
seed = 3051627195
maxLevel = 1
10729 is replaced by one with estimated error 0.00091
error = 0.00091
area = 2652
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_12_0.00091_2652_69.4.blif
time = 362278357 us
--------------- round 13 ---------------
seed = 294639487
maxLevel = 1
[119502] is replaced by [121766] with estimated error 0.00079
error = 0.00079
area = 2650
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_13_0.00079_2650_69.4.blif
time = 394307883 us
--------------- round 14 ---------------
seed = 827160808
maxLevel = 1
[122804] is replaced by [111393] with inverter with estimated error 0.0009
error = 0.0009
area = 2644
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_14_0.0009_2644_69.4.blif
time = 427482647 us
--------------- round 15 ---------------
seed = 3118541142
maxLevel = 1
[122786] is replaced by [125951] with estimated error 0.00104
error = 0.00104
area = 2638
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_15_0.00104_2638_69.4.blif
time = 456421644 us
--------------- round 16 ---------------
seed = 1105228872
maxLevel = 1
[122794] is replaced by [122576] with estimated error 0.00103
error = 0.00103
area = 2634
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_16_0.00103_2634_69.4.blif
time = 484731337 us
--------------- round 17 ---------------
seed = 2464132783
maxLevel = 1
[127134] is replaced by [122641] with estimated error 0.00087
error = 0.00087
area = 2631
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_17_0.00087_2631_69.4.blif
time = 515898745 us
--------------- round 18 ---------------
seed = 842309342
maxLevel = 1
[121766] is replaced by zero with estimated error 0.00085
error = 0.00085
area = 2628
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_18_0.00085_2628_69.4.blif
time = 551832406 us
--------------- round 19 ---------------
seed = 1812656044
maxLevel = 1
[125290] is replaced by [124611] with estimated error 0.00078
error = 0.00078
area = 2625
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_19_0.00078_2625_69.4.blif
time = 585828931 us
--------------- round 20 ---------------
seed = 3851562090
maxLevel = 1
[126896] is replaced by [125951] with estimated error 0.00096
error = 0.00096
area = 2621
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_20_0.00096_2621_69.4.blif
time = 618621389 us
--------------- round 21 ---------------
seed = 2557502762
maxLevel = 1
[122795] is replaced by one with estimated error 0.00098
error = 0.00098
area = 2618
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_21_0.00098_2618_69.4.blif
time = 650306132 us
--------------- round 22 ---------------
seed = 3806722477
maxLevel = 1
[119498] is replaced by zero with estimated error 0.00112
error = 0.00112
area = 2616
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_22_0.00112_2616_69.4.blif
time = 683695656 us
--------------- round 23 ---------------
seed = 3988642727
maxLevel = 1
[126302] is replaced by [122694] with inverter with estimated error 0.00102
error = 0.00102
area = 2615
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_23_0.00102_2615_69.4.blif
time = 713515029 us
--------------- round 24 ---------------
seed = 1860732044
maxLevel = 1
n1445 is replaced by [122712] with estimated error 0.001
error = 0.001
area = 2614
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_24_0.001_2614_69.4.blif
time = 745326842 us
--------------- round 25 ---------------
seed = 3956733729
maxLevel = 1
[132070] is replaced by [125974] with inverter with estimated error 0.00112
error = 0.00112
area = 2612
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_25_0.00112_2612_69.4.blif
time = 774320077 us
--------------- round 26 ---------------
seed = 2083743100
maxLevel = 1
[24321] is replaced by [125087] with estimated error 0.00094
error = 0.00094
area = 2610
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_26_0.00094_2610_69.4.blif
time = 800977867 us
--------------- round 27 ---------------
seed = 2457017431
maxLevel = 1
[126845] is replaced by [125050] with estimated error 0.0012
error = 0.0012
area = 2607
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_27_0.0012_2607_69.4.blif
time = 827584483 us
--------------- round 28 ---------------
seed = 809869151
maxLevel = 1
n1446 is replaced by [122704] with estimated error 0.00122
error = 0.00122
area = 2606
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_28_0.00122_2606_69.4.blif
time = 854176876 us
--------------- round 29 ---------------
seed = 3780742890
maxLevel = 1
[118996] is replaced by [125974] with estimated error 0.00133
error = 0.00133
area = 2602
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_29_0.00133_2602_69.4.blif
time = 881405688 us
--------------- round 30 ---------------
seed = 4082461251
maxLevel = 1
[122987] is replaced by [125075] with estimated error 0.00138
error = 0.00138
area = 2600
delay = 69.4
#gates = 1064
output circuit appNtk/c7552_30_0.00138_2600_69.4.blif
time = 909185492 us
--------------- round 31 ---------------
seed = 306582371
maxLevel = 1
[125449] is replaced by [122532] with estimated error 0.00145
error = 0.00145
area = 2598
delay = 69.4
#gates = 1063
output circuit appNtk/c7552_31_0.00145_2598_69.4.blif
time = 936976681 us
--------------- round 32 ---------------
seed = 2927156691
maxLevel = 1
[111393] is replaced by zero with estimated error 0.00123
error = 0.00123
area = 2596
delay = 69.4
#gates = 1062
output circuit appNtk/c7552_32_0.00123_2596_69.4.blif
time = 963282910 us
--------------- round 33 ---------------
seed = 2731455264
maxLevel = 1
n1444 is replaced by one with estimated error 0.00134
error = 0.00134
area = 2595
delay = 69.4
#gates = 1061
output circuit appNtk/c7552_33_0.00134_2595_69.4.blif
time = 989633045 us
--------------- round 34 ---------------
seed = 2956734772
maxLevel = 1
[126069] is replaced by [267980] with estimated error 0.00138
error = 0.00138
area = 2594
delay = 69.4
#gates = 1060
output circuit appNtk/c7552_34_0.00138_2594_69.4.blif
time = 1016082998 us
--------------- round 35 ---------------
seed = 3897216330
maxLevel = 1
[124064] is replaced by [122567] with estimated error 0.00148
error = 0.00148
area = 2593
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_35_0.00148_2593_65.9.blif
time = 1042451152 us
--------------- round 36 ---------------
seed = 4225263307
maxLevel = 1
[124460] is replaced by [125087] with estimated error 0.00138
error = 0.00138
area = 2592
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_36_0.00138_2592_65.9.blif
time = 1068648642 us
--------------- round 37 ---------------
seed = 2736329158
maxLevel = 1
[122742] is replaced by one with estimated error 0.00144
error = 0.00144
area = 2584
delay = 65.9
#gates = 1055
output circuit appNtk/c7552_37_0.00144_2584_65.9.blif
time = 1094847246 us
--------------- round 38 ---------------
seed = 3482618763
maxLevel = 1
[25153] is replaced by [125958] with estimated error 0.00158
error = 0.00158
area = 2582
delay = 65.9
#gates = 1054
output circuit appNtk/c7552_38_0.00158_2582_65.9.blif
time = 1120928553 us
--------------- round 39 ---------------
seed = 212449475
maxLevel = 1
[122807] is replaced by zero with estimated error 0.00156
error = 0.00156
area = 2578
delay = 65.9
#gates = 1053
output circuit appNtk/c7552_39_0.00156_2578_65.9.blif
time = 1146937874 us
--------------- round 40 ---------------
seed = 2472429969
maxLevel = 1
[122776] is replaced by one with estimated error 0.00164
error = 0.00164
area = 2573
delay = 65.9
#gates = 1051
output circuit appNtk/c7552_40_0.00164_2573_65.9.blif
time = 1172879798 us
--------------- round 41 ---------------
seed = 630027325
maxLevel = 1
[113138] is replaced by [122770] with estimated error 0.00239
error = 0.00239
area = 2552
delay = 65.9
#gates = 1044
output circuit appNtk/c7552_41_0.00239_2552_65.9.blif
time = 1198833330 us
--------------- round 42 ---------------
seed = 4264244024
maxLevel = 1
[126906] is replaced by [125951] with estimated error 0.00362
error = 0.00362
area = 2535
delay = 65.9
#gates = 1038
output circuit appNtk/c7552_42_0.00362_2535_65.9.blif
time = 1224485080 us
--------------- round 43 ---------------
seed = 2360569826
maxLevel = 1
[122823] is replaced by [122710] with estimated error 0.0038
error = 0.0038
area = 2531
delay = 65.9
#gates = 1036
output circuit appNtk/c7552_43_0.0038_2531_65.9.blif
time = 1253224970 us
--------------- round 44 ---------------
seed = 3843660052
maxLevel = 1
[126556] is replaced by [122709] with estimated error 0.00444
error = 0.00444
area = 2527
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_44_0.00444_2527_65.9.blif
time = 1280692930 us
--------------- round 45 ---------------
seed = 2443126353
maxLevel = 1
exceed error bound
