

================================================================
== Vitis HLS Report for 'arp_pkg_receiver'
================================================================
* Date:           Wed Nov  3 14:22:45 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.412 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.100 ns|  3.100 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress"   --->   Operation 4 'read' 'myIpAddress_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_c, i32 %myIpAddress_read"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arpDataIn_V_last_V, i64 %arpDataIn_V_strb_V, i64 %arpDataIn_V_keep_V, i512 %arpDataIn_V_data_V, void @empty_6, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataIn_V_data_V, i64 %arpDataIn_V_keep_V, i64 %arpDataIn_V_strb_V, i1 %arpDataIn_V_last_V, i32 1"   --->   Operation 16 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %arp_pkg_receiver.exit, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:59]   --->   Operation 17 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataIn_V_data_V, i64 %arpDataIn_V_keep_V, i64 %arpDataIn_V_strb_V, i1 %arpDataIn_V_last_V"   --->   Operation 18 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = extractvalue i641 %empty"   --->   Operation 19 'extractvalue' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6 = extractvalue i641 %empty"   --->   Operation 20 'extractvalue' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wordCount_V_load = load i4 %wordCount_V"   --->   Operation 21 'load' 'wordCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %wordCount_V_load, i4 0"   --->   Operation 22 'icmp' 'icmp_ln1049' <Predicate = (tmp)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln1049, void %._crit_edge1.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:62]   --->   Operation 23 'br' 'br_ln62' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%meta_srcMac_V = partselect i48 @_ssdm_op_PartSelect.i48.i512.i32.i32, i512 %tmp_5, i32 48, i32 95"   --->   Operation 24 'partselect' 'meta_srcMac_V' <Predicate = (tmp & icmp_ln1049)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%opCode_V = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %tmp_5, i32 160, i32 175"   --->   Operation 25 'partselect' 'opCode_V' <Predicate = (tmp & icmp_ln1049)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%meta_hwAddrSrc_V = partselect i48 @_ssdm_op_PartSelect.i48.i512.i32.i32, i512 %tmp_5, i32 176, i32 223"   --->   Operation 26 'partselect' 'meta_hwAddrSrc_V' <Predicate = (tmp & icmp_ln1049)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%protoAddrDst_V = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 304, i32 335"   --->   Operation 27 'partselect' 'protoAddrDst_V' <Predicate = (tmp & icmp_ln1049)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.49ns)   --->   "%switch_ln74 = switch i16 %opCode_V, void %._crit_edge2.i, i16 256, void, i16 512, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:74]   --->   Operation 28 'switch' 'switch_ln74' <Predicate = (tmp & icmp_ln1049)> <Delay = 0.49>
ST_1 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln1049_3 = icmp_eq  i32 %protoAddrDst_V, i32 %myIpAddress_read"   --->   Operation 29 'icmp' 'icmp_ln1049_3' <Predicate = (tmp & icmp_ln1049 & opCode_V == 512)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln1049_3, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:76]   --->   Operation 30 'br' 'br_ln76' <Predicate = (tmp & icmp_ln1049 & opCode_V == 512)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_19_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 224, i32 255" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'partselect' 'tmp_19_i' <Predicate = (tmp & icmp_ln1049 & opCode_V == 512 & icmp_ln1049_3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln1049_2 = icmp_eq  i32 %protoAddrDst_V, i32 %myIpAddress_read"   --->   Operation 32 'icmp' 'icmp_ln1049_2' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln1049_2, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:74]   --->   Operation 33 'br' 'br_ln74' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_16_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_5, i32 224, i32 255" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'partselect' 'tmp_16_i' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256 & icmp_ln1049_2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_17_i = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %tmp_5, i32 96, i32 159" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'partselect' 'tmp_17_i' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256 & icmp_ln1049_2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (tmp & icmp_ln1049 & !icmp_ln1049_2) | (tmp & icmp_ln1049 & opCode_V != 256)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln78 = br void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:78]   --->   Operation 37 'br' 'br_ln78' <Predicate = (tmp & icmp_ln1049)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln870 = add i4 %wordCount_V_load, i4 1"   --->   Operation 38 'add' 'add_ln870' <Predicate = (tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln80 = select i1 %tmp_6, i4 0, i4 %add_ln870" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:80]   --->   Operation 39 'select' 'select_ln80' <Predicate = (tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln81 = store i4 %select_ln80, i4 %wordCount_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:81]   --->   Operation 40 'store' 'store_ln81' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arp_pkg_receiver.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:84]   --->   Operation 41 'br' 'br_ln84' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i32.i16.i48, i1 1, i32 %tmp_19_i, i16 0, i48 %meta_hwAddrSrc_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'bitconcatenate' 'or_ln' <Predicate = (tmp & icmp_ln1049 & opCode_V == 512 & icmp_ln1049_3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i97 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'zext' 'zext_ln174_1' <Predicate = (tmp & icmp_ln1049 & opCode_V == 512 & icmp_ln1049_3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpTableInsertFifo, i128 %zext_ln174_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = (tmp & icmp_ln1049 & opCode_V == 512 & icmp_ln1049_3)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln77 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:77]   --->   Operation 45 'br' 'br_ln77' <Predicate = (tmp & icmp_ln1049 & opCode_V == 512 & icmp_ln1049_3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i16.i48.i64.i16.i48, i32 %tmp_16_i, i16 0, i48 %meta_hwAddrSrc_V, i64 %tmp_17_i, i16 0, i48 %meta_srcMac_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'bitconcatenate' 'tmp_18_i' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256 & icmp_ln1049_2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i224 %tmp_18_i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'zext' 'zext_ln174' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256 & icmp_ln1049_2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %arpReplyFifo, i256 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256 & icmp_ln1049_2)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln75 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:75]   --->   Operation 49 'br' 'br_ln75' <Predicate = (tmp & icmp_ln1049 & opCode_V == 256 & icmp_ln1049_2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arpDataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ myIpAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ myIpAddress_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arpReplyFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 000]
myIpAddress_read  (read          ) [ 000]
write_ln0         (write         ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specpipeline_ln0  (specpipeline  ) [ 000]
tmp               (nbreadreq     ) [ 011]
br_ln59           (br            ) [ 000]
empty             (read          ) [ 000]
tmp_5             (extractvalue  ) [ 000]
tmp_6             (extractvalue  ) [ 000]
wordCount_V_load  (load          ) [ 000]
icmp_ln1049       (icmp          ) [ 011]
br_ln62           (br            ) [ 000]
meta_srcMac_V     (partselect    ) [ 011]
opCode_V          (partselect    ) [ 011]
meta_hwAddrSrc_V  (partselect    ) [ 011]
protoAddrDst_V    (partselect    ) [ 000]
switch_ln74       (switch        ) [ 000]
icmp_ln1049_3     (icmp          ) [ 011]
br_ln76           (br            ) [ 000]
tmp_19_i          (partselect    ) [ 011]
icmp_ln1049_2     (icmp          ) [ 011]
br_ln74           (br            ) [ 000]
tmp_16_i          (partselect    ) [ 011]
tmp_17_i          (partselect    ) [ 011]
br_ln0            (br            ) [ 000]
br_ln78           (br            ) [ 000]
add_ln870         (add           ) [ 000]
select_ln80       (select        ) [ 000]
store_ln81        (store         ) [ 000]
br_ln84           (br            ) [ 000]
or_ln             (bitconcatenate) [ 000]
zext_ln174_1      (zext          ) [ 000]
write_ln174       (write         ) [ 000]
br_ln77           (br            ) [ 000]
tmp_18_i          (bitconcatenate) [ 000]
zext_ln174        (zext          ) [ 000]
write_ln174       (write         ) [ 000]
br_ln75           (br            ) [ 000]
ret_ln0           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arpDataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arpDataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arpDataIn_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arpDataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="myIpAddress">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="myIpAddress_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wordCount_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arpReplyFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpReplyFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i32.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i224.i32.i16.i48.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="myIpAddress_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="0" index="3" bw="64" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="641" slack="0"/>
<pin id="134" dir="0" index="1" bw="512" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="0" index="3" bw="64" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="1" index="5" bw="641" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln174_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="0" index="2" bw="97" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln174_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="256" slack="0"/>
<pin id="154" dir="0" index="2" bw="224" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_3/1 icmp_ln1049_2/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="512" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="0" index="3" bw="9" slack="0"/>
<pin id="168" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_i/1 tmp_16_i/1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i tmp_16_i "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="641" slack="0"/>
<pin id="178" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_6_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="641" slack="0"/>
<pin id="183" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="wordCount_V_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wordCount_V_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1049_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="meta_srcMac_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="48" slack="0"/>
<pin id="197" dir="0" index="1" bw="512" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="0" index="3" bw="8" slack="0"/>
<pin id="200" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_srcMac_V/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="opCode_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="512" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="0" index="3" bw="9" slack="0"/>
<pin id="210" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opCode_V/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="meta_hwAddrSrc_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="48" slack="0"/>
<pin id="217" dir="0" index="1" bw="512" slack="0"/>
<pin id="218" dir="0" index="2" bw="9" slack="0"/>
<pin id="219" dir="0" index="3" bw="9" slack="0"/>
<pin id="220" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_hwAddrSrc_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="protoAddrDst_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="512" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="0" index="3" bw="10" slack="0"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="protoAddrDst_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_17_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="512" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="9" slack="0"/>
<pin id="241" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17_i/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln870_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln80_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln81_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="97" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="0" index="3" bw="1" slack="0"/>
<pin id="271" dir="0" index="4" bw="48" slack="1"/>
<pin id="272" dir="1" index="5" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln174_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="97" slack="0"/>
<pin id="279" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_18_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="224" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="0" index="3" bw="48" slack="1"/>
<pin id="287" dir="0" index="4" bw="64" slack="1"/>
<pin id="288" dir="0" index="5" bw="1" slack="0"/>
<pin id="289" dir="0" index="6" bw="48" slack="1"/>
<pin id="290" dir="1" index="7" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_i/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln174_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="224" slack="0"/>
<pin id="297" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln1049_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="308" class="1005" name="meta_srcMac_V_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="48" slack="1"/>
<pin id="310" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="meta_srcMac_V "/>
</bind>
</comp>

<comp id="313" class="1005" name="opCode_V_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="opCode_V "/>
</bind>
</comp>

<comp id="317" class="1005" name="meta_hwAddrSrc_V_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="48" slack="1"/>
<pin id="319" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="meta_hwAddrSrc_V "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln1049_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049_3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="icmp_ln1049_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_17_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="149"><net_src comp="98" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="102" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="175"><net_src comp="163" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="132" pin="5"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="184"><net_src comp="132" pin="5"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="176" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="176" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="176" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="176" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="235"><net_src comp="225" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="242"><net_src comp="84" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="176" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="86" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="88" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="185" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="90" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="181" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="246" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="92" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="94" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="172" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="96" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="266" pin="5"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="291"><net_src comp="100" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="172" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="96" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="96" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="298"><net_src comp="282" pin="7"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="303"><net_src comp="118" pin="6"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="189" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="195" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="316"><net_src comp="205" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="215" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="326"><net_src comp="158" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="158" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="236" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="282" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: myIpAddress_c | {1 }
	Port: wordCount_V | {1 }
	Port: arpReplyFifo | {2 }
	Port: arpTableInsertFifo | {2 }
 - Input state : 
	Port: arp_pkg_receiver : arpDataIn_V_data_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_keep_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_strb_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_last_V | {1 }
	Port: arp_pkg_receiver : myIpAddress | {1 }
	Port: arp_pkg_receiver : wordCount_V | {1 }
  - Chain level:
	State 1
		icmp_ln1049 : 1
		br_ln62 : 2
		meta_srcMac_V : 1
		opCode_V : 1
		meta_hwAddrSrc_V : 1
		protoAddrDst_V : 1
		switch_ln74 : 2
		icmp_ln1049_3 : 2
		br_ln76 : 3
		tmp_19_i : 1
		icmp_ln1049_2 : 2
		br_ln74 : 3
		tmp_16_i : 1
		tmp_17_i : 1
		add_ln870 : 1
		select_ln80 : 2
		store_ln81 : 3
	State 2
		zext_ln174_1 : 1
		write_ln174 : 2
		zext_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |          grp_fu_158          |    0    |    20   |
|          |      icmp_ln1049_fu_189      |    0    |    9    |
|----------|------------------------------|---------|---------|
|    add   |       add_ln870_fu_246       |    0    |    12   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln80_fu_252      |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | myIpAddress_read_read_fu_104 |    0    |    0    |
|          |       empty_read_fu_132      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln0_write_fu_110    |    0    |    0    |
|   write  |   write_ln174_write_fu_144   |    0    |    0    |
|          |   write_ln174_write_fu_151   |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_118     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_163          |    0    |    0    |
|          |     meta_srcMac_V_fu_195     |    0    |    0    |
|partselect|        opCode_V_fu_205       |    0    |    0    |
|          |    meta_hwAddrSrc_V_fu_215   |    0    |    0    |
|          |     protoAddrDst_V_fu_225    |    0    |    0    |
|          |        tmp_17_i_fu_236       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|         tmp_5_fu_176         |    0    |    0    |
|          |         tmp_6_fu_181         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         or_ln_fu_266         |    0    |    0    |
|          |        tmp_18_i_fu_282       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      zext_ln174_1_fu_277     |    0    |    0    |
|          |       zext_ln174_fu_295      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    45   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  icmp_ln1049_2_reg_327 |    1   |
|  icmp_ln1049_3_reg_323 |    1   |
|   icmp_ln1049_reg_304  |    1   |
|meta_hwAddrSrc_V_reg_317|   48   |
|  meta_srcMac_V_reg_308 |   48   |
|    opCode_V_reg_313    |   16   |
|         reg_172        |   32   |
|    tmp_17_i_reg_331    |   64   |
|       tmp_reg_300      |    1   |
+------------------------+--------+
|          Total         |   212  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   45   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   212  |    -   |
+-----------+--------+--------+
|   Total   |   212  |   45   |
+-----------+--------+--------+
