--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml tx.twx tx.ncd -o tx.twr tx.pcf

Design file:              tx.ncd
Physical constraint file: tx.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_s
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_i<0>   |    2.485(R)|      SLOW  |   -0.807(R)|      FAST  |clk_s_BUFGP       |   0.000|
data_i<1>   |    2.326(R)|      SLOW  |   -0.679(R)|      FAST  |clk_s_BUFGP       |   0.000|
data_i<2>   |    2.155(R)|      SLOW  |   -0.583(R)|      FAST  |clk_s_BUFGP       |   0.000|
data_i<3>   |    2.506(R)|      SLOW  |   -0.813(R)|      FAST  |clk_s_BUFGP       |   0.000|
data_i<4>   |    2.235(R)|      SLOW  |   -0.658(R)|      FAST  |clk_s_BUFGP       |   0.000|
data_i<5>   |    2.858(R)|      SLOW  |   -0.943(R)|      FAST  |clk_s_BUFGP       |   0.000|
data_i<6>   |    2.296(R)|      SLOW  |   -0.658(R)|      FAST  |clk_s_BUFGP       |   0.000|
data_i<7>   |    2.631(R)|      SLOW  |   -0.856(R)|      FAST  |clk_s_BUFGP       |   0.000|
send        |    2.752(R)|      SLOW  |   -0.639(R)|      SLOW  |clk_s_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_s to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
busy        |         9.535(R)|      SLOW  |         4.026(R)|      FAST  |clk_s_BUFGP       |   0.000|
tx          |         9.377(R)|      SLOW  |         3.970(R)|      FAST  |clk_s_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_s          |    3.081|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 24 19:52:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



