\hypertarget{group__RCCEx__I2C3__Clock__Source}{}\doxysection{I2\+C3 Clock Source}
\label{group__RCCEx__I2C3__Clock__Source}\index{I2C3 Clock Source@{I2C3 Clock Source}}
Collaboration diagram for I2\+C3 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__I2C3__Clock__Source_ga32cf2e3b0c2d7988833577547ba5ad76}\label{group__RCCEx__I2C3__Clock__Source_ga32cf2e3b0c2d7988833577547ba5ad76}} 
\#define {\bfseries RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__I2C3__Clock__Source_ga3d4bde7e23e661154eee079f3ef57c09}\label{group__RCCEx__I2C3__Clock__Source_ga3d4bde7e23e661154eee079f3ef57c09}} 
\#define {\bfseries RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf0e8aee6feb929026ce03f0e79bfc004}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__I2C3__Clock__Source_ga15d4072c90a04b2393e49f05dc3c8fd2}\label{group__RCCEx__I2C3__Clock__Source_ga15d4072c90a04b2393e49f05dc3c8fd2}} 
\#define {\bfseries RCC\+\_\+\+I2\+C3\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78e9d517a1d55788cd4b9272789106c2}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
