INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/vivado_test/driver_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/vivado_test/test_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/project_trial/project_trial.srcs/sources_1/new/top_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/in_ankith/project/project_trial/project_trial.srcs/sim_1/new/simple_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_tb
