Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f044fe6b82b84d10807acc9e02781923 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/ControlUnit.v" Line 4. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/Datapath.v" Line 5. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/BTB.v" Line 8. Module BTB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/PCResolveUnit.v" Line 8. Module PCResolveUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/HazardDetectionUnit.v" Line 9. Module HazardDetectionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/RF.v" Line 8. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/ALU.v" Line 9. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/ControlUnit.v" Line 4. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/Datapath.v" Line 5. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/BTB.v" Line 8. Module BTB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/PCResolveUnit.v" Line 8. Module PCResolveUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/HazardDetectionUnit.v" Line 9. Module HazardDetectionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/RF.v" Line 8. Module RF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/82106/Desktop/2021/Fall_Semester/CD/LAB/Lab06/Lab06_Pipelined_CPU_Basic/Lab06_Pipelined_CPU_Basic.srcs/sources_1/imports/Lab06/ALU.v" Line 9. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.PCResolveUnit
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
