{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367268902090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367268902092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:55:01 2013 " "Processing started: Mon Apr 29 16:55:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367268902092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367268902092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Int_Test -c Int_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Int_Test -c Int_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367268902093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1367268902673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inc_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inc_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Increase_Logic-rtl " "Found design unit 1: Increase_Logic-rtl" {  } { { "Inc_Logic.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inc_Logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903556 ""} { "Info" "ISGN_ENTITY_NAME" "1 Increase_Logic " "Found entity 1: Increase_Logic" {  } { { "Inc_Logic.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inc_Logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlop_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file FlipFlop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_TB-TB " "Found design unit 1: dff_TB-TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CFG_TB " "Found design unit 2: CFG_TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop_tb.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903563 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_TB " "Found entity 1: dff_TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TG_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TG_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG_tb-tb " "Found design unit 1: TG_tb-tb" {  } { { "TG_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903569 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG_tb " "Found entity 1: TG_tb" {  } { { "TG_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG-rtl " "Found design unit 1: TG-rtl" {  } { { "TG.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903575 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG " "Found entity 1: TG" {  } { { "TG.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/TG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903581 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-rtl " "Found design unit 1: mux8-rtl" {  } { { "mux8.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903586 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "mux4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903592 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903598 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-behav " "Found design unit 1: FlipFlop-behav" {  } { { "FlipFlop.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903603 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/FlipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Int_Test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Int_Test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Int_Test-imp " "Found design unit 1: Int_Test-imp" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Int_Test " "Found entity 1: Int_Test" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PreDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PreDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode-rtl " "Found design unit 1: predecode-rtl" {  } { { "PreDecoder.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/PreDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903623 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode " "Found entity 1: predecode" {  } { { "PreDecoder.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/PreDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RCL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RCL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Logic-rtl " "Found design unit 1: Control_Logic-rtl" {  } { { "RCL.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/RCL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903635 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Logic " "Found entity 1: Control_Logic" {  } { { "RCL.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/RCL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inv8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inv8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverter8b-rtl " "Found design unit 1: Inverter8b-rtl" {  } { { "Inv8b.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inv8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverter8b " "Found entity 1: Inverter8b" {  } { { "Inv8b.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Inv8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-rtl " "Found design unit 1: mux3-rtl" {  } { { "mux3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903647 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-rtl " "Found design unit 1: mux5-rtl" {  } { { "mux5.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903652 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star1-rtl " "Found design unit 1: star1-rtl" {  } { { "Star1.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903658 ""} { "Info" "ISGN_ENTITY_NAME" "1 star1 " "Found entity 1: star1" {  } { { "Star1.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star2-rtl " "Found design unit 1: star2-rtl" {  } { { "Star2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903664 ""} { "Info" "ISGN_ENTITY_NAME" "1 star2 " "Found entity 1: star2" {  } { { "Star2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star3-rtl " "Found design unit 1: star3-rtl" {  } { { "Star3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903670 ""} { "Info" "ISGN_ENTITY_NAME" "1 star3 " "Found entity 1: star3" {  } { { "Star3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Star3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7-rtl " "Found design unit 1: mux7-rtl" {  } { { "mux7.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903675 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Found entity 1: mux7" {  } { { "mux7.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/mux7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "star4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file star4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star4-rtl " "Found design unit 1: star4-rtl" {  } { { "star4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/star4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367268903681 ""} { "Info" "ISGN_ENTITY_NAME" "1 star4 " "Found entity 1: star4" {  } { { "star4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/star4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367268903681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367268903681 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sel Int_Test.vhd(177) " "VHDL error at Int_Test.vhd(177): object \"sel\" is used but not declared" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 177 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1367268903685 ""}
{ "Error" "EVRFX_VHDL_FORMAL_ALREADY_ASSOCIATED" "a Int_Test.vhd(177) " "VHDL error at Int_Test.vhd(177): formal parameter \"a\" is already associated" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test/Int_Test.vhd" 177 0 0 } }  } 0 10347 "VHDL error at %2!s!: formal parameter \"%1!s!\" is already associated" 0 0 "" 0 -1 1367268903685 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367268903988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 16:55:03 2013 " "Processing ended: Mon Apr 29 16:55:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367268903988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367268903988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367268903988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367268903988 ""}
