#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558c3df3fba0 .scope module, "tb_alu" "tb_alu" 2 3;
 .timescale 0 0;
v0x558c3df6da70_0 .var "A", 3 0;
v0x558c3df6db50_0 .var "ALU_Sel", 3 0;
v0x558c3df6dbf0_0 .var "B", 3 0;
v0x558c3df6dcf0_0 .net "Cn4", 0 0, L_0x558c3df4a570;  1 drivers
v0x558c3df6ddc0_0 .net "F", 3 0, L_0x558c3df069e0;  1 drivers
v0x558c3df6deb0_0 .net "G", 0 0, L_0x558c3df74210;  1 drivers
v0x558c3df6df50_0 .var "M", 0 0;
v0x558c3df6e020_0 .net "P", 0 0, L_0x558c3df73540;  1 drivers
v0x558c3df6e0c0_0 .var "cin", 0 0;
v0x558c3df6e220_0 .net "equality_check", 0 0, L_0x558c3df6e480;  1 drivers
v0x558c3df6e2f0_0 .var/i "i", 31 0;
S_0x558c3defb610 .scope module, "test_unit" "alu" 2 13, 3 63 0, S_0x558c3df3fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 4 "ALU_Sel"
    .port_info 3 /INPUT 1 "M"
    .port_info 4 /INPUT 1 "cin"
    .port_info 5 /OUTPUT 1 "Cn4"
    .port_info 6 /OUTPUT 1 "equality_check"
    .port_info 7 /OUTPUT 1 "P"
    .port_info 8 /OUTPUT 1 "G"
    .port_info 9 /OUTPUT 4 "F"
L_0x558c3df069e0 .functor NOT 4, L_0x558c3df70be0, C4<0000>, C4<0000>, C4<0000>;
L_0x558c3df4a570 .functor NOT 1, L_0x558c3df74a60, C4<0>, C4<0>, C4<0>;
L_0x558c3df6e480 .functor BUFZ 1, v0x558c3df6d630_0, C4<0>, C4<0>, C4<0>;
v0x558c3df6cc50_0 .net "A", 3 0, v0x558c3df6da70_0;  1 drivers
v0x558c3df6cd50_0 .net "ALU_Result", 3 0, L_0x558c3df70be0;  1 drivers
v0x558c3df6ce10_0 .net "ALU_Sel", 3 0, v0x558c3df6db50_0;  1 drivers
v0x558c3df6ceb0_0 .net "B", 3 0, v0x558c3df6dbf0_0;  1 drivers
v0x558c3df6cf90_0 .var "Cn", 0 0;
v0x558c3df6d050_0 .net "Cn4", 0 0, L_0x558c3df4a570;  alias, 1 drivers
v0x558c3df6d110_0 .net "F", 3 0, L_0x558c3df069e0;  alias, 1 drivers
v0x558c3df6d1f0_0 .net "G", 0 0, L_0x558c3df74210;  alias, 1 drivers
v0x558c3df6d2e0_0 .net "M", 0 0, v0x558c3df6df50_0;  1 drivers
v0x558c3df6d430_0 .net "P", 0 0, L_0x558c3df73540;  alias, 1 drivers
v0x558c3df6d4d0_0 .net "cin", 0 0, v0x558c3df6e0c0_0;  1 drivers
v0x558c3df6d590_0 .net "cout", 0 0, L_0x558c3df74a60;  1 drivers
v0x558c3df6d630_0 .var "eq_check", 0 0;
v0x558c3df6d6d0_0 .net "equality_check", 0 0, L_0x558c3df6e480;  alias, 1 drivers
v0x558c3df6d790_0 .var "op1", 3 0;
v0x558c3df6d850_0 .var "op2", 3 0;
E_0x558c3decea90/0 .event edge, v0x558c3df6ce10_0, v0x558c3df6d2e0_0, v0x558c3df6cc50_0, v0x558c3df6d4d0_0;
E_0x558c3decea90/1 .event edge, v0x558c3df6ceb0_0;
E_0x558c3decea90 .event/or E_0x558c3decea90/0, E_0x558c3decea90/1;
E_0x558c3df03500 .event edge, v0x558c3df6ceb0_0, v0x558c3df6cc50_0;
S_0x558c3df3f840 .scope module, "m1" "carryLookAhead4bit" 3 80, 3 32 0, S_0x558c3defb610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "pg"
    .port_info 5 /OUTPUT 1 "gg"
    .port_info 6 /OUTPUT 1 "c4"
v0x558c3df6c300_0 .net "a", 3 0, v0x558c3df6d790_0;  1 drivers
v0x558c3df6c400_0 .net "b", 3 0, v0x558c3df6d850_0;  1 drivers
v0x558c3df6c4e0_0 .net "c4", 0 0, L_0x558c3df74a60;  alias, 1 drivers
v0x558c3df6c580_0 .net "carry", 4 0, L_0x558c3df71fe0;  1 drivers
v0x558c3df6c640_0 .net "cin", 0 0, v0x558c3df6cf90_0;  1 drivers
v0x558c3df6c6e0_0 .net "g", 3 0, L_0x558c3df70f30;  1 drivers
v0x558c3df6c780_0 .net "gg", 0 0, L_0x558c3df74210;  alias, 1 drivers
v0x558c3df6c820_0 .net "p", 3 0, L_0x558c3df70cd0;  1 drivers
v0x558c3df6c8e0_0 .net "pg", 0 0, L_0x558c3df73540;  alias, 1 drivers
v0x558c3df6c980_0 .net "sum", 3 0, L_0x558c3df70be0;  alias, 1 drivers
L_0x7ff95a98f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7ff95a9d8168 .resolv tri, L_0x558c3df6e960, L_0x558c3df6f300, L_0x558c3df6fc20, L_0x558c3df70640, L_0x7ff95a98f018;
v0x558c3df6ca40_0 .net8 "temp", 0 0, RS_0x7ff95a9d8168;  5 drivers
L_0x558c3df6ece0 .part v0x558c3df6d790_0, 0, 1;
L_0x558c3df6ed80 .part v0x558c3df6d850_0, 0, 1;
L_0x558c3df6ee20 .part L_0x558c3df71fe0, 0, 1;
L_0x558c3df6f680 .part v0x558c3df6d790_0, 1, 1;
L_0x558c3df6f750 .part v0x558c3df6d850_0, 1, 1;
L_0x558c3df6f7f0 .part L_0x558c3df71fe0, 1, 1;
L_0x558c3df6ffa0 .part v0x558c3df6d790_0, 2, 1;
L_0x558c3df700d0 .part v0x558c3df6d850_0, 2, 1;
L_0x558c3df70250 .part L_0x558c3df71fe0, 2, 1;
L_0x558c3df70930 .part v0x558c3df6d790_0, 3, 1;
L_0x558c3df70a30 .part v0x558c3df6d850_0, 3, 1;
L_0x558c3df70ad0 .part L_0x558c3df71fe0, 3, 1;
L_0x558c3df70be0 .concat8 [ 1 1 1 1], L_0x558c3df6e5b0, L_0x558c3df6ef80, L_0x558c3df6f940, L_0x558c3df703f0;
L_0x558c3df70cd0 .concat8 [ 1 1 1 1], L_0x558c3df6ea00, L_0x558c3df6f3a0, L_0x558c3df6fcc0, L_0x558c3df706e0;
L_0x558c3df70f30 .concat8 [ 1 1 1 1], L_0x558c3df6ec70, L_0x558c3df6f610, L_0x558c3df6ff30, L_0x558c3df708c0;
L_0x558c3df72280 .part L_0x558c3df70cd0, 0, 1;
L_0x558c3df743b0 .part L_0x558c3df70f30, 0, 1;
L_0x558c3df744a0 .part L_0x558c3df70cd0, 1, 1;
L_0x558c3df745e0 .part L_0x558c3df70f30, 1, 1;
L_0x558c3df74680 .part L_0x558c3df70cd0, 2, 1;
L_0x558c3df74540 .part L_0x558c3df70f30, 2, 1;
L_0x558c3df74860 .part L_0x558c3df70cd0, 3, 1;
L_0x558c3df749c0 .part L_0x558c3df70f30, 3, 1;
L_0x558c3df74a60 .part L_0x558c3df71fe0, 4, 1;
S_0x558c3df3f420 .scope generate, "genblk1[0]" "genblk1[0]" 3 41, 3 41 0, S_0x558c3df3f840;
 .timescale 0 0;
P_0x558c3df31790 .param/l "i" 0 3 41, +C4<00>;
S_0x558c3df3f040 .scope module, "fa" "add" 3 43, 3 6 0, S_0x558c3df3f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "p"
    .port_info 6 /OUTPUT 1 "g"
L_0x558c3df6e540 .functor XOR 1, L_0x558c3df6ece0, L_0x558c3df6ed80, C4<0>, C4<0>;
L_0x558c3df6e5b0 .functor XOR 1, L_0x558c3df6e540, L_0x558c3df6ee20, C4<0>, C4<0>;
L_0x558c3df6e670 .functor AND 1, L_0x558c3df6ece0, L_0x558c3df6ed80, C4<1>, C4<1>;
L_0x558c3df6e7b0 .functor XOR 1, L_0x558c3df6ece0, L_0x558c3df6ed80, C4<0>, C4<0>;
L_0x558c3df6e850 .functor AND 1, L_0x558c3df6ee20, L_0x558c3df6e7b0, C4<1>, C4<1>;
L_0x558c3df6ea00 .functor XOR 1, L_0x558c3df6ece0, L_0x558c3df6ed80, C4<0>, C4<0>;
L_0x558c3df6ec70 .functor AND 1, L_0x558c3df6ece0, L_0x558c3df6ed80, C4<1>, C4<1>;
v0x558c3df01a20_0 .net *"_s0", 0 0, L_0x558c3df6e540;  1 drivers
v0x558c3df2e9d0_0 .net *"_s4", 0 0, L_0x558c3df6e670;  1 drivers
v0x558c3df4a800_0 .net *"_s6", 0 0, L_0x558c3df6e7b0;  1 drivers
v0x558c3df4a8a0_0 .net *"_s8", 0 0, L_0x558c3df6e850;  1 drivers
v0x558c3df65970_0 .net "a", 0 0, L_0x558c3df6ece0;  1 drivers
v0x558c3df65a80_0 .net "b", 0 0, L_0x558c3df6ed80;  1 drivers
v0x558c3df65b40_0 .net "cin", 0 0, L_0x558c3df6ee20;  1 drivers
v0x558c3df65c00_0 .net8 "cout", 0 0, RS_0x7ff95a9d8168;  alias, 5 drivers
v0x558c3df65cc0_0 .net "g", 0 0, L_0x558c3df6ec70;  1 drivers
v0x558c3df65d80_0 .net "p", 0 0, L_0x558c3df6ea00;  1 drivers
v0x558c3df65e40_0 .net "s", 0 0, L_0x558c3df6e5b0;  1 drivers
L_0x558c3df6e960 .arith/sum 1, L_0x558c3df6e670, L_0x558c3df6e850;
S_0x558c3df65fe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 41, 3 41 0, S_0x558c3df3f840;
 .timescale 0 0;
P_0x558c3df661a0 .param/l "i" 0 3 41, +C4<01>;
S_0x558c3df66260 .scope module, "fa" "add" 3 43, 3 6 0, S_0x558c3df65fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "p"
    .port_info 6 /OUTPUT 1 "g"
L_0x558c3df6ef10 .functor XOR 1, L_0x558c3df6f680, L_0x558c3df6f750, C4<0>, C4<0>;
L_0x558c3df6ef80 .functor XOR 1, L_0x558c3df6ef10, L_0x558c3df6f7f0, C4<0>, C4<0>;
L_0x558c3df6f040 .functor AND 1, L_0x558c3df6f680, L_0x558c3df6f750, C4<1>, C4<1>;
L_0x558c3df6f150 .functor XOR 1, L_0x558c3df6f680, L_0x558c3df6f750, C4<0>, C4<0>;
L_0x558c3df6f1f0 .functor AND 1, L_0x558c3df6f7f0, L_0x558c3df6f150, C4<1>, C4<1>;
L_0x558c3df6f3a0 .functor XOR 1, L_0x558c3df6f680, L_0x558c3df6f750, C4<0>, C4<0>;
L_0x558c3df6f610 .functor AND 1, L_0x558c3df6f680, L_0x558c3df6f750, C4<1>, C4<1>;
v0x558c3df664e0_0 .net *"_s0", 0 0, L_0x558c3df6ef10;  1 drivers
v0x558c3df665e0_0 .net *"_s4", 0 0, L_0x558c3df6f040;  1 drivers
v0x558c3df666c0_0 .net *"_s6", 0 0, L_0x558c3df6f150;  1 drivers
v0x558c3df66780_0 .net *"_s8", 0 0, L_0x558c3df6f1f0;  1 drivers
v0x558c3df66860_0 .net "a", 0 0, L_0x558c3df6f680;  1 drivers
v0x558c3df66970_0 .net "b", 0 0, L_0x558c3df6f750;  1 drivers
v0x558c3df66a30_0 .net "cin", 0 0, L_0x558c3df6f7f0;  1 drivers
v0x558c3df66af0_0 .net8 "cout", 0 0, RS_0x7ff95a9d8168;  alias, 5 drivers
v0x558c3df66b90_0 .net "g", 0 0, L_0x558c3df6f610;  1 drivers
v0x558c3df66cc0_0 .net "p", 0 0, L_0x558c3df6f3a0;  1 drivers
v0x558c3df66d80_0 .net "s", 0 0, L_0x558c3df6ef80;  1 drivers
L_0x558c3df6f300 .arith/sum 1, L_0x558c3df6f040, L_0x558c3df6f1f0;
S_0x558c3df66f20 .scope generate, "genblk1[2]" "genblk1[2]" 3 41, 3 41 0, S_0x558c3df3f840;
 .timescale 0 0;
P_0x558c3df670c0 .param/l "i" 0 3 41, +C4<010>;
S_0x558c3df67180 .scope module, "fa" "add" 3 43, 3 6 0, S_0x558c3df66f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "p"
    .port_info 6 /OUTPUT 1 "g"
L_0x558c3df6f8d0 .functor XOR 1, L_0x558c3df6ffa0, L_0x558c3df700d0, C4<0>, C4<0>;
L_0x558c3df6f940 .functor XOR 1, L_0x558c3df6f8d0, L_0x558c3df70250, C4<0>, C4<0>;
L_0x558c3df6f9b0 .functor AND 1, L_0x558c3df6ffa0, L_0x558c3df700d0, C4<1>, C4<1>;
L_0x558c3df6fa70 .functor XOR 1, L_0x558c3df6ffa0, L_0x558c3df700d0, C4<0>, C4<0>;
L_0x558c3df6fb10 .functor AND 1, L_0x558c3df70250, L_0x558c3df6fa70, C4<1>, C4<1>;
L_0x558c3df6fcc0 .functor XOR 1, L_0x558c3df6ffa0, L_0x558c3df700d0, C4<0>, C4<0>;
L_0x558c3df6ff30 .functor AND 1, L_0x558c3df6ffa0, L_0x558c3df700d0, C4<1>, C4<1>;
v0x558c3df67400_0 .net *"_s0", 0 0, L_0x558c3df6f8d0;  1 drivers
v0x558c3df67500_0 .net *"_s4", 0 0, L_0x558c3df6f9b0;  1 drivers
v0x558c3df675e0_0 .net *"_s6", 0 0, L_0x558c3df6fa70;  1 drivers
v0x558c3df676a0_0 .net *"_s8", 0 0, L_0x558c3df6fb10;  1 drivers
v0x558c3df67780_0 .net "a", 0 0, L_0x558c3df6ffa0;  1 drivers
v0x558c3df67890_0 .net "b", 0 0, L_0x558c3df700d0;  1 drivers
v0x558c3df67950_0 .net "cin", 0 0, L_0x558c3df70250;  1 drivers
v0x558c3df67a10_0 .net8 "cout", 0 0, RS_0x7ff95a9d8168;  alias, 5 drivers
v0x558c3df67b00_0 .net "g", 0 0, L_0x558c3df6ff30;  1 drivers
v0x558c3df67c50_0 .net "p", 0 0, L_0x558c3df6fcc0;  1 drivers
v0x558c3df67d10_0 .net "s", 0 0, L_0x558c3df6f940;  1 drivers
L_0x558c3df6fc20 .arith/sum 1, L_0x558c3df6f9b0, L_0x558c3df6fb10;
S_0x558c3df67ef0 .scope generate, "genblk1[3]" "genblk1[3]" 3 41, 3 41 0, S_0x558c3df3f840;
 .timescale 0 0;
P_0x558c3df68090 .param/l "i" 0 3 41, +C4<011>;
S_0x558c3df68170 .scope module, "fa" "add" 3 43, 3 6 0, S_0x558c3df67ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "s"
    .port_info 5 /OUTPUT 1 "p"
    .port_info 6 /OUTPUT 1 "g"
L_0x558c3df70380 .functor XOR 1, L_0x558c3df70930, L_0x558c3df70a30, C4<0>, C4<0>;
L_0x558c3df703f0 .functor XOR 1, L_0x558c3df70380, L_0x558c3df70ad0, C4<0>, C4<0>;
L_0x558c3df70490 .functor AND 1, L_0x558c3df70930, L_0x558c3df70a30, C4<1>, C4<1>;
L_0x558c3df70530 .functor XOR 1, L_0x558c3df70930, L_0x558c3df70a30, C4<0>, C4<0>;
L_0x558c3df705d0 .functor AND 1, L_0x558c3df70ad0, L_0x558c3df70530, C4<1>, C4<1>;
L_0x558c3df706e0 .functor XOR 1, L_0x558c3df70930, L_0x558c3df70a30, C4<0>, C4<0>;
L_0x558c3df708c0 .functor AND 1, L_0x558c3df70930, L_0x558c3df70a30, C4<1>, C4<1>;
v0x558c3df683f0_0 .net *"_s0", 0 0, L_0x558c3df70380;  1 drivers
v0x558c3df684f0_0 .net *"_s4", 0 0, L_0x558c3df70490;  1 drivers
v0x558c3df685d0_0 .net *"_s6", 0 0, L_0x558c3df70530;  1 drivers
v0x558c3df68690_0 .net *"_s8", 0 0, L_0x558c3df705d0;  1 drivers
v0x558c3df68770_0 .net "a", 0 0, L_0x558c3df70930;  1 drivers
v0x558c3df68880_0 .net "b", 0 0, L_0x558c3df70a30;  1 drivers
v0x558c3df68940_0 .net "cin", 0 0, L_0x558c3df70ad0;  1 drivers
v0x558c3df68a00_0 .net8 "cout", 0 0, RS_0x7ff95a9d8168;  alias, 5 drivers
v0x558c3df68aa0_0 .net "g", 0 0, L_0x558c3df708c0;  1 drivers
v0x558c3df68bf0_0 .net "p", 0 0, L_0x558c3df706e0;  1 drivers
v0x558c3df68cb0_0 .net "s", 0 0, L_0x558c3df703f0;  1 drivers
L_0x558c3df70640 .arith/sum 1, L_0x558c3df70490, L_0x558c3df705d0;
S_0x558c3df68e90 .scope module, "unit" "carryLookAhead" 3 49, 3 13 0, S_0x558c3df3f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c0"
    .port_info 1 /INPUT 1 "p0"
    .port_info 2 /INPUT 1 "g0"
    .port_info 3 /INPUT 1 "p1"
    .port_info 4 /INPUT 1 "g1"
    .port_info 5 /INPUT 1 "p2"
    .port_info 6 /INPUT 1 "g2"
    .port_info 7 /INPUT 1 "p3"
    .port_info 8 /INPUT 1 "g3"
    .port_info 9 /OUTPUT 5 "carry"
    .port_info 10 /OUTPUT 1 "pg"
    .port_info 11 /OUTPUT 1 "gg"
L_0x558c3df70b70 .functor BUFZ 1, v0x558c3df6cf90_0, C4<0>, C4<0>, C4<0>;
L_0x558c3df71110 .functor AND 1, L_0x558c3df72280, v0x558c3df6cf90_0, C4<1>, C4<1>;
L_0x558c3df71210 .functor OR 1, L_0x558c3df743b0, L_0x558c3df71110, C4<0>, C4<0>;
L_0x558c3df71280 .functor AND 1, L_0x558c3df744a0, L_0x558c3df743b0, C4<1>, C4<1>;
L_0x558c3df71340 .functor OR 1, L_0x558c3df745e0, L_0x558c3df71280, C4<0>, C4<0>;
L_0x558c3df71400 .functor AND 1, L_0x558c3df744a0, L_0x558c3df72280, C4<1>, C4<1>;
L_0x558c3df71550 .functor AND 1, L_0x558c3df71400, v0x558c3df6cf90_0, C4<1>, C4<1>;
L_0x558c3df71610 .functor OR 1, L_0x558c3df71340, L_0x558c3df71550, C4<0>, C4<0>;
L_0x558c3df71770 .functor AND 1, L_0x558c3df74680, L_0x558c3df745e0, C4<1>, C4<1>;
L_0x558c3df71830 .functor OR 1, L_0x558c3df74540, L_0x558c3df71770, C4<0>, C4<0>;
L_0x558c3df71950 .functor AND 1, L_0x558c3df74680, L_0x558c3df744a0, C4<1>, C4<1>;
L_0x558c3df719c0 .functor AND 1, L_0x558c3df71950, L_0x558c3df743b0, C4<1>, C4<1>;
L_0x558c3df71af0 .functor OR 1, L_0x558c3df71830, L_0x558c3df719c0, C4<0>, C4<0>;
L_0x558c3df71c00 .functor AND 1, L_0x558c3df74680, L_0x558c3df744a0, C4<1>, C4<1>;
L_0x558c3df71a80 .functor AND 1, L_0x558c3df71c00, L_0x558c3df72280, C4<1>, C4<1>;
L_0x558c3df71d80 .functor AND 1, L_0x558c3df71a80, v0x558c3df6cf90_0, C4<1>, C4<1>;
L_0x558c3df71ed0 .functor OR 1, L_0x558c3df71af0, L_0x558c3df71d80, C4<0>, C4<0>;
L_0x558c3df721c0 .functor AND 1, L_0x558c3df74860, L_0x558c3df74540, C4<1>, C4<1>;
L_0x558c3df72320 .functor OR 1, L_0x558c3df749c0, L_0x558c3df721c0, C4<0>, C4<0>;
L_0x558c3df723e0 .functor AND 1, L_0x558c3df74860, L_0x558c3df74680, C4<1>, C4<1>;
L_0x558c3df72550 .functor AND 1, L_0x558c3df723e0, L_0x558c3df745e0, C4<1>, C4<1>;
L_0x558c3df725c0 .functor OR 1, L_0x558c3df72320, L_0x558c3df72550, C4<0>, C4<0>;
L_0x558c3df72790 .functor AND 1, L_0x558c3df74860, L_0x558c3df74680, C4<1>, C4<1>;
L_0x558c3df72800 .functor AND 1, L_0x558c3df72790, L_0x558c3df744a0, C4<1>, C4<1>;
L_0x558c3df72990 .functor AND 1, L_0x558c3df72800, L_0x558c3df743b0, C4<1>, C4<1>;
L_0x558c3df72ae0 .functor OR 1, L_0x558c3df725c0, L_0x558c3df72990, C4<0>, C4<0>;
L_0x558c3df72c80 .functor AND 1, L_0x558c3df74860, L_0x558c3df74680, C4<1>, C4<1>;
L_0x558c3df72d80 .functor AND 1, L_0x558c3df72c80, L_0x558c3df744a0, C4<1>, C4<1>;
L_0x558c3df72ee0 .functor AND 1, L_0x558c3df72d80, L_0x558c3df72280, C4<1>, C4<1>;
L_0x558c3df73030 .functor AND 1, L_0x558c3df72ee0, v0x558c3df6cf90_0, C4<1>, C4<1>;
L_0x558c3df731a0 .functor OR 1, L_0x558c3df72ae0, L_0x558c3df73030, C4<0>, C4<0>;
L_0x558c3df73300 .functor AND 1, L_0x558c3df72280, L_0x558c3df744a0, C4<1>, C4<1>;
L_0x558c3df73480 .functor AND 1, L_0x558c3df73300, L_0x558c3df74680, C4<1>, C4<1>;
L_0x558c3df73540 .functor AND 1, L_0x558c3df73480, L_0x558c3df74860, C4<1>, C4<1>;
L_0x558c3df73760 .functor AND 1, L_0x558c3df74860, L_0x558c3df74540, C4<1>, C4<1>;
L_0x558c3df737d0 .functor OR 1, L_0x558c3df749c0, L_0x558c3df73760, C4<0>, C4<0>;
L_0x558c3df73640 .functor AND 1, L_0x558c3df74860, L_0x558c3df74680, C4<1>, C4<1>;
L_0x558c3df736b0 .functor AND 1, L_0x558c3df73640, L_0x558c3df745e0, C4<1>, C4<1>;
L_0x558c3df73ba0 .functor OR 1, L_0x558c3df737d0, L_0x558c3df736b0, C4<0>, C4<0>;
L_0x558c3df73c60 .functor AND 1, L_0x558c3df74860, L_0x558c3df74680, C4<1>, C4<1>;
L_0x558c3df73e20 .functor AND 1, L_0x558c3df73c60, L_0x558c3df744a0, C4<1>, C4<1>;
L_0x558c3df73ff0 .functor AND 1, L_0x558c3df73e20, L_0x558c3df743b0, C4<1>, C4<1>;
L_0x558c3df74210 .functor OR 1, L_0x558c3df73ba0, L_0x558c3df73ff0, C4<0>, C4<0>;
v0x558c3df69190_0 .net *"_s12", 0 0, L_0x558c3df71280;  1 drivers
v0x558c3df69290_0 .net *"_s14", 0 0, L_0x558c3df71340;  1 drivers
v0x558c3df69370_0 .net *"_s16", 0 0, L_0x558c3df71400;  1 drivers
v0x558c3df69430_0 .net *"_s18", 0 0, L_0x558c3df71550;  1 drivers
v0x558c3df69510_0 .net *"_s20", 0 0, L_0x558c3df71610;  1 drivers
v0x558c3df69640_0 .net *"_s24", 0 0, L_0x558c3df71770;  1 drivers
v0x558c3df69720_0 .net *"_s26", 0 0, L_0x558c3df71830;  1 drivers
v0x558c3df69800_0 .net *"_s28", 0 0, L_0x558c3df71950;  1 drivers
v0x558c3df698e0_0 .net *"_s3", 0 0, L_0x558c3df70b70;  1 drivers
v0x558c3df69a50_0 .net *"_s30", 0 0, L_0x558c3df719c0;  1 drivers
v0x558c3df69b30_0 .net *"_s32", 0 0, L_0x558c3df71af0;  1 drivers
v0x558c3df69c10_0 .net *"_s34", 0 0, L_0x558c3df71c00;  1 drivers
v0x558c3df69cf0_0 .net *"_s36", 0 0, L_0x558c3df71a80;  1 drivers
v0x558c3df69dd0_0 .net *"_s38", 0 0, L_0x558c3df71d80;  1 drivers
v0x558c3df69eb0_0 .net *"_s40", 0 0, L_0x558c3df71ed0;  1 drivers
v0x558c3df69f90_0 .net *"_s45", 0 0, L_0x558c3df721c0;  1 drivers
v0x558c3df6a070_0 .net *"_s47", 0 0, L_0x558c3df72320;  1 drivers
v0x558c3df6a150_0 .net *"_s49", 0 0, L_0x558c3df723e0;  1 drivers
v0x558c3df6a230_0 .net *"_s51", 0 0, L_0x558c3df72550;  1 drivers
v0x558c3df6a310_0 .net *"_s53", 0 0, L_0x558c3df725c0;  1 drivers
v0x558c3df6a3f0_0 .net *"_s55", 0 0, L_0x558c3df72790;  1 drivers
v0x558c3df6a4d0_0 .net *"_s57", 0 0, L_0x558c3df72800;  1 drivers
v0x558c3df6a5b0_0 .net *"_s59", 0 0, L_0x558c3df72990;  1 drivers
v0x558c3df6a690_0 .net *"_s6", 0 0, L_0x558c3df71110;  1 drivers
v0x558c3df6a770_0 .net *"_s61", 0 0, L_0x558c3df72ae0;  1 drivers
v0x558c3df6a850_0 .net *"_s63", 0 0, L_0x558c3df72c80;  1 drivers
v0x558c3df6a930_0 .net *"_s65", 0 0, L_0x558c3df72d80;  1 drivers
v0x558c3df6aa10_0 .net *"_s67", 0 0, L_0x558c3df72ee0;  1 drivers
v0x558c3df6aaf0_0 .net *"_s69", 0 0, L_0x558c3df73030;  1 drivers
v0x558c3df6abd0_0 .net *"_s71", 0 0, L_0x558c3df731a0;  1 drivers
v0x558c3df6acb0_0 .net *"_s73", 0 0, L_0x558c3df73300;  1 drivers
v0x558c3df6ad90_0 .net *"_s75", 0 0, L_0x558c3df73480;  1 drivers
v0x558c3df6ae70_0 .net *"_s79", 0 0, L_0x558c3df73760;  1 drivers
v0x558c3df6b160_0 .net *"_s8", 0 0, L_0x558c3df71210;  1 drivers
v0x558c3df6b240_0 .net *"_s81", 0 0, L_0x558c3df737d0;  1 drivers
v0x558c3df6b320_0 .net *"_s83", 0 0, L_0x558c3df73640;  1 drivers
v0x558c3df6b400_0 .net *"_s85", 0 0, L_0x558c3df736b0;  1 drivers
v0x558c3df6b4e0_0 .net *"_s87", 0 0, L_0x558c3df73ba0;  1 drivers
v0x558c3df6b5c0_0 .net *"_s89", 0 0, L_0x558c3df73c60;  1 drivers
v0x558c3df6b6a0_0 .net *"_s91", 0 0, L_0x558c3df73e20;  1 drivers
v0x558c3df6b780_0 .net *"_s93", 0 0, L_0x558c3df73ff0;  1 drivers
v0x558c3df6b860_0 .net "c0", 0 0, v0x558c3df6cf90_0;  alias, 1 drivers
v0x558c3df6b920_0 .net "carry", 4 0, L_0x558c3df71fe0;  alias, 1 drivers
v0x558c3df6ba00_0 .net "g0", 0 0, L_0x558c3df743b0;  1 drivers
v0x558c3df6bac0_0 .net "g1", 0 0, L_0x558c3df745e0;  1 drivers
v0x558c3df6bb80_0 .net "g2", 0 0, L_0x558c3df74540;  1 drivers
v0x558c3df6bc40_0 .net "g3", 0 0, L_0x558c3df749c0;  1 drivers
v0x558c3df6bd00_0 .net "gg", 0 0, L_0x558c3df74210;  alias, 1 drivers
v0x558c3df6bdc0_0 .net "p0", 0 0, L_0x558c3df72280;  1 drivers
v0x558c3df6be80_0 .net "p1", 0 0, L_0x558c3df744a0;  1 drivers
v0x558c3df6bf40_0 .net "p2", 0 0, L_0x558c3df74680;  1 drivers
v0x558c3df6c000_0 .net "p3", 0 0, L_0x558c3df74860;  1 drivers
v0x558c3df6c0c0_0 .net "pg", 0 0, L_0x558c3df73540;  alias, 1 drivers
LS_0x558c3df71fe0_0_0 .concat8 [ 1 1 1 1], L_0x558c3df70b70, L_0x558c3df71210, L_0x558c3df71610, L_0x558c3df71ed0;
LS_0x558c3df71fe0_0_4 .concat8 [ 1 0 0 0], L_0x558c3df731a0;
L_0x558c3df71fe0 .concat8 [ 4 1 0 0], LS_0x558c3df71fe0_0_0, LS_0x558c3df71fe0_0_4;
    .scope S_0x558c3defb610;
T_0 ;
    %wait E_0x558c3df03500;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c3df6d630_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6d630_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558c3defb610;
T_1 ;
    %wait E_0x558c3decea90;
    %load/vec4 v0x558c3df6ce10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %inv;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.18 ;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %inv;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %or;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6ceb0_0;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.20 ;
    %jmp T_1.16;
T_1.2 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %inv;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.22 ;
    %jmp T_1.16;
T_1.3 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.24 ;
    %jmp T_1.16;
T_1.4 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %inv;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %and;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.26 ;
    %jmp T_1.16;
T_1.5 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %or;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %and;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.28 ;
    %jmp T_1.16;
T_1.6 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %xor;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.30 ;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %and;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.32 ;
    %jmp T_1.16;
T_1.8 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %inv;
    %load/vec4 v0x558c3df6ceb0_0;
    %or;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.34 ;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.35, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %inv;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %xor;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6ceb0_0;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.36 ;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.37, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6ceb0_0;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.38;
T_1.37 ;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %or;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.38 ;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.39, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.40;
T_1.39 ;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.40 ;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.41, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.42;
T_1.41 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.42 ;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.43, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %or;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.44;
T_1.43 ;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %or;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.44 ;
    %jmp T_1.16;
T_1.14 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.45, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %and;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.46;
T_1.45 ;
    %load/vec4 v0x558c3df6cc50_0;
    %load/vec4 v0x558c3df6ceb0_0;
    %inv;
    %or;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.46 ;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x558c3df6d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.47, 8;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
    %jmp T_1.48;
T_1.47 ;
    %load/vec4 v0x558c3df6cc50_0;
    %store/vec4 v0x558c3df6d790_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x558c3df6d850_0, 0, 4;
    %load/vec4 v0x558c3df6d4d0_0;
    %inv;
    %store/vec4 v0x558c3df6cf90_0, 0, 1;
T_1.48 ;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558c3df3fba0;
T_2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x558c3df6da70_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558c3df6dbf0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c3df6e0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c3df6df50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558c3df6db50_0, 0, 4;
    %vpi_call 2 30 "$monitor", "A = %b, B = %b, ALU_Select = %b, Cn = %b, M = %b, F = %b, eq_check = %b, cout = %b", v0x558c3df6da70_0, v0x558c3df6dbf0_0, v0x558c3df6db50_0, v0x558c3df6e0c0_0, v0x558c3df6df50_0, v0x558c3df6ddc0_0, v0x558c3df6e220_0, v0x558c3df6dcf0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c3df6e2f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x558c3df6e2f0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x558c3df6db50_0;
    %pad/u 8;
    %addi 1, 0, 8;
    %pad/u 4;
    %store/vec4 v0x558c3df6db50_0, 0, 4;
    %load/vec4 v0x558c3df6df50_0;
    %inv;
    %store/vec4 v0x558c3df6df50_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x558c3df6e2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c3df6e2f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "alu4BIT.sv";
