# CPU Core

Verilog Defines:
- `SoC` Compile with internal BRAM memory interface instead
- `SIM` Compile for simulations

See [HOWTO.md](HOWTO.md) for more details.
