Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3301abe1ce94ca0958ece6be9b2defa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_33
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_30
Compiling module xil_defaultlib.nand_3_0_imp_17H4RY0
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_34
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_31
Compiling module xil_defaultlib.nand_3_1_imp_W16JBA
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_35
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_32
Compiling module xil_defaultlib.nand_3_2_imp_168ZU4L
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_36
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_33
Compiling module xil_defaultlib.nand_3_3_imp_X5XG1N
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_37
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_34
Compiling module xil_defaultlib.nand_3_4_imp_15FVCAQ
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_38
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_35
Compiling module xil_defaultlib.nand_3_5_imp_Y0LY64
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_39
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_36
Compiling module xil_defaultlib.nand_3_6_imp_14F6P1B
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_40
Compiling module xil_defaultlib.counter_4_util_vector_logic_2_37
Compiling module xil_defaultlib.nand_3_7_imp_Z2TJWH
Compiling module xil_defaultlib.counter_4_not_0_1
Compiling module xil_defaultlib.counter_4_not_1_1
Compiling module xil_defaultlib.DFF_imp_KIICIG
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_41
Compiling module xil_defaultlib.counter_4_and_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_42
Compiling module xil_defaultlib.counter_4_util_vector_logic_0_43
Compiling module xil_defaultlib.JK_FF_imp_12BQQ8E
Compiling module xil_defaultlib.counter_4
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
