Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Ruanjian\Quartus15.0\Test\Shouyu\Sign_G\qsys\hardware\DE10_NANO_qsys.qsys --block-symbol-file --output-directory=D:\Ruanjian\Quartus15.0\Test\Shouyu\Sign_G\qsys\hardware --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading hardware/DE10_NANO_qsys.qsys
Progress: Reading input file
Progress: Adding adc_ltc2308 [adc_ltc2308 1.1]
Progress: Parameterizing module adc_ltc2308
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pll_qsys [altera_pll 15.0]
Progress: Parameterizing module pll_qsys
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Adding uart_1 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_NANO_qsys.pll_qsys: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: DE10_NANO_qsys.pll_qsys: Able to implement PLL with user settings
Info: DE10_NANO_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_NANO_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Ruanjian\Quartus15.0\Test\Shouyu\Sign_G\qsys\hardware\DE10_NANO_qsys.qsys --synthesis=VERILOG --output-directory=D:\Ruanjian\Quartus15.0\Test\Shouyu\Sign_G\qsys\hardware\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading hardware/DE10_NANO_qsys.qsys
Progress: Reading input file
Progress: Adding adc_ltc2308 [adc_ltc2308 1.1]
Progress: Parameterizing module adc_ltc2308
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pll_qsys [altera_pll 15.0]
Progress: Parameterizing module pll_qsys
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Adding uart_1 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_NANO_qsys.pll_qsys: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: DE10_NANO_qsys.pll_qsys: Able to implement PLL with user settings
Info: DE10_NANO_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_NANO_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE10_NANO_qsys: Generating DE10_NANO_qsys "DE10_NANO_qsys" for QUARTUS_SYNTH
Warning: DE10_NANO_qsys: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: DE10_NANO_qsys: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Warning: DE10_NANO_qsys: "No matching role found for uart_1:s1:dataavailable (dataavailable)"
Warning: DE10_NANO_qsys: "No matching role found for uart_1:s1:readyfordata (readyfordata)"
Info: adc_ltc2308: "DE10_NANO_qsys" instantiated adc_ltc2308 "adc_ltc2308"
Info: jtag_uart: Starting RTL generation for module 'DE10_NANO_qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/bin/perl.exe -I D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/europa -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/perl_lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_NANO_qsys_jtag_uart --dir=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0002_jtag_uart_gen/ --quartus_dir=D:/ruanjian/quartus15.0/quartus/quartus --verilog --config=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0002_jtag_uart_gen//DE10_NANO_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE10_NANO_qsys_jtag_uart'
Info: jtag_uart: "DE10_NANO_qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_qsys: "DE10_NANO_qsys" instantiated altera_nios2_gen2 "nios2_qsys"
Info: onchip_memory: Starting RTL generation for module 'DE10_NANO_qsys_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/bin/perl.exe -I D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/europa -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/perl_lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_NANO_qsys_onchip_memory --dir=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0003_onchip_memory_gen/ --quartus_dir=D:/ruanjian/quartus15.0/quartus/quartus --verilog --config=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0003_onchip_memory_gen//DE10_NANO_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'DE10_NANO_qsys_onchip_memory'
Info: onchip_memory: "DE10_NANO_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pll_qsys: "DE10_NANO_qsys" instantiated altera_pll "pll_qsys"
Info: sysid_qsys: "DE10_NANO_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: uart_0: Starting RTL generation for module 'DE10_NANO_qsys_uart_0'
Info: uart_0:   Generation command is [exec D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/bin/perl.exe -I D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/europa -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/perl_lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE10_NANO_qsys_uart_0 --dir=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0006_uart_0_gen/ --quartus_dir=D:/ruanjian/quartus15.0/quartus/quartus --verilog --config=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0006_uart_0_gen//DE10_NANO_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'DE10_NANO_qsys_uart_0'
Info: uart_0: "DE10_NANO_qsys" instantiated altera_avalon_uart "uart_0"
Info: uart_1: Starting RTL generation for module 'DE10_NANO_qsys_uart_1'
Info: uart_1:   Generation command is [exec D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/bin/perl.exe -I D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/europa -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/perl_lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE10_NANO_qsys_uart_1 --dir=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0007_uart_1_gen/ --quartus_dir=D:/ruanjian/quartus15.0/quartus/quartus --verilog --config=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0007_uart_1_gen//DE10_NANO_qsys_uart_1_component_configuration.pl  --do_build_sim=0  ]
Info: uart_1: Done RTL generation for module 'DE10_NANO_qsys_uart_1'
Info: uart_1: "DE10_NANO_qsys" instantiated altera_avalon_uart "uart_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE10_NANO_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE10_NANO_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "DE10_NANO_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE10_NANO_qsys_nios2_qsys_cpu'
Info: cpu:   Generation command is [exec D:/ruanjian/quartus15.0/quartus/quartus/bin64/eperlcmd.exe -I D:/ruanjian/quartus15.0/quartus/quartus/bin64/perl/lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/europa -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin/perl_lib -I D:/ruanjian/quartus15.0/quartus/quartus/sopc_builder/bin -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/ruanjian/quartus15.0/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_NANO_qsys_nios2_qsys_cpu --dir=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0010_cpu_gen/ --quartus_bindir=D:/ruanjian/quartus15.0/quartus/quartus/bin64 --verilog --config=C:/Users/10291/AppData/Local/Temp/alt8955_2831009249773605373.dir/0010_cpu_gen//DE10_NANO_qsys_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.11.24 11:21:26 (*) Starting Nios II generation
Info: cpu: # 2021.11.24 11:21:26 (*)   Checking for plaintext license.
Info: cpu: # 2021.11.24 11:21:26 (*)   Couldn't query license setup in Quartus directory D:/ruanjian/quartus15.0/quartus/quartus/bin64
Info: cpu: # 2021.11.24 11:21:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.11.24 11:21:26 (*)   Plaintext license not found.
Info: cpu: # 2021.11.24 11:21:26 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.11.24 11:21:26 (*)   Couldn't query license setup in Quartus directory D:/ruanjian/quartus15.0/quartus/quartus/bin64
Info: cpu: # 2021.11.24 11:21:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.11.24 11:21:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2021.11.24 11:21:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.11.24 11:21:26 (*)   Creating all objects for CPU
Info: cpu: # 2021.11.24 11:21:26 (*)     Testbench
Info: cpu: # 2021.11.24 11:21:26 (*)     Instruction decoding
Info: cpu: # 2021.11.24 11:21:26 (*)       Instruction fields
Info: cpu: # 2021.11.24 11:21:26 (*)       Instruction decodes
Info: cpu: # 2021.11.24 11:21:27 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.11.24 11:21:27 (*)       Instruction controls
Info: cpu: # 2021.11.24 11:21:27 (*)     Pipeline frontend
Info: cpu: # 2021.11.24 11:21:27 (*)     Pipeline backend
Info: cpu: # 2021.11.24 11:21:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.11.24 11:21:32 (*)   Creating encrypted RTL
Info: cpu: # 2021.11.24 11:21:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE10_NANO_qsys_nios2_qsys_cpu'
Info: cpu: "nios2_qsys" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_qsys_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_data_master_limiter"
Info: Reusing file D:/Ruanjian/Quartus15.0/Test/Shouyu/Sign_G/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Ruanjian/Quartus15.0/Test/Shouyu/Sign_G/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Ruanjian/Quartus15.0/Test/Shouyu/Sign_G/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Ruanjian/Quartus15.0/Test/Shouyu/Sign_G/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DE10_NANO_qsys: Done "DE10_NANO_qsys" with 33 modules, 55 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
