#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 21 19:56:39 2020
# Process ID: 9724
# Current directory: F:/FPGAexperiment/FIR_filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7152 F:\FPGAexperiment\FIR_filter\FIR_filter.xpr
# Log file: F:/FPGAexperiment/FIR_filter/vivado.log
# Journal file: F:/FPGAexperiment/FIR_filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGAexperiment/FIR_filter/FIR_filter.xpr
INFO: [Project 1-313] Project file moved from 'F:/FPGAexperiment1/FIR_filter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 668.590 ; gain = 76.141
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 21 19:57:36 2020...
