<sld_project_info>
  <file_info>
    <file checksum="0x00467274" device="EP2C50F672C6" path="//SRVA/Homes$/litiany7/Desktop/CSC258 Lab 1 - Verilog/part6/part6.sof" usercode="0xFFFFFFFF"/>
    <file checksum="0x1AEE1CB2" device="EPCS16" path="//SRVA/Homes$/litiany7/Desktop/CSC258 Lab 1 - Verilog/part6/part6.pof" usercode="0x00000000"/>
  </file_info>
  <hub_info ir_width="0" node_count="0"/>
  <node_info/>
</sld_project_info>
