[2025-09-17 23:00:30] START suite=cs trace=streaming_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2725976 heartbeat IPC: 3.668 cumulative IPC: 3.668 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5389203 cumulative IPC: 3.711 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5389203 cumulative IPC: 3.711 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5389204 heartbeat IPC: 3.755 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 17958666 heartbeat IPC: 0.7956 cumulative IPC: 0.7956 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 32660211 heartbeat IPC: 0.6802 cumulative IPC: 0.7334 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 48407622 heartbeat IPC: 0.635 cumulative IPC: 0.6974 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 66038394 heartbeat IPC: 0.5672 cumulative IPC: 0.6595 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 83028131 heartbeat IPC: 0.5886 cumulative IPC: 0.644 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 98204582 heartbeat IPC: 0.6589 cumulative IPC: 0.6464 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 115782878 heartbeat IPC: 0.5689 cumulative IPC: 0.6341 (Simulation time: 00 hr 07 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 134402900 heartbeat IPC: 0.5371 cumulative IPC: 0.6201 (Simulation time: 00 hr 08 min 25 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 152390607 heartbeat IPC: 0.5559 cumulative IPC: 0.6122 (Simulation time: 00 hr 09 min 18 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 165614994 cumulative IPC: 0.6038 (Simulation time: 00 hr 10 min 12 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 165614994 cumulative IPC: 0.6038 (Simulation time: 00 hr 10 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6038 instructions: 100000002 cycles: 165614994
CPU 0 Branch Prediction Accuracy: 99.62% MPKI: 0.068 Average ROB Occupancy at Mispredict: 1.013e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00735
BRANCH_INDIRECT: 0.04805
BRANCH_CONDITIONAL: 0.0126
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1117740
LQ_STALL: 361491
SQ_STALL: 136636


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 314.45984
REPLAY_LOAD: 167.06226
NON_REPLAY_LOAD: 36.105686

== Total ==
ADDR_TRANS: 242763
REPLAY_LOAD: 217348
NON_REPLAY_LOAD: 657629

== Counts ==
ADDR_TRANS: 772
REPLAY_LOAD: 1301
NON_REPLAY_LOAD: 18214

cpu0->cpu0_STLB TOTAL        ACCESS:    1590217 HIT:    1560527 MISS:      29690 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1590217 HIT:    1560527 MISS:      29690 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 438.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5812668 HIT:    4882543 MISS:     930125 MSHR_MERGE:     306356
cpu0->cpu0_L2C LOAD         ACCESS:    4464348 HIT:    4247158 MISS:     217190 MSHR_MERGE:      40262
cpu0->cpu0_L2C RFO          ACCESS:     260100 HIT:      80977 MISS:     179123 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     648207 HIT:     176328 MISS:     471879 MSHR_MERGE:     266092
cpu0->cpu0_L2C WRITE        ACCESS:     374869 HIT:     373394 MISS:       1475 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65144 HIT:       4686 MISS:      60458 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     481899 ISSUED:     481899 USEFUL:      98187 USELESS:      49556
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13014935 HIT:    8239215 MISS:    4775720 MSHR_MERGE:     864211
cpu0->cpu0_L1I LOAD         ACCESS:   13014935 HIT:    8239215 MISS:    4775720 MSHR_MERGE:     864211
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25564500 HIT:   22754038 MISS:    2810462 MSHR_MERGE:    1765920
cpu0->cpu0_L1D LOAD         ACCESS:   14196010 HIT:   13289384 MISS:     906626 MSHR_MERGE:     353785
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2696028 HIT:    2185646 MISS:     510382 MSHR_MERGE:     343930
cpu0->cpu0_L1D WRITE        ACCESS:    8600869 HIT:    7273176 MISS:    1327693 MSHR_MERGE:    1067588
cpu0->cpu0_L1D TRANSLATION  ACCESS:      71593 HIT:       5832 MISS:      65761 MSHR_MERGE:        617
cpu0->cpu0_L1D PREFETCH REQUESTED:    2849434 ISSUED:    2696028 USEFUL:      88786 USELESS:      28070
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 59.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10549803 HIT:    9691416 MISS:     858387 MSHR_MERGE:     335483
cpu0->cpu0_ITLB LOAD         ACCESS:   10549803 HIT:    9691416 MISS:     858387 MSHR_MERGE:     335483
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.608 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22030997 HIT:   20625105 MISS:    1405892 MSHR_MERGE:     338579
cpu0->cpu0_DTLB LOAD         ACCESS:   22030997 HIT:   20625105 MISS:    1405892 MSHR_MERGE:     338579
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.85 cycles
cpu0->LLC TOTAL        ACCESS:     847109 HIT:     411491 MISS:     435618 MSHR_MERGE:      13845
cpu0->LLC LOAD         ACCESS:     176928 HIT:      63823 MISS:     113105 MSHR_MERGE:        562
cpu0->LLC RFO          ACCESS:     179121 HIT:      85984 MISS:      93137 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     205787 HIT:      25718 MISS:     180069 MSHR_MERGE:      13283
cpu0->LLC WRITE        ACCESS:     224815 HIT:     223843 MISS:        972 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      60458 HIT:      12123 MISS:      48335 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14071
  ROW_BUFFER_MISS:     406728
  AVG DBUS CONGESTED CYCLE: 4.993
Channel 0 WQ ROW_BUFFER_HIT:      18414
  ROW_BUFFER_MISS:     100864
  FULL:          0
Channel 0 REFRESHES ISSUED:      13801

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       937517       148549        21811        23814
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28          202          821         8731
  STLB miss resolved @ L2C                0           37          384         1635         5267
  STLB miss resolved @ LLC                0           77          652         4665         9020
  STLB miss resolved @ MEM                0           30         2434         9500        37017

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155230        32315       557088         3882         1566
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            5           40           96          248
  STLB miss resolved @ L2C                1            3           52          160          166
  STLB miss resolved @ LLC                2            1           80          399          222
  STLB miss resolved @ MEM                7            6          185          606         1529
[2025-09-17 23:10:42] END   suite=cs trace=streaming_phase2_core0 (rc=0)
