Analysis & Synthesis Status : Successful - Tue Nov 12 17:21:14 2019
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Lab6
Top-level Entity Name : FRONT_TO_SIGNAL
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 2
    Dedicated logic registers : 1
Total registers : 1
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
