<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MachineIRBuilder Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1MachineIRBuilder-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineIRBuilder Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Helper class to build <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>.  
 <a href="classllvm_1_1MachineIRBuilder.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MachineIRBuilder:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1MachineIRBuilder__inherit__graph.svg" width="398" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad662a74c60eeb99f6a24927479eda063"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad662a74c60eeb99f6a24927479eda063">MachineIRBuilder</a> ()=default</td></tr>
<tr class="memdesc:ad662a74c60eeb99f6a24927479eda063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some constructors for easy use.  <a href="#ad662a74c60eeb99f6a24927479eda063">More...</a><br /></td></tr>
<tr class="separator:ad662a74c60eeb99f6a24927479eda063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03c7e0eb5346e000177cb95b910cc71"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aa03c7e0eb5346e000177cb95b910cc71">MachineIRBuilder</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:aa03c7e0eb5346e000177cb95b910cc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5d8e859928cc003454a2ba18372a71"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a7d5d8e859928cc003454a2ba18372a71">MachineIRBuilder</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a7d5d8e859928cc003454a2ba18372a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9f7862be40509888ddd3febc051c85"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1c9f7862be40509888ddd3febc051c85">~MachineIRBuilder</a> ()=default</td></tr>
<tr class="separator:a1c9f7862be40509888ddd3febc051c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa048045615f06db86c3a4e317ed3a2b3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aa048045615f06db86c3a4e317ed3a2b3">MachineIRBuilder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> &amp;BState)</td></tr>
<tr class="separator:aa048045615f06db86c3a4e317ed3a2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c5a4a4fec678404ad5653355a6929b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a37c5a4a4fec678404ad5653355a6929b">getTII</a> ()</td></tr>
<tr class="separator:a37c5a4a4fec678404ad5653355a6929b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ca0a03e016a6da0766af3c725a7c47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a> ()</td></tr>
<tr class="memdesc:ac0ca0a03e016a6da0766af3c725a7c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getter for the function we currently build.  <a href="#ac0ca0a03e016a6da0766af3c725a7c47">More...</a><br /></td></tr>
<tr class="separator:ac0ca0a03e016a6da0766af3c725a7c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ea6f78924d1cb1314298713aca6847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ae9ea6f78924d1cb1314298713aca6847">getMF</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae9ea6f78924d1cb1314298713aca6847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be291efcc6345779494105f57f85aac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">getDataLayout</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6be291efcc6345779494105f57f85aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad724b0c9cd37550f1526a3ada3118363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad724b0c9cd37550f1526a3ada3118363">getDL</a> ()</td></tr>
<tr class="memdesc:ad724b0c9cd37550f1526a3ada3118363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getter for <a class="el" href="classllvm_1_1DebugLoc.html" title="A debug info location. ">DebugLoc</a>.  <a href="#ad724b0c9cd37550f1526a3ada3118363">More...</a><br /></td></tr>
<tr class="separator:ad724b0c9cd37550f1526a3ada3118363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea93a9315aeba603531c6d3d3a07776e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a> ()</td></tr>
<tr class="memdesc:aea93a9315aeba603531c6d3d3a07776e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getter for MRI.  <a href="#aea93a9315aeba603531c6d3d3a07776e">More...</a><br /></td></tr>
<tr class="separator:aea93a9315aeba603531c6d3d3a07776e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0aa4ace778578da615d6a69ef34ad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a6d0aa4ace778578da615d6a69ef34ad0">getMRI</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6d0aa4ace778578da615d6a69ef34ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161dc06b12ed44e677adc1e8ccf89ecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a161dc06b12ed44e677adc1e8ccf89ecd">getState</a> ()</td></tr>
<tr class="memdesc:a161dc06b12ed44e677adc1e8ccf89ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getter for the State.  <a href="#a161dc06b12ed44e677adc1e8ccf89ecd">More...</a><br /></td></tr>
<tr class="separator:a161dc06b12ed44e677adc1e8ccf89ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448a4aa9f90dbde0f77fae45b1625d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a448a4aa9f90dbde0f77fae45b1625d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getter for the basic block we currently build.  <a href="#a448a4aa9f90dbde0f77fae45b1625d88">More...</a><br /></td></tr>
<tr class="separator:a448a4aa9f90dbde0f77fae45b1625d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42a91909024fff249d302fa167912a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ae42a91909024fff249d302fa167912a7">getMBB</a> ()</td></tr>
<tr class="separator:ae42a91909024fff249d302fa167912a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fc2b6c61e538ca64e097f67ed126fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ac8fc2b6c61e538ca64e097f67ed126fa">getCSEInfo</a> ()</td></tr>
<tr class="separator:ac8fc2b6c61e538ca64e097f67ed126fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d48c578178f8f73245573fa51a88a18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1d48c578178f8f73245573fa51a88a18">getCSEInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1d48c578178f8f73245573fa51a88a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430daa77692b7b25f93a72d83e51964f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">getInsertPt</a> ()</td></tr>
<tr class="memdesc:a430daa77692b7b25f93a72d83e51964f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current insertion point for new instructions.  <a href="#a430daa77692b7b25f93a72d83e51964f">More...</a><br /></td></tr>
<tr class="separator:a430daa77692b7b25f93a72d83e51964f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70acffa11485708727d21380f7b784d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> II)</td></tr>
<tr class="memdesc:a70acffa11485708727d21380f7b784d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the insertion point before the specified position.  <a href="#a70acffa11485708727d21380f7b784d0">More...</a><br /></td></tr>
<tr class="separator:a70acffa11485708727d21380f7b784d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7abab8e86042ed8ac1136bf4f09fd42"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ab7abab8e86042ed8ac1136bf4f09fd42">setCSEInfo</a> (<a class="el" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)</td></tr>
<tr class="separator:ab7abab8e86042ed8ac1136bf4f09fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4201fa4724da873758c296dca1f0dac4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a4201fa4724da873758c296dca1f0dac4">setChangeObserver</a> (<a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:a4201fa4724da873758c296dca1f0dac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb0bee84fb8bd414de2b16d8ca42e61"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aabb0bee84fb8bd414de2b16d8ca42e61">stopObservingChanges</a> ()</td></tr>
<tr class="separator:aabb0bee84fb8bd414de2b16d8ca42e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac444a61cbfb8a46d48688a530e5defe1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ac444a61cbfb8a46d48688a530e5defe1">setDebugLoc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL)</td></tr>
<tr class="memdesc:ac444a61cbfb8a46d48688a530e5defe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the debug location to <code>DL</code> for all the next build instructions.  <a href="#ac444a61cbfb8a46d48688a530e5defe1">More...</a><br /></td></tr>
<tr class="separator:ac444a61cbfb8a46d48688a530e5defe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad373665a83bc40b8ede45b23532244d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">getDebugLoc</a> ()</td></tr>
<tr class="memdesc:ad373665a83bc40b8ede45b23532244d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current instruction's debug location.  <a href="#ad373665a83bc40b8ede45b23532244d5">More...</a><br /></td></tr>
<tr class="separator:ad373665a83bc40b8ede45b23532244d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab091d06c5b52257a9fa4cb43be26d93a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="memdesc:ab091d06c5b52257a9fa4cb43be26d93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert &lt;empty&gt; = <code>Opcode</code> &lt;empty&gt;.  <a href="#ab091d06c5b52257a9fa4cb43be26d93a">More...</a><br /></td></tr>
<tr class="separator:ab091d06c5b52257a9fa4cb43be26d93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04499daa8807ddb4d00e7ed18b1698f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="memdesc:ae04499daa8807ddb4d00e7ed18b1698f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build but don't insert &lt;empty&gt; = <code>Opcode</code> &lt;empty&gt;.  <a href="#ae04499daa8807ddb4d00e7ed18b1698f">More...</a><br /></td></tr>
<tr class="separator:ae04499daa8807ddb4d00e7ed18b1698f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06dc2f24e1f4dea357bf6c646f5b2607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB)</td></tr>
<tr class="memdesc:a06dc2f24e1f4dea357bf6c646f5b2607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert an existing instruction at the insertion point.  <a href="#a06dc2f24e1f4dea357bf6c646f5b2607">More...</a><br /></td></tr>
<tr class="separator:a06dc2f24e1f4dea357bf6c646f5b2607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bad84c9e323ab0a96d8d8bbb22d149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a92bad84c9e323ab0a96d8d8bbb22d149">buildDirectDbgValue</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Variable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Expr)</td></tr>
<tr class="memdesc:a92bad84c9e323ab0a96d8d8bbb22d149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a DBG_VALUE instruction expressing the fact that the associated <code>Variable</code> lives in <code>Reg</code> (suitably modified by <code>Expr</code>).  <a href="#a92bad84c9e323ab0a96d8d8bbb22d149">More...</a><br /></td></tr>
<tr class="separator:a92bad84c9e323ab0a96d8d8bbb22d149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a76abb6dd3946ca5c9cd6e8f341d63c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a5a76abb6dd3946ca5c9cd6e8f341d63c">buildIndirectDbgValue</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Variable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Expr)</td></tr>
<tr class="memdesc:a5a76abb6dd3946ca5c9cd6e8f341d63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a DBG_VALUE instruction expressing the fact that the associated <code>Variable</code> lives in memory at <code>Reg</code> (suitably modified by <code>Expr</code>).  <a href="#a5a76abb6dd3946ca5c9cd6e8f341d63c">More...</a><br /></td></tr>
<tr class="separator:a5a76abb6dd3946ca5c9cd6e8f341d63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab107810eccfb0e46e47348ea9ef8d0ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ab107810eccfb0e46e47348ea9ef8d0ed">buildFIDbgValue</a> (int FI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Variable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Expr)</td></tr>
<tr class="memdesc:ab107810eccfb0e46e47348ea9ef8d0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a DBG_VALUE instruction expressing the fact that the associated <code>Variable</code> lives in the stack slot specified by <code>FI</code> (suitably modified by <code>Expr</code>).  <a href="#ab107810eccfb0e46e47348ea9ef8d0ed">More...</a><br /></td></tr>
<tr class="separator:ab107810eccfb0e46e47348ea9ef8d0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab34a535b1441b48a0ede2c2aa6fb98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a6ab34a535b1441b48a0ede2c2aa6fb98">buildConstDbgValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Variable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Expr)</td></tr>
<tr class="memdesc:a6ab34a535b1441b48a0ede2c2aa6fb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a DBG_VALUE instructions specifying that <code>Variable</code> is given by <code>C</code> (suitably modified by <code>Expr</code>).  <a href="#a6ab34a535b1441b48a0ede2c2aa6fb98">More...</a><br /></td></tr>
<tr class="separator:a6ab34a535b1441b48a0ede2c2aa6fb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc416be0ccae999a06a3a9452bf8d37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aadc416be0ccae999a06a3a9452bf8d37">buildDbgLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Label)</td></tr>
<tr class="memdesc:aadc416be0ccae999a06a3a9452bf8d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a DBG_LABEL instructions specifying that <code>Label</code> is given.  <a href="#aadc416be0ccae999a06a3a9452bf8d37">More...</a><br /></td></tr>
<tr class="separator:aadc416be0ccae999a06a3a9452bf8d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac570c4fe443458030ae803e65da0e42a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ac570c4fe443458030ae803e65da0e42a">buildDynStackAlloc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;<a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1Align.html">Align</a>)</td></tr>
<tr class="memdesc:ac570c4fe443458030ae803e65da0e42a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_DYN_STACKALLOC <code>Size</code>, <code><a class="el" href="structllvm_1_1Align.html" title="This struct is a compact representation of a valid (non-zero power of two) alignment. ">Align</a></code>.  <a href="#ac570c4fe443458030ae803e65da0e42a">More...</a><br /></td></tr>
<tr class="separator:ac570c4fe443458030ae803e65da0e42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92664cdbeb0b24030809439993ac271d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">buildFrameIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, int Idx)</td></tr>
<tr class="memdesc:a92664cdbeb0b24030809439993ac271d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FRAME_INDEX <code>Idx</code>.  <a href="#a92664cdbeb0b24030809439993ac271d">More...</a><br /></td></tr>
<tr class="separator:a92664cdbeb0b24030809439993ac271d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac2ceaa32ba0511bb9e14e6edfbc329"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a0ac2ceaa32ba0511bb9e14e6edfbc329">buildGlobalValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="memdesc:a0ac2ceaa32ba0511bb9e14e6edfbc329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_GLOBAL_VALUE <code>GV</code>.  <a href="#a0ac2ceaa32ba0511bb9e14e6edfbc329">More...</a><br /></td></tr>
<tr class="separator:a0ac2ceaa32ba0511bb9e14e6edfbc329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82dbc99941b4cb96955d0e550dfb19f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">buildPtrAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1)</td></tr>
<tr class="memdesc:a82dbc99941b4cb96955d0e550dfb19f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_PTR_ADD <code>Op0</code>, <code>Op1</code>.  <a href="#a82dbc99941b4cb96955d0e550dfb19f5">More...</a><br /></td></tr>
<tr class="separator:a82dbc99941b4cb96955d0e550dfb19f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656a5f79c9baeedebf4ecb54bbeb263b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a656a5f79c9baeedebf4ecb54bbeb263b">materializePtrAdd</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> &amp;Res, <a class="el" href="classllvm_1_1Register.html">Register</a> Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;ValueTy, uint64_t <a class="el" href="classllvm_1_1Value.html">Value</a>)</td></tr>
<tr class="memdesc:a656a5f79c9baeedebf4ecb54bbeb263b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Materialize and insert <code>Res</code> = G_PTR_ADD <code>Op0</code>, (G_CONSTANT <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code>)  <a href="#a656a5f79c9baeedebf4ecb54bbeb263b">More...</a><br /></td></tr>
<tr class="separator:a656a5f79c9baeedebf4ecb54bbeb263b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fffb81520a8565f580e56242ef3650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ae3fffb81520a8565f580e56242ef3650">buildPtrMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <a class="el" href="classuint32__t.html">uint32_t</a> NumBits)</td></tr>
<tr class="memdesc:ae3fffb81520a8565f580e56242ef3650"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_PTR_MASK <code>Op0</code>, <code>NumBits</code>.  <a href="#ae3fffb81520a8565f580e56242ef3650">More...</a><br /></td></tr>
<tr class="separator:ae3fffb81520a8565f580e56242ef3650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70fb020a4383879dfc76733f28cc577"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aa70fb020a4383879dfc76733f28cc577">buildUAddo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;CarryOut, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1)</td></tr>
<tr class="memdesc:aa70fb020a4383879dfc76733f28cc577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code>, <code>CarryOut</code> = G_UADDO <code>Op0</code>, <code>Op1</code>.  <a href="#aa70fb020a4383879dfc76733f28cc577">More...</a><br /></td></tr>
<tr class="separator:aa70fb020a4383879dfc76733f28cc577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce57912f40447103238b0dd1a35aeae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a9ce57912f40447103238b0dd1a35aeae">buildUAdde</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;CarryOut, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;CarryIn)</td></tr>
<tr class="memdesc:a9ce57912f40447103238b0dd1a35aeae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code>, <code>CarryOut</code> = G_UADDE <code>Op0</code>, <code>Op1</code>, <code>CarryIn</code>.  <a href="#a9ce57912f40447103238b0dd1a35aeae">More...</a><br /></td></tr>
<tr class="separator:a9ce57912f40447103238b0dd1a35aeae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac15566596b1d588d87450ab77bf0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:acac15566596b1d588d87450ab77bf0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_ANYEXT <code>Op0</code>.  <a href="#acac15566596b1d588d87450ab77bf0d7">More...</a><br /></td></tr>
<tr class="separator:acac15566596b1d588d87450ab77bf0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42427e969917da5da61fadd006fed326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a42427e969917da5da61fadd006fed326">buildSExt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:a42427e969917da5da61fadd006fed326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_SEXT <code>Op</code>.  <a href="#a42427e969917da5da61fadd006fed326">More...</a><br /></td></tr>
<tr class="separator:a42427e969917da5da61fadd006fed326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570ed45b8dc6d8baf072e25d4ad8bb81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a570ed45b8dc6d8baf072e25d4ad8bb81">buildFPExt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a570ed45b8dc6d8baf072e25d4ad8bb81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FPEXT <code>Op</code>.  <a href="#a570ed45b8dc6d8baf072e25d4ad8bb81">More...</a><br /></td></tr>
<tr class="separator:a570ed45b8dc6d8baf072e25d4ad8bb81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3920e024c9e79df5fd07b03c64d314"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">buildPtrToInt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src)</td></tr>
<tr class="memdesc:afd3920e024c9e79df5fd07b03c64d314"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a G_PTRTOINT instruction.  <a href="#afd3920e024c9e79df5fd07b03c64d314">More...</a><br /></td></tr>
<tr class="separator:afd3920e024c9e79df5fd07b03c64d314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5986a45c021d42bcc2f1563aa25c4cc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a5986a45c021d42bcc2f1563aa25c4cc8">buildIntToPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src)</td></tr>
<tr class="memdesc:a5986a45c021d42bcc2f1563aa25c4cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a G_INTTOPTR instruction.  <a href="#a5986a45c021d42bcc2f1563aa25c4cc8">More...</a><br /></td></tr>
<tr class="separator:a5986a45c021d42bcc2f1563aa25c4cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0f51041fbaaed06a39f2fe2686bb92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">buildBitcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src)</td></tr>
<tr class="memdesc:acf0f51041fbaaed06a39f2fe2686bb92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Dst</code> = G_BITCAST <code>Src</code>.  <a href="#acf0f51041fbaaed06a39f2fe2686bb92">More...</a><br /></td></tr>
<tr class="separator:acf0f51041fbaaed06a39f2fe2686bb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534266d65ce335e1d212f37fc554dbb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a534266d65ce335e1d212f37fc554dbb4">buildAddrSpaceCast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src)</td></tr>
<tr class="memdesc:a534266d65ce335e1d212f37fc554dbb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Dst</code> = G_ADDRSPACE_CAST <code>Src</code>.  <a href="#a534266d65ce335e1d212f37fc554dbb4">More...</a><br /></td></tr>
<tr class="separator:a534266d65ce335e1d212f37fc554dbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aafc4bc2c28b6cb5d9aeb319b186d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a5aafc4bc2c28b6cb5d9aeb319b186d11">getBoolExtOp</a> (<a class="el" href="classbool.html">bool</a> IsVec, <a class="el" href="classbool.html">bool</a> IsFP) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5aafc4bc2c28b6cb5d9aeb319b186d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5b88856596e413494661b5fae9fc39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1e5b88856596e413494661b5fae9fc39">buildBoolExt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op, <a class="el" href="classbool.html">bool</a> IsFP)</td></tr>
<tr class="separator:a1e5b88856596e413494661b5fae9fc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c983906f9c3c89cf8ab6b5ce081e48f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a9c983906f9c3c89cf8ab6b5ce081e48f">buildZExt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:a9c983906f9c3c89cf8ab6b5ce081e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_ZEXT <code>Op</code>.  <a href="#a9c983906f9c3c89cf8ab6b5ce081e48f">More...</a><br /></td></tr>
<tr class="separator:a9c983906f9c3c89cf8ab6b5ce081e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437e7190e38ee7e10daee0f4909d5066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a437e7190e38ee7e10daee0f4909d5066">buildSExtOrTrunc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:a437e7190e38ee7e10daee0f4909d5066"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_SEXT <code>Op</code>, <code>Res</code> = G_TRUNC <code>Op</code>, or <code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>.  <a href="#a437e7190e38ee7e10daee0f4909d5066">More...</a><br /></td></tr>
<tr class="separator:a437e7190e38ee7e10daee0f4909d5066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac5295bdfdd480a2c66ee54273ebe21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a7ac5295bdfdd480a2c66ee54273ebe21">buildZExtOrTrunc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:a7ac5295bdfdd480a2c66ee54273ebe21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_ZEXT <code>Op</code>, <code>Res</code> = G_TRUNC <code>Op</code>, or <code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>.  <a href="#a7ac5295bdfdd480a2c66ee54273ebe21">More...</a><br /></td></tr>
<tr class="separator:a7ac5295bdfdd480a2c66ee54273ebe21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c85353b0cd7cfdc7d8f8b364758c15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a40c85353b0cd7cfdc7d8f8b364758c15">buildAnyExtOrTrunc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:a40c85353b0cd7cfdc7d8f8b364758c15"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>.  <a href="#a40c85353b0cd7cfdc7d8f8b364758c15">More...</a><br /></td></tr>
<tr class="separator:a40c85353b0cd7cfdc7d8f8b364758c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8da4d08f2c0875e9623bb712aa64303"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ab8da4d08f2c0875e9623bb712aa64303">buildExtOrTrunc</a> (<a class="el" href="classunsigned.html">unsigned</a> ExtOpc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:ab8da4d08f2c0875e9623bb712aa64303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = <code>ExtOpc</code>, <code>Res</code> = G_TRUNC <code>Op</code>, or <code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>.  <a href="#ab8da4d08f2c0875e9623bb712aa64303">More...</a><br /></td></tr>
<tr class="separator:ab8da4d08f2c0875e9623bb712aa64303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3493ece271aff0f2c3d162494e3fcc81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a3493ece271aff0f2c3d162494e3fcc81">buildCast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src)</td></tr>
<tr class="memdesc:a3493ece271aff0f2c3d162494e3fcc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert an appropriate cast between two registers of equal size.  <a href="#a3493ece271aff0f2c3d162494e3fcc81">More...</a><br /></td></tr>
<tr class="separator:a3493ece271aff0f2c3d162494e3fcc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae44597e21d583e46c8bdfa52e56fa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a0ae44597e21d583e46c8bdfa52e56fa3">buildBr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Dest)</td></tr>
<tr class="memdesc:a0ae44597e21d583e46c8bdfa52e56fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert G_BR <code>Dest</code>.  <a href="#a0ae44597e21d583e46c8bdfa52e56fa3">More...</a><br /></td></tr>
<tr class="separator:a0ae44597e21d583e46c8bdfa52e56fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1279cee7d66c2454030fa7f22dc3c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aac1279cee7d66c2454030fa7f22dc3c5">buildBrCond</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Tst, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Dest)</td></tr>
<tr class="memdesc:aac1279cee7d66c2454030fa7f22dc3c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert G_BRCOND <code>Tst</code>, <code>Dest</code>.  <a href="#aac1279cee7d66c2454030fa7f22dc3c5">More...</a><br /></td></tr>
<tr class="separator:aac1279cee7d66c2454030fa7f22dc3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf67aca8d78d0136244799c4182e52f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aecf67aca8d78d0136244799c4182e52f">buildBrIndirect</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Tgt)</td></tr>
<tr class="memdesc:aecf67aca8d78d0136244799c4182e52f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert G_BRINDIRECT <code>Tgt</code>.  <a href="#aecf67aca8d78d0136244799c4182e52f">More...</a><br /></td></tr>
<tr class="separator:aecf67aca8d78d0136244799c4182e52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1013659ccc9708197f76c0bd724936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aaf1013659ccc9708197f76c0bd724936">buildBrJT</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> TablePtr, <a class="el" href="classunsigned.html">unsigned</a> JTI, <a class="el" href="classllvm_1_1Register.html">Register</a> IndexReg)</td></tr>
<tr class="memdesc:aaf1013659ccc9708197f76c0bd724936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert G_BRJT <code>TablePtr</code>, <code>JTI</code>, <code>IndexReg</code>.  <a href="#aaf1013659ccc9708197f76c0bd724936">More...</a><br /></td></tr>
<tr class="separator:aaf1013659ccc9708197f76c0bd724936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af751c28a69e1d07e19dad11e4e26a70d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantInt.html">ConstantInt</a> &amp;Val)</td></tr>
<tr class="memdesc:af751c28a69e1d07e19dad11e4e26a70d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CONSTANT <code>Val</code>.  <a href="#af751c28a69e1d07e19dad11e4e26a70d">More...</a><br /></td></tr>
<tr class="separator:af751c28a69e1d07e19dad11e4e26a70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdce4b9880a0aed02fe487da6a613cbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#afdce4b9880a0aed02fe487da6a613cbd">buildConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, int64_t Val)</td></tr>
<tr class="memdesc:afdce4b9880a0aed02fe487da6a613cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CONSTANT <code>Val</code>.  <a href="#afdce4b9880a0aed02fe487da6a613cbd">More...</a><br /></td></tr>
<tr class="separator:afdce4b9880a0aed02fe487da6a613cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab952b8b71fdba5baaf6a083e06d71da2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ab952b8b71fdba5baaf6a083e06d71da2">buildConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Val)</td></tr>
<tr class="separator:ab952b8b71fdba5baaf6a083e06d71da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a7959d3e7f624343ecdf6905e251dd"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantFP.html">ConstantFP</a> &amp;Val)</td></tr>
<tr class="memdesc:a81a7959d3e7f624343ecdf6905e251dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FCONSTANT <code>Val</code>.  <a href="#a81a7959d3e7f624343ecdf6905e251dd">More...</a><br /></td></tr>
<tr class="separator:a81a7959d3e7f624343ecdf6905e251dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4265ff404073d12b765bc9fee4e7f186"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a4265ff404073d12b765bc9fee4e7f186">buildFConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, double Val)</td></tr>
<tr class="separator:a4265ff404073d12b765bc9fee4e7f186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28f164b227803f0fef41094366c2dca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aa28f164b227803f0fef41094366c2dca">buildFConstant</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Val)</td></tr>
<tr class="separator:aa28f164b227803f0fef41094366c2dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32b6e2213ad3119a124e6e0673a5898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:ae32b6e2213ad3119a124e6e0673a5898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = COPY Op.  <a href="#ae32b6e2213ad3119a124e6e0673a5898">More...</a><br /></td></tr>
<tr class="separator:ae32b6e2213ad3119a124e6e0673a5898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e15853fc188dffb357d47c6081c4c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:ae7e15853fc188dffb357d47c6081c4c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res = G_LOAD Addr, MMO</code>.  <a href="#ae7e15853fc188dffb357d47c6081c4c4">More...</a><br /></td></tr>
<tr class="separator:ae7e15853fc188dffb357d47c6081c4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeede510b1aaac978daaba60dcc2817de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aeede510b1aaac978daaba60dcc2817de">buildLoadInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:aeede510b1aaac978daaba60dcc2817de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res = &lt;opcode&gt; Addr, MMO</code>.  <a href="#aeede510b1aaac978daaba60dcc2817de">More...</a><br /></td></tr>
<tr class="separator:aeede510b1aaac978daaba60dcc2817de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a7405685118d45876c996318829ceb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a87a7405685118d45876c996318829ceb">buildStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a87a7405685118d45876c996318829ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>G_STORE Val, Addr, MMO</code>.  <a href="#a87a7405685118d45876c996318829ceb">More...</a><br /></td></tr>
<tr class="separator:a87a7405685118d45876c996318829ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f52fec4aa17c3066db14a8d4717469d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src, uint64_t Index)</td></tr>
<tr class="memdesc:a2f52fec4aa17c3066db14a8d4717469d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert `Res0, ...  <a href="#a2f52fec4aa17c3066db14a8d4717469d">More...</a><br /></td></tr>
<tr class="separator:a2f52fec4aa17c3066db14a8d4717469d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137bf40e73f82a78b6d2227ff65aeadf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res)</td></tr>
<tr class="memdesc:a137bf40e73f82a78b6d2227ff65aeadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = IMPLICIT_DEF.  <a href="#a137bf40e73f82a78b6d2227ff65aeadf">More...</a><br /></td></tr>
<tr class="separator:a137bf40e73f82a78b6d2227ff65aeadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88190934da12b06d425f54c2d0b2f04a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a88190934da12b06d425f54c2d0b2f04a">buildSequence</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Res, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Ops, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint64_t &gt; Indices)</td></tr>
<tr class="memdesc:a88190934da12b06d425f54c2d0b2f04a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert instructions to put <code>Ops</code> together at the specified p Indices to form a larger register.  <a href="#a88190934da12b06d425f54c2d0b2f04a">More...</a><br /></td></tr>
<tr class="separator:a88190934da12b06d425f54c2d0b2f04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0631599c37535974448b6bf180dad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Ops)</td></tr>
<tr class="memdesc:a7f0631599c37535974448b6bf180dad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_MERGE_VALUES <code>Op0</code>, ...  <a href="#a7f0631599c37535974448b6bf180dad1">More...</a><br /></td></tr>
<tr class="separator:a7f0631599c37535974448b6bf180dad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9e055fc19307bc3c7c1be6ccd36812"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1LLT.html">LLT</a> &gt; Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:a1e9e055fc19307bc3c7c1be6ccd36812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res0</code>, ...  <a href="#a1e9e055fc19307bc3c7c1be6ccd36812">More...</a><br /></td></tr>
<tr class="separator:a1e9e055fc19307bc3c7c1be6ccd36812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330499e5e11e1c2e82e0a8c7179f335d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a330499e5e11e1c2e82e0a8c7179f335d">buildUnmerge</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="separator:a330499e5e11e1c2e82e0a8c7179f335d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec9f9188630ac797d11be83445197b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aeec9f9188630ac797d11be83445197b0">buildUnmerge</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:aeec9f9188630ac797d11be83445197b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert an unmerge of <code>Res</code> sized pieces to cover <code>Op</code>.  <a href="#aeec9f9188630ac797d11be83445197b0">More...</a><br /></td></tr>
<tr class="separator:aeec9f9188630ac797d11be83445197b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60609bd46d38414e2c9e2334f9740727"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Ops)</td></tr>
<tr class="memdesc:a60609bd46d38414e2c9e2334f9740727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_BUILD_VECTOR <code>Op0</code>, ...  <a href="#a60609bd46d38414e2c9e2334f9740727">More...</a><br /></td></tr>
<tr class="separator:a60609bd46d38414e2c9e2334f9740727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b49f09ee0a287b676593cdef557720"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ac6b49f09ee0a287b676593cdef557720">buildSplatVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src)</td></tr>
<tr class="memdesc:ac6b49f09ee0a287b676593cdef557720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_BUILD_VECTOR with <code>Src</code> replicated to fill the number of elements.  <a href="#ac6b49f09ee0a287b676593cdef557720">More...</a><br /></td></tr>
<tr class="separator:ac6b49f09ee0a287b676593cdef557720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7acf8a5ebb4b351a451a2d63faf13294"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a7acf8a5ebb4b351a451a2d63faf13294">buildBuildVectorTrunc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Ops)</td></tr>
<tr class="memdesc:a7acf8a5ebb4b351a451a2d63faf13294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_BUILD_VECTOR_TRUNC <code>Op0</code>, ...  <a href="#a7acf8a5ebb4b351a451a2d63faf13294">More...</a><br /></td></tr>
<tr class="separator:a7acf8a5ebb4b351a451a2d63faf13294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cfa445be514255440f986c4b7b496f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a46cfa445be514255440f986c4b7b496f">buildConcatVectors</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Ops)</td></tr>
<tr class="memdesc:a46cfa445be514255440f986c4b7b496f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CONCAT_VECTORS <code>Op0</code>, ...  <a href="#a46cfa445be514255440f986c4b7b496f">More...</a><br /></td></tr>
<tr class="separator:a46cfa445be514255440f986c4b7b496f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43996e007e5f64c065eb4dfd453d2a2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a43996e007e5f64c065eb4dfd453d2a2d">buildInsert</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Res, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="classllvm_1_1Register.html">Register</a> Op, <a class="el" href="classunsigned.html">unsigned</a> Index)</td></tr>
<tr class="separator:a43996e007e5f64c065eb4dfd453d2a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf57b895cd34253ab64b053aa5b992b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a> (<a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a> ID, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Res, <a class="el" href="classbool.html">bool</a> HasSideEffects)</td></tr>
<tr class="memdesc:acaf57b895cd34253ab64b053aa5b992b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert either a G_INTRINSIC (if <code>HasSideEffects</code> is false) or G_INTRINSIC_W_SIDE_EFFECTS instruction.  <a href="#acaf57b895cd34253ab64b053aa5b992b">More...</a><br /></td></tr>
<tr class="separator:acaf57b895cd34253ab64b053aa5b992b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f53193b686f403795176a47d61c63b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a82f53193b686f403795176a47d61c63b">buildIntrinsic</a> (<a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a> ID, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &gt; Res, <a class="el" href="classbool.html">bool</a> HasSideEffects)</td></tr>
<tr class="separator:a82f53193b686f403795176a47d61c63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea7967a3a63dc10c5626f38dbc68ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#adea7967a3a63dc10c5626f38dbc68ec9">buildFPTrunc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; FLags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:adea7967a3a63dc10c5626f38dbc68ec9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FPTRUNC <code>Op</code>.  <a href="#adea7967a3a63dc10c5626f38dbc68ec9">More...</a><br /></td></tr>
<tr class="separator:adea7967a3a63dc10c5626f38dbc68ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57555369f2dd451dd46e10cb3e4f1e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">buildTrunc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op)</td></tr>
<tr class="memdesc:ad57555369f2dd451dd46e10cb3e4f1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_TRUNC <code>Op</code>.  <a href="#ad57555369f2dd451dd46e10cb3e4f1e9">More...</a><br /></td></tr>
<tr class="separator:ad57555369f2dd451dd46e10cb3e4f1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34554bbf9cf7577f166fb01533dcd775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a> (<a class="el" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1)</td></tr>
<tr class="memdesc:a34554bbf9cf7577f166fb01533dcd775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a <code>Res</code> = G_ICMP <code>Pred</code>, <code>Op0</code>, <code>Op1</code>.  <a href="#a34554bbf9cf7577f166fb01533dcd775">More...</a><br /></td></tr>
<tr class="separator:a34554bbf9cf7577f166fb01533dcd775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59e8e9f44e03e377ead13deda068d0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad59e8e9f44e03e377ead13deda068d0e">buildFCmp</a> (<a class="el" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:ad59e8e9f44e03e377ead13deda068d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a <code>Res</code> = G_FCMP <code>Pred<code>Op0</code>,</code> <code>Op1</code>.  <a href="#ad59e8e9f44e03e377ead13deda068d0e">More...</a><br /></td></tr>
<tr class="separator:ad59e8e9f44e03e377ead13deda068d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1282bf3c5b6c6f3f1cc765a2dd7c11a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Tst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a1282bf3c5b6c6f3f1cc765a2dd7c11a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a <code>Res</code> = G_SELECT <code>Tst</code>, <code>Op0</code>, <code>Op1</code>.  <a href="#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">More...</a><br /></td></tr>
<tr class="separator:a1282bf3c5b6c6f3f1cc765a2dd7c11a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca31191486506a279715dd3bf677d75f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aca31191486506a279715dd3bf677d75f">buildInsertVectorElement</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Elt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Idx)</td></tr>
<tr class="memdesc:aca31191486506a279715dd3bf677d75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_INSERT_VECTOR_ELT <code>Val</code>, <code>Elt</code>, <code>Idx</code>.  <a href="#aca31191486506a279715dd3bf677d75f">More...</a><br /></td></tr>
<tr class="separator:aca31191486506a279715dd3bf677d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7835e6cd3f1b340d3bb617304038d744"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a7835e6cd3f1b340d3bb617304038d744">buildExtractVectorElement</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Idx)</td></tr>
<tr class="memdesc:a7835e6cd3f1b340d3bb617304038d744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_EXTRACT_VECTOR_ELT <code>Val</code>, <code>Idx</code>.  <a href="#a7835e6cd3f1b340d3bb617304038d744">More...</a><br /></td></tr>
<tr class="separator:a7835e6cd3f1b340d3bb617304038d744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d69c513b418e45431321ca42c8cf3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a45d69c513b418e45431321ca42c8cf3f">buildAtomicCmpXchgWithSuccess</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> SuccessRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> CmpVal, <a class="el" href="classllvm_1_1Register.html">Register</a> NewVal, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a45d69c513b418e45431321ca42c8cf3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt;, SuccessRes&lt;def&gt; = G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr, CmpVal, NewVal, MMO</code>.  <a href="#a45d69c513b418e45431321ca42c8cf3f">More...</a><br /></td></tr>
<tr class="separator:a45d69c513b418e45431321ca42c8cf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bfee6694db03e525171fc9eb98b13d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a88bfee6694db03e525171fc9eb98b13d">buildAtomicCmpXchg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> CmpVal, <a class="el" href="classllvm_1_1Register.html">Register</a> NewVal, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a88bfee6694db03e525171fc9eb98b13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal, MMO</code>.  <a href="#a88bfee6694db03e525171fc9eb98b13d">More...</a><br /></td></tr>
<tr class="separator:a88bfee6694db03e525171fc9eb98b13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497e8884b8ae421c7dadff0f0eea5e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a497e8884b8ae421c7dadff0f0eea5e3e">buildAtomicRMW</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;OldValRes, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a497e8884b8ae421c7dadff0f0eea5e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_&lt;Opcode&gt; Addr, Val, MMO</code>.  <a href="#a497e8884b8ae421c7dadff0f0eea5e3e">More...</a><br /></td></tr>
<tr class="separator:a497e8884b8ae421c7dadff0f0eea5e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5df6737579f8493e9dbf21b3e042daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#af5df6737579f8493e9dbf21b3e042daa">buildAtomicRMWXchg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:af5df6737579f8493e9dbf21b3e042daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_XCHG Addr, Val, MMO</code>.  <a href="#af5df6737579f8493e9dbf21b3e042daa">More...</a><br /></td></tr>
<tr class="separator:af5df6737579f8493e9dbf21b3e042daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad774da71cf0e58cad3b2436fc229b132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad774da71cf0e58cad3b2436fc229b132">buildAtomicRMWAdd</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:ad774da71cf0e58cad3b2436fc229b132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_ADD Addr, Val, MMO</code>.  <a href="#ad774da71cf0e58cad3b2436fc229b132">More...</a><br /></td></tr>
<tr class="separator:ad774da71cf0e58cad3b2436fc229b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb60c486a89a799e7fce06a7ea27d6fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#abb60c486a89a799e7fce06a7ea27d6fc">buildAtomicRMWSub</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:abb60c486a89a799e7fce06a7ea27d6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_SUB Addr, Val, MMO</code>.  <a href="#abb60c486a89a799e7fce06a7ea27d6fc">More...</a><br /></td></tr>
<tr class="separator:abb60c486a89a799e7fce06a7ea27d6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25352371c64f8746170df411d8929e2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a25352371c64f8746170df411d8929e2a">buildAtomicRMWAnd</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a25352371c64f8746170df411d8929e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_AND Addr, Val, MMO</code>.  <a href="#a25352371c64f8746170df411d8929e2a">More...</a><br /></td></tr>
<tr class="separator:a25352371c64f8746170df411d8929e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b11e193190795f9e0978f79faf6912"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a37b11e193190795f9e0978f79faf6912">buildAtomicRMWNand</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a37b11e193190795f9e0978f79faf6912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_NAND Addr, Val, MMO</code>.  <a href="#a37b11e193190795f9e0978f79faf6912">More...</a><br /></td></tr>
<tr class="separator:a37b11e193190795f9e0978f79faf6912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79b1872a1bb01984f7c9470a1bc7bc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ac79b1872a1bb01984f7c9470a1bc7bc7">buildAtomicRMWOr</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:ac79b1872a1bb01984f7c9470a1bc7bc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_OR Addr, Val, MMO</code>.  <a href="#ac79b1872a1bb01984f7c9470a1bc7bc7">More...</a><br /></td></tr>
<tr class="separator:ac79b1872a1bb01984f7c9470a1bc7bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a35bae390b9e7d83ce0ef35512da4ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a0a35bae390b9e7d83ce0ef35512da4ce">buildAtomicRMWXor</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a0a35bae390b9e7d83ce0ef35512da4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_XOR Addr, Val, MMO</code>.  <a href="#a0a35bae390b9e7d83ce0ef35512da4ce">More...</a><br /></td></tr>
<tr class="separator:a0a35bae390b9e7d83ce0ef35512da4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9f7405f8585dc061b0d5acb0988af0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aea9f7405f8585dc061b0d5acb0988af0">buildAtomicRMWMax</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:aea9f7405f8585dc061b0d5acb0988af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_MAX Addr, Val, MMO</code>.  <a href="#aea9f7405f8585dc061b0d5acb0988af0">More...</a><br /></td></tr>
<tr class="separator:aea9f7405f8585dc061b0d5acb0988af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c003dfc5b9bf2d8caa989ee52b3ee1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a2c003dfc5b9bf2d8caa989ee52b3ee1b">buildAtomicRMWMin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a2c003dfc5b9bf2d8caa989ee52b3ee1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_MIN Addr, Val, MMO</code>.  <a href="#a2c003dfc5b9bf2d8caa989ee52b3ee1b">More...</a><br /></td></tr>
<tr class="separator:a2c003dfc5b9bf2d8caa989ee52b3ee1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc31f69cb8aa379a0980ae5dce016bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a5fc31f69cb8aa379a0980ae5dce016bb">buildAtomicRMWUmax</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a5fc31f69cb8aa379a0980ae5dce016bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_UMAX Addr, Val, MMO</code>.  <a href="#a5fc31f69cb8aa379a0980ae5dce016bb">More...</a><br /></td></tr>
<tr class="separator:a5fc31f69cb8aa379a0980ae5dce016bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ffa56276d72a7b72e8b35d399d78a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a97ffa56276d72a7b72e8b35d399d78a3">buildAtomicRMWUmin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="el" href="classllvm_1_1Register.html">Register</a> Addr, <a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a97ffa56276d72a7b72e8b35d399d78a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_UMIN Addr, Val, MMO</code>.  <a href="#a97ffa56276d72a7b72e8b35d399d78a3">More...</a><br /></td></tr>
<tr class="separator:a97ffa56276d72a7b72e8b35d399d78a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fc180add02489be9e74ac41feacaf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a35fc180add02489be9e74ac41feacaf5">buildAtomicRMWFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;OldValRes, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:a35fc180add02489be9e74ac41feacaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_FADD Addr, Val, MMO</code>.  <a href="#a35fc180add02489be9e74ac41feacaf5">More...</a><br /></td></tr>
<tr class="separator:a35fc180add02489be9e74ac41feacaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ffbbfa60b85f1fed7801afeb4a04a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#af1ffbbfa60b85f1fed7801afeb4a04a7">buildAtomicRMWFSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;OldValRes, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO)</td></tr>
<tr class="memdesc:af1ffbbfa60b85f1fed7801afeb4a04a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_FSUB Addr, Val, MMO</code>.  <a href="#af1ffbbfa60b85f1fed7801afeb4a04a7">More...</a><br /></td></tr>
<tr class="separator:af1ffbbfa60b85f1fed7801afeb4a04a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f358f36e1ae7fc91568266264f760e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a21f358f36e1ae7fc91568266264f760e">buildFence</a> (<a class="el" href="classunsigned.html">unsigned</a> Ordering, <a class="el" href="classunsigned.html">unsigned</a> Scope)</td></tr>
<tr class="memdesc:a21f358f36e1ae7fc91568266264f760e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>G_FENCE Ordering, Scope</code>.  <a href="#a21f358f36e1ae7fc91568266264f760e">More...</a><br /></td></tr>
<tr class="separator:a21f358f36e1ae7fc91568266264f760e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83cc330c36190cf8ee9618a28e9a300"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ae83cc330c36190cf8ee9618a28e9a300">buildBlockAddress</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BlockAddress.html">BlockAddress</a> *BA)</td></tr>
<tr class="memdesc:ae83cc330c36190cf8ee9618a28e9a300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_BLOCK_ADDR <code>BA</code>.  <a href="#ae83cc330c36190cf8ee9618a28e9a300">More...</a><br /></td></tr>
<tr class="separator:ae83cc330c36190cf8ee9618a28e9a300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bf99a5e58931f430d7ac6ff44b6cdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">buildAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a15bf99a5e58931f430d7ac6ff44b6cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_ADD <code>Op0</code>, <code>Op1</code>.  <a href="#a15bf99a5e58931f430d7ac6ff44b6cdf">More...</a><br /></td></tr>
<tr class="separator:a15bf99a5e58931f430d7ac6ff44b6cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b29463fc6674832a9a422ede618d34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34">buildSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a51b29463fc6674832a9a422ede618d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_SUB <code>Op0</code>, <code>Op1</code>.  <a href="#a51b29463fc6674832a9a422ede618d34">More...</a><br /></td></tr>
<tr class="separator:a51b29463fc6674832a9a422ede618d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe01ff5021b27de46ea7d862ac81dde6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6">buildMul</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:afe01ff5021b27de46ea7d862ac81dde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_MUL <code>Op0</code>, <code>Op1</code>.  <a href="#afe01ff5021b27de46ea7d862ac81dde6">More...</a><br /></td></tr>
<tr class="separator:afe01ff5021b27de46ea7d862ac81dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf17939cfffb5294d783cb28f3d54b6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aaf17939cfffb5294d783cb28f3d54b6e">buildUMulH</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="separator:aaf17939cfffb5294d783cb28f3d54b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea0cf497e7f6a165bbb4312b5c17b43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#acea0cf497e7f6a165bbb4312b5c17b43">buildSMulH</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="separator:acea0cf497e7f6a165bbb4312b5c17b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc4941c088a91b74ddd1810c6de33bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="separator:aebc4941c088a91b74ddd1810c6de33bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e43325cef6f0b2507d4c541847ed72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">buildShl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="separator:a46e43325cef6f0b2507d4c541847ed72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03752c43b6a65fb98c54b17c1510660d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">buildLShr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="separator:a03752c43b6a65fb98c54b17c1510660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c783f32e30c9235a93f74e348f347cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">buildAShr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="separator:a7c783f32e30c9235a93f74e348f347cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33eb6083767372c564ea4bcf6c06eaf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:a33eb6083767372c564ea4bcf6c06eaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_AND <code>Op0</code>, <code>Op1</code>.  <a href="#a33eb6083767372c564ea4bcf6c06eaf1">More...</a><br /></td></tr>
<tr class="separator:a33eb6083767372c564ea4bcf6c06eaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42e2ed93b33ca5a2c0b929a1441147e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e">buildOr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:ad42e2ed93b33ca5a2c0b929a1441147e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_OR <code>Op0</code>, <code>Op1</code>.  <a href="#ad42e2ed93b33ca5a2c0b929a1441147e">More...</a><br /></td></tr>
<tr class="separator:ad42e2ed93b33ca5a2c0b929a1441147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af474773f09e4dbbc430d8d8df632e9fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb">buildXor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:af474773f09e4dbbc430d8d8df632e9fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_XOR <code>Op0</code>, <code>Op1</code>.  <a href="#af474773f09e4dbbc430d8d8df632e9fb">More...</a><br /></td></tr>
<tr class="separator:af474773f09e4dbbc430d8d8df632e9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16532d0d8fb47080714810131b45b75b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b">buildNot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a16532d0d8fb47080714810131b45b75b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert a bitwise not, <code>NegOne</code> = G_CONSTANT -1 <code>Res</code> = G_OR <code>Op0</code>, NegOne.  <a href="#a16532d0d8fb47080714810131b45b75b">More...</a><br /></td></tr>
<tr class="separator:a16532d0d8fb47080714810131b45b75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9607e5a365ae4ce30b73b802f590bb21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a9607e5a365ae4ce30b73b802f590bb21">buildCTPOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a9607e5a365ae4ce30b73b802f590bb21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CTPOP <code>Op0</code>, <code>Src0</code>.  <a href="#a9607e5a365ae4ce30b73b802f590bb21">More...</a><br /></td></tr>
<tr class="separator:a9607e5a365ae4ce30b73b802f590bb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a31c8e33dcb4c2c60d965227c227e8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a6a31c8e33dcb4c2c60d965227c227e8e">buildCTLZ</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a6a31c8e33dcb4c2c60d965227c227e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CTLZ <code>Op0</code>, <code>Src0</code>.  <a href="#a6a31c8e33dcb4c2c60d965227c227e8e">More...</a><br /></td></tr>
<tr class="separator:a6a31c8e33dcb4c2c60d965227c227e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe52c440f33a8895fb01730017de4be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a4fe52c440f33a8895fb01730017de4be">buildCTLZ_ZERO_UNDEF</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a4fe52c440f33a8895fb01730017de4be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CTLZ_ZERO_UNDEF <code>Op0</code>, <code>Src0</code>.  <a href="#a4fe52c440f33a8895fb01730017de4be">More...</a><br /></td></tr>
<tr class="separator:a4fe52c440f33a8895fb01730017de4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1ac6707657ae4a0b6509e7857c1c68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1c1ac6707657ae4a0b6509e7857c1c68">buildCTTZ</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a1c1ac6707657ae4a0b6509e7857c1c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CTTZ <code>Op0</code>, <code>Src0</code>.  <a href="#a1c1ac6707657ae4a0b6509e7857c1c68">More...</a><br /></td></tr>
<tr class="separator:a1c1ac6707657ae4a0b6509e7857c1c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80194aed09e8b4c04c228940ff2a56a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a80194aed09e8b4c04c228940ff2a56a5">buildCTTZ_ZERO_UNDEF</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a80194aed09e8b4c04c228940ff2a56a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_CTTZ_ZERO_UNDEF <code>Op0</code>, <code>Src0</code>.  <a href="#a80194aed09e8b4c04c228940ff2a56a5">More...</a><br /></td></tr>
<tr class="separator:a80194aed09e8b4c04c228940ff2a56a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c310b0c7fbdd8454ea3fd588af8e7f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3">buildFAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a6c310b0c7fbdd8454ea3fd588af8e7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FADD <code>Op0</code>, <code>Op1</code>.  <a href="#a6c310b0c7fbdd8454ea3fd588af8e7f3">More...</a><br /></td></tr>
<tr class="separator:a6c310b0c7fbdd8454ea3fd588af8e7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f6303198198c46c29e56c166ad9c72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72">buildFSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:ad6f6303198198c46c29e56c166ad9c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FSUB <code>Op0</code>, <code>Op1</code>.  <a href="#ad6f6303198198c46c29e56c166ad9c72">More...</a><br /></td></tr>
<tr class="separator:ad6f6303198198c46c29e56c166ad9c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e3a0d4a171aa0c430c5bf94fdeba0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src2, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a83e3a0d4a171aa0c430c5bf94fdeba0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FMA <code>Op0</code>, <code>Op1</code>, <code>Op2</code>.  <a href="#a83e3a0d4a171aa0c430c5bf94fdeba0f">More...</a><br /></td></tr>
<tr class="separator:a83e3a0d4a171aa0c430c5bf94fdeba0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93506f2348b1810a9b322294d0c9d9b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a93506f2348b1810a9b322294d0c9d9b6">buildFMAD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src2, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a93506f2348b1810a9b322294d0c9d9b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FMAD <code>Op0</code>, <code>Op1</code>, <code>Op2</code>.  <a href="#a93506f2348b1810a9b322294d0c9d9b6">More...</a><br /></td></tr>
<tr class="separator:a93506f2348b1810a9b322294d0c9d9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed743474dee2c19ddbdc4e0691ca2f6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e">buildFNeg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:aed743474dee2c19ddbdc4e0691ca2f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FNEG <code>Op0</code>.  <a href="#aed743474dee2c19ddbdc4e0691ca2f6e">More...</a><br /></td></tr>
<tr class="separator:aed743474dee2c19ddbdc4e0691ca2f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa380c23defc3d27e5d444e16e546c75a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aa380c23defc3d27e5d444e16e546c75a">buildFAbs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:aa380c23defc3d27e5d444e16e546c75a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FABS <code>Op0</code>.  <a href="#aa380c23defc3d27e5d444e16e546c75a">More...</a><br /></td></tr>
<tr class="separator:aa380c23defc3d27e5d444e16e546c75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b01691846ce3615fea6bbac57d70486"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a6b01691846ce3615fea6bbac57d70486">buildFCanonicalize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:a6b01691846ce3615fea6bbac57d70486"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Dst</code> = G_FCANONICALIZE <code>Src0</code>.  <a href="#a6b01691846ce3615fea6bbac57d70486">More...</a><br /></td></tr>
<tr class="separator:a6b01691846ce3615fea6bbac57d70486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03b89098c7882554b76ab4998f7b905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad03b89098c7882554b76ab4998f7b905">buildIntrinsicTrunc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="memdesc:ad03b89098c7882554b76ab4998f7b905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Dst</code> = G_INTRINSIC_TRUNC <code>Src0</code>.  <a href="#ad03b89098c7882554b76ab4998f7b905">More...</a><br /></td></tr>
<tr class="separator:ad03b89098c7882554b76ab4998f7b905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b47b51bfacb6c594a3c6b8472202c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1">buildFCopysign</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:ac6b47b51bfacb6c594a3c6b8472202c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FCOPYSIGN <code>Op0</code>, <code>Op1</code>.  <a href="#ac6b47b51bfacb6c594a3c6b8472202c1">More...</a><br /></td></tr>
<tr class="separator:ac6b47b51bfacb6c594a3c6b8472202c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e0c21f3e1e706b8d26733726c76195"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">buildUITOFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a86e0c21f3e1e706b8d26733726c76195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_UITOFP <code>Src0</code>.  <a href="#a86e0c21f3e1e706b8d26733726c76195">More...</a><br /></td></tr>
<tr class="separator:a86e0c21f3e1e706b8d26733726c76195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0db0c02bedbc26aba0fe9ebc77fff9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9">buildSITOFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a8c0db0c02bedbc26aba0fe9ebc77fff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_SITOFP <code>Src0</code>.  <a href="#a8c0db0c02bedbc26aba0fe9ebc77fff9">More...</a><br /></td></tr>
<tr class="separator:a8c0db0c02bedbc26aba0fe9ebc77fff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb6c93f088c2df4bcb58e6f677e1213"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a3bb6c93f088c2df4bcb58e6f677e1213">buildFPTOUI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a3bb6c93f088c2df4bcb58e6f677e1213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FPTOUI <code>Src0</code>.  <a href="#a3bb6c93f088c2df4bcb58e6f677e1213">More...</a><br /></td></tr>
<tr class="separator:a3bb6c93f088c2df4bcb58e6f677e1213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03241215374b8ba88272333652a4a151"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a03241215374b8ba88272333652a4a151">buildFPTOSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0)</td></tr>
<tr class="memdesc:a03241215374b8ba88272333652a4a151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_FPTOSI <code>Src0</code>.  <a href="#a03241215374b8ba88272333652a4a151">More...</a><br /></td></tr>
<tr class="separator:a03241215374b8ba88272333652a4a151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad02a49b6c2f7c3c92a4ad7df5c4eb47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aad02a49b6c2f7c3c92a4ad7df5c4eb47">buildSMin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:aad02a49b6c2f7c3c92a4ad7df5c4eb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_SMIN <code>Op0</code>, <code>Op1</code>.  <a href="#aad02a49b6c2f7c3c92a4ad7df5c4eb47">More...</a><br /></td></tr>
<tr class="separator:aad02a49b6c2f7c3c92a4ad7df5c4eb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a42ee731fc4e33eab8c5d6f76f8d8b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a6a42ee731fc4e33eab8c5d6f76f8d8b2">buildSMax</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:a6a42ee731fc4e33eab8c5d6f76f8d8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_SMAX <code>Op0</code>, <code>Op1</code>.  <a href="#a6a42ee731fc4e33eab8c5d6f76f8d8b2">More...</a><br /></td></tr>
<tr class="separator:a6a42ee731fc4e33eab8c5d6f76f8d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ac32566a3d7b10a68fac371f15f643"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#af9ac32566a3d7b10a68fac371f15f643">buildUMin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:af9ac32566a3d7b10a68fac371f15f643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_UMIN <code>Op0</code>, <code>Op1</code>.  <a href="#af9ac32566a3d7b10a68fac371f15f643">More...</a><br /></td></tr>
<tr class="separator:af9ac32566a3d7b10a68fac371f15f643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae1758b4922383832826f8382b0ab54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#afae1758b4922383832826f8382b0ab54">buildUMax</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1)</td></tr>
<tr class="memdesc:afae1758b4922383832826f8382b0ab54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_UMAX <code>Op0</code>, <code>Op1</code>.  <a href="#afae1758b4922383832826f8382b0ab54">More...</a><br /></td></tr>
<tr class="separator:afae1758b4922383832826f8382b0ab54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0ff1c3970daea3b6b33a07f4ad839e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1e0ff1c3970daea3b6b33a07f4ad839e">buildJumpTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <a class="el" href="classunsigned.html">unsigned</a> JTI)</td></tr>
<tr class="memdesc:a1e0ff1c3970daea3b6b33a07f4ad839e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build and insert <code>Res</code> = G_JUMP_TABLE <code>JTI</code>.  <a href="#a1e0ff1c3970daea3b6b33a07f4ad839e">More...</a><br /></td></tr>
<tr class="separator:a1e0ff1c3970daea3b6b33a07f4ad839e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44bc16f335999daa08a4de4d8ed8668"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#ad44bc16f335999daa08a4de4d8ed8668">buildInstr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &gt; DstOps, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &gt; SrcOps, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Flags=<a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>)</td></tr>
<tr class="separator:ad44bc16f335999daa08a4de4d8ed8668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Setters for the insertion point.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Set the <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> where to build instructions.</p>
</div></td></tr>
<tr class="memitem:af0d9669bbadd4d5e1d75c3c833c8d5ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#af0d9669bbadd4d5e1d75c3c833c8d5ac">setMF</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:af0d9669bbadd4d5e1d75c3c833c8d5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f1a3699cda99bd2c1d11a8138116bb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">setMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)</td></tr>
<tr class="memdesc:a33f1a3699cda99bd2c1d11a8138116bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the insertion point to the end of <code>MBB</code>.  <a href="#a33f1a3699cda99bd2c1d11a8138116bb">More...</a><br /></td></tr>
<tr class="separator:a33f1a3699cda99bd2c1d11a8138116bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebef6622b875c0b7e2e3a5412e377917"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aebef6622b875c0b7e2e3a5412e377917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the insertion point to before MI.  <a href="#aebef6622b875c0b7e2e3a5412e377917">More...</a><br /></td></tr>
<tr class="separator:aebef6622b875c0b7e2e3a5412e377917"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a8485c7dc6f3990775428142eaf790552"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a8485c7dc6f3990775428142eaf790552">validateTruncExt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Src, <a class="el" href="classbool.html">bool</a> IsExtend)</td></tr>
<tr class="separator:a8485c7dc6f3990775428142eaf790552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed68a6352bb86a6fdd3b6497b0fe9ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#abed68a6352bb86a6fdd3b6497b0fe9ca">validateBinaryOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1)</td></tr>
<tr class="separator:abed68a6352bb86a6fdd3b6497b0fe9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa24fb2f8a99f38d72aea926d0a27ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a9aa24fb2f8a99f38d72aea926d0a27ea">validateShiftOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Res, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1)</td></tr>
<tr class="separator:a9aa24fb2f8a99f38d72aea926d0a27ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe8350f00353301454a845e802c3967"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#afbe8350f00353301454a845e802c3967">validateSelectOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;ResTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;TstTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1Ty)</td></tr>
<tr class="separator:afbe8350f00353301454a845e802c3967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1949c077b8ef379d773e7be99bec6f8a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineIRBuilder.html#a1949c077b8ef379d773e7be99bec6f8a">recordInsertion</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1949c077b8ef379d773e7be99bec6f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Helper class to build <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>. </p>
<p>It keeps internally the insertion point and debug location for all the new instructions we want to create. This information can be modify via the related setters. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00221">221</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad662a74c60eeb99f6a24927479eda063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad662a74c60eeb99f6a24927479eda063">&#9670;&nbsp;</a></span>MachineIRBuilder() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineIRBuilder::MachineIRBuilder </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Some constructors for easy use. </p>

</div>
</div>
<a id="aa03c7e0eb5346e000177cb95b910cc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03c7e0eb5346e000177cb95b910cc71">&#9670;&nbsp;</a></span>MachineIRBuilder() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineIRBuilder::MachineIRBuilder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00238">238</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a7d5d8e859928cc003454a2ba18372a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5d8e859928cc003454a2ba18372a71">&#9670;&nbsp;</a></span>MachineIRBuilder() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineIRBuilder::MachineIRBuilder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00239">239</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a1c9f7862be40509888ddd3febc051c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9f7862be40509888ddd3febc051c85">&#9670;&nbsp;</a></span>~MachineIRBuilder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::MachineIRBuilder::~MachineIRBuilder </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa048045615f06db86c3a4e317ed3a2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa048045615f06db86c3a4e317ed3a2b3">&#9670;&nbsp;</a></span>MachineIRBuilder() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineIRBuilder::MachineIRBuilder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> &amp;&#160;</td>
          <td class="paramname"><em>BState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00245">245</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a15bf99a5e58931f430d7ac6ff44b6cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15bf99a5e58931f430d7ac6ff44b6cdf">&#9670;&nbsp;</a></span>buildAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_ADD <code>Op0</code>, <code>Op1</code>. </p>
<p>G_ADD sets <code>Res</code> to the sum of integer parameters <code>Op0</code> and <code>Op1</code>, truncated to their width.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same (scalar or vector) type).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01226">1226</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04360">llvm::LegalizerHelper::lowerSADDO_SSUBO()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01297">llvm::AMDGPURegisterBankInfo::splitBufferOffsets()</a>.</p>

</div>
</div>
<a id="a534266d65ce335e1d212f37fc554dbb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534266d65ce335e1d212f37fc554dbb4">&#9670;&nbsp;</a></span>buildAddrSpaceCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildAddrSpaceCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Dst</code> = G_ADDRSPACE_CAST <code>Src</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00544">544</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01744">llvm::AMDGPULegalizerInfo::legalizeLoad()</a>.</p>

</div>
</div>
<a id="a33eb6083767372c564ea4bcf6c06eaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33eb6083767372c564ea4bcf6c06eaf1">&#9670;&nbsp;</a></span>buildAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_AND <code>Op0</code>, <code>Op1</code>. </p>
<p>G_AND sets <code>Res</code> to the bitwise and of integer parameters <code>Op0</code> and <code>Op1</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same (scalar or vector) type).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01312">1312</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04396">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04320">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04137">llvm::LegalizerHelper::lowerIntrinsicRound()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04431">SwapN()</a>, and <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00097">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>.</p>

</div>
</div>
<a id="acac15566596b1d588d87450ab77bf0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac15566596b1d588d87450ab77bf0d7">&#9670;&nbsp;</a></span>buildAnyExt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAnyExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_ANYEXT <code>Op0</code>. </p>
<p>G_ANYEXT produces a register of the specified width, with bits 0 to sizeof(<code>Ty</code>) * 8 set to <code>Op</code>. The remaining bits are unspecified (i.e. this is neither zero nor sign-extension). For a vector register, each element is extended individually.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be smaller than <code>Res</code> </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00409">409</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00458">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02293">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02315">llvm::AMDGPULegalizerInfo::legalizeRawBufferStore()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00218">unpackRegsToOrigType()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="a40c85353b0cd7cfdc7d8f8b364758c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c85353b0cd7cfdc7d8f8b364758c15">&#9670;&nbsp;</a></span>buildAnyExtOrTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAnyExtOrTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>. </p>
<p>/// </p><dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00477">477</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00443">buildExtOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00141">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, and <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00097">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>.</p>

</div>
</div>
<a id="a7c783f32e30c9235a93f74e348f347cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c783f32e30c9235a93f74e348f347cd">&#9670;&nbsp;</a></span>buildAShr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildAShr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01295">1295</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>.</p>

</div>
</div>
<a id="a88bfee6694db03e525171fc9eb98b13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88bfee6694db03e525171fc9eb98b13d">&#9670;&nbsp;</a></span>buildAtomicCmpXchg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicCmpXchg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>CmpVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NewVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with <code>NewVal</code> if it is currently <code>CmpVal</code> otherwise leaves it unchanged. Puts the original value from <code>Addr</code> in <code>Res</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register of scalar type. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, <code>CmpVal</code>, and <code>NewVal</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00763">763</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>.</p>

</div>
</div>
<a id="a45d69c513b418e45431321ca42c8cf3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d69c513b418e45431321ca42c8cf3f">&#9670;&nbsp;</a></span>buildAtomicCmpXchgWithSuccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicCmpXchgWithSuccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SuccessRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>CmpVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NewVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt;, SuccessRes&lt;def&gt; = G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr, CmpVal, NewVal, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with <code>NewVal</code> if it is currently <code>CmpVal</code> otherwise leaves it unchanged. Puts the original value from <code>Addr</code> in <code>Res</code>, along with an s1 indicating whether it was replaced.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register of scalar type. </dd>
<dd>
<code>SuccessRes</code> must be a generic virtual register of scalar type. It will be assigned 0 on failure and 1 on success. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, <code>CmpVal</code>, and <code>NewVal</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00735">735</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="a497e8884b8ae421c7dadff0f0eea5e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497e8884b8ae421c7dadff0f0eea5e3e">&#9670;&nbsp;</a></span>buildAtomicRMW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_&lt;Opcode&gt; Addr, Val, MMO</code>. </p>
<p>Atomically read-modify-update the value at <code>Addr</code> with <code>Val</code>. Puts the original value from <code>Addr</code> in <code>OldValRes</code>. The modification is determined by the opcode.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">787</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00142">llvm::SrcOp::addSrcToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00267">llvm::MachineMemOperand::isAtomic()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00818">buildAtomicRMWAdd()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00830">buildAtomicRMWAnd()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00880">buildAtomicRMWFAdd()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00888">buildAtomicRMWFSub()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00855">buildAtomicRMWMax()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00861">buildAtomicRMWMin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00836">buildAtomicRMWNand()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00841">buildAtomicRMWOr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00824">buildAtomicRMWSub()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00867">buildAtomicRMWUmax()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00873">buildAtomicRMWUmin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00812">buildAtomicRMWXchg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00849">buildAtomicRMWXor()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="ad774da71cf0e58cad3b2436fc229b132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad774da71cf0e58cad3b2436fc229b132">&#9670;&nbsp;</a></span>buildAtomicRMWAdd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_ADD Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the addition of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00818">818</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="a25352371c64f8746170df411d8929e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25352371c64f8746170df411d8929e2a">&#9670;&nbsp;</a></span>buildAtomicRMWAnd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_AND Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the bitwise and of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00830">830</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="a35fc180add02489be9e74ac41feacaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fc180add02489be9e74ac41feacaf5">&#9670;&nbsp;</a></span>buildAtomicRMWFAdd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWFAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_FADD Addr, Val, MMO</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00880">880</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="af1ffbbfa60b85f1fed7801afeb4a04a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ffbbfa60b85f1fed7801afeb4a04a7">&#9670;&nbsp;</a></span>buildAtomicRMWFSub()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWFSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_FSUB Addr, Val, MMO</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00888">888</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="aea9f7405f8585dc061b0d5acb0988af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9f7405f8585dc061b0d5acb0988af0">&#9670;&nbsp;</a></span>buildAtomicRMWMax()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_MAX Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the signed maximum of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00855">855</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="a2c003dfc5b9bf2d8caa989ee52b3ee1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c003dfc5b9bf2d8caa989ee52b3ee1b">&#9670;&nbsp;</a></span>buildAtomicRMWMin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWMin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_MIN Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the signed minimum of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00861">861</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="a37b11e193190795f9e0978f79faf6912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b11e193190795f9e0978f79faf6912">&#9670;&nbsp;</a></span>buildAtomicRMWNand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWNand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_NAND Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the bitwise nand of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00836">836</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="ac79b1872a1bb01984f7c9470a1bc7bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79b1872a1bb01984f7c9470a1bc7bc7">&#9670;&nbsp;</a></span>buildAtomicRMWOr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_OR Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the bitwise or of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00841">841</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="abb60c486a89a799e7fce06a7ea27d6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb60c486a89a799e7fce06a7ea27d6fc">&#9670;&nbsp;</a></span>buildAtomicRMWSub()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_SUB Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the subtraction of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00824">824</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="a5fc31f69cb8aa379a0980ae5dce016bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc31f69cb8aa379a0980ae5dce016bb">&#9670;&nbsp;</a></span>buildAtomicRMWUmax()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWUmax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_UMAX Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the unsigned maximum of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00867">867</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="a97ffa56276d72a7b72e8b35d399d78a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ffa56276d72a7b72e8b35d399d78a3">&#9670;&nbsp;</a></span>buildAtomicRMWUmin()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWUmin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_UMIN Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the unsigned minimum of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00873">873</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="af5df6737579f8493e9dbf21b3e042daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5df6737579f8493e9dbf21b3e042daa">&#9670;&nbsp;</a></span>buildAtomicRMWXchg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWXchg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_XCHG Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with <code>Val</code>. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00812">812</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="a0a35bae390b9e7d83ce0ef35512da4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a35bae390b9e7d83ce0ef35512da4ce">&#9670;&nbsp;</a></span>buildAtomicRMWXor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildAtomicRMWXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>OldValRes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>OldValRes&lt;def&gt; = G_ATOMICRMW_XOR Addr, Val, MMO</code>. </p>
<p>Atomically replace the value at <code>Addr</code> with the bitwise xor of <code>Val</code> and the original value. Puts the original value from <code>Addr</code> in <code>OldValRes</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>OldValRes</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>OldValRes</code>, and <code>Val</code> must be generic virtual registers of the same type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00849">849</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>.</p>

</div>
</div>
<a id="acf0f51041fbaaed06a39f2fe2686bb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0f51041fbaaed06a39f2fe2686bb92">&#9670;&nbsp;</a></span>buildBitcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildBitcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Dst</code> = G_BITCAST <code>Src</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00539">539</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04288">llvm::LegalizerHelper::lowerExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04320">llvm::LegalizerHelper::lowerInsert()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04164">llvm::LegalizerHelper::lowerUnmergeValues()</a>.</p>

</div>
</div>
<a id="ae83cc330c36190cf8ee9618a28e9a300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83cc330c36190cf8ee9618a28e9a300">&#9670;&nbsp;</a></span>buildBlockAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBlockAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BlockAddress.html">BlockAddress</a> *&#160;</td>
          <td class="paramname"><em>BA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_BLOCK_ADDR <code>BA</code>. </p>
<p>G_BLOCK_ADDR computes the address of a basic block.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register of a pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00902">902</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00181">llvm::MachineInstrBuilder::addBlockAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>, and <a class="el" href="LegalityPredicates_8cpp_source.html#l00069">llvm::LegalityPredicates::isPointer()</a>.</p>

</div>
</div>
<a id="a1e5b88856596e413494661b5fae9fc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5b88856596e413494661b5fae9fc39">&#9670;&nbsp;</a></span>buildBoolExt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBoolExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsFP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00436">436</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00424">getBoolExtOp()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00172">llvm::SrcOp::getReg()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>, and <a class="el" href="LegalityPredicates_8cpp_source.html#l00063">llvm::LegalityPredicates::isVector()</a>.</p>

</div>
</div>
<a id="a0ae44597e21d583e46c8bdfa52e56fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae44597e21d583e46c8bdfa52e56fa3">&#9670;&nbsp;</a></span>buildBr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>Dest</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert G_BR <code>Dest</code>. </p>
<p>G_BR is an unconditional branch to <code>Dest</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00253">253</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="aac1279cee7d66c2454030fa7f22dc3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1279cee7d66c2454030fa7f22dc3c5">&#9670;&nbsp;</a></span>buildBrCond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBrCond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Tst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>Dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert G_BRCOND <code>Tst</code>, <code>Dest</code>. </p>
<p>G_BRCOND is a conditional branch to <code>Dest</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Tst</code> must be a generic virtual register with scalar type. At the beginning of legalization, this will be a single bit (s1). Targets with interesting flags registers may change this. For a wider type, whether the branch is taken must only depend on bit 0 (for now).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00353">353</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00137">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>, and <a class="el" href="LegalityPredicates_8cpp_source.html#l00057">llvm::LegalityPredicates::isScalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>.</p>

</div>
</div>
<a id="aecf67aca8d78d0136244799c4182e52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf67aca8d78d0136244799c4182e52f">&#9670;&nbsp;</a></span>buildBrIndirect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBrIndirect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Tgt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert G_BRINDIRECT <code>Tgt</code>. </p>
<p>G_BRINDIRECT is an indirect branch to <code>Tgt</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Tgt</code> must be a generic virtual register with pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00257">257</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>, and <a class="el" href="LegalityPredicates_8cpp_source.html#l00069">llvm::LegalityPredicates::isPointer()</a>.</p>

</div>
</div>
<a id="aaf1013659ccc9708197f76c0bd724936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1013659ccc9708197f76c0bd724936">&#9670;&nbsp;</a></span>buildBrJT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBrJT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TablePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>JTI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>IndexReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert G_BRJT <code>TablePtr</code>, <code>JTI</code>, <code>IndexReg</code>. </p>
<p>G_BRJT is a jump table branch using a table base pointer <code>TablePtr</code>, jump table index <code>JTI</code> and index <code>IndexReg</code> </p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>TablePtr</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>JTI</code> must be be a jump table index. </dd>
<dd>
<code>IndexReg</code> must be a generic virtual register with pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00262">262</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00162">llvm::MachineInstrBuilder::addJumpTableIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>, and <a class="el" href="LegalityPredicates_8cpp_source.html#l00069">llvm::LegalityPredicates::isPointer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>.</p>

</div>
</div>
<a id="a60609bd46d38414e2c9e2334f9740727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60609bd46d38414e2c9e2334f9740727">&#9670;&nbsp;</a></span>buildBuildVector()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_BUILD_VECTOR <code>Op0</code>, ... </p>
<p>G_BUILD_VECTOR creates a vector value from multiple scalar registers. </p><dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
The entire register <code>Res</code> (and no more) must be covered by the input scalar registers. </dd>
<dd>
The type of all <code>Ops</code> registers must be identical.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00611">611</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00170">llvm::CombinerHelper::applyCombineConcatVectors()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02354">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02838">llvm::LegalizerHelper::fewerElementsVectorBuildVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02543">llvm::LegalizerHelper::fewerElementsVectorCasts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02592">llvm::LegalizerHelper::fewerElementsVectorCmp()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02325">llvm::LegalizerHelper::fewerElementsVectorImplicitDef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02659">llvm::LegalizerHelper::fewerElementsVectorSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00175">getGCDType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02293">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01779">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04197">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03497">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03562">llvm::LegalizerHelper::narrowScalarInsert()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>.</p>

</div>
</div>
<a id="a7acf8a5ebb4b351a451a2d63faf13294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7acf8a5ebb4b351a451a2d63faf13294">&#9670;&nbsp;</a></span>buildBuildVectorTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildBuildVectorTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_BUILD_VECTOR_TRUNC <code>Op0</code>, ... </p>
<p>G_BUILD_VECTOR_TRUNC creates a vector value from multiple scalar registers which have types larger than the destination vector element type, and truncates the values to fit.</p>
<p>If the operands given are already the same size as the vector elt type, then this method will instead create a G_BUILD_VECTOR instruction.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
The type of all <code>Ops</code> registers must be identical.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00627">627</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>.</p>

</div>
</div>
<a id="a3493ece271aff0f2c3d162494e3fcc81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3493ece271aff0f2c3d162494e3fcc81">&#9670;&nbsp;</a></span>buildCast()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert an appropriate cast between two registers of equal size. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00482">482</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00273">buildCopy()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00502">buildExtract()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00645">buildInsert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04253">llvm::LegalizerHelper::lowerDynStackAlloc()</a>.</p>

</div>
</div>
<a id="a46cfa445be514255440f986c4b7b496f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cfa445be514255440f986c4b7b496f">&#9670;&nbsp;</a></span>buildConcatVectors()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildConcatVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CONCAT_VECTORS <code>Op0</code>, ... </p>
<p>G_CONCAT_VECTORS creates a vector from the concatenation of 2 or more vectors.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
The entire register <code>Res</code> (and no more) must be covered by the input registers. </dd>
<dd>
The type of all source operands must be identical.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00637">637</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l02354">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02838">llvm::LegalizerHelper::fewerElementsVectorBuildVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02543">llvm::LegalizerHelper::fewerElementsVectorCasts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02592">llvm::LegalizerHelper::fewerElementsVectorCmp()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02325">llvm::LegalizerHelper::fewerElementsVectorImplicitDef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02659">llvm::LegalizerHelper::fewerElementsVectorSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00175">getGCDType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>.</p>

</div>
</div>
<a id="af751c28a69e1d07e19dad11e4e26a70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af751c28a69e1d07e19dad11e4e26a70d">&#9670;&nbsp;</a></span>buildConstant() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantInt.html">ConstantInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CONSTANT <code>Val</code>. </p>
<p>G_CONSTANT is an integer constant with the specified size and value. <code>Val</code> will be extended or truncated to the size of <code>Reg</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p>Reimplemented in <a class="el" href="classllvm_1_1CSEMIRBuilder.html#af20c06f6ef57cddf624f531efbaf69e7">llvm::CSEMIRBuilder</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00278">278</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00127">llvm::MachineInstrBuilder::addCImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00620">buildSplatVector()</a>, <a class="el" href="Constants_8h_source.html#l00142">llvm::ConstantInt::getBitWidth()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00142">llvm::LLT::getScalarSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00120">llvm::LLT::getScalarType()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00204">llvm::CSEMIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00298">buildConstant()</a>, <a class="el" href="ConstantFoldingMIRBuilder_8h_source.html#l00028">llvm::ConstantFoldingMIRBuilder::buildInstr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01412">extractF64Exponent()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02210">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02348">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03724">llvm::LegalizerHelper::lowerBitCount()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04396">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04288">llvm::LegalizerHelper::lowerExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04320">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04360">llvm::LegalizerHelper::lowerSADDO_SSUBO()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04197">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04164">llvm::LegalizerHelper::lowerUnmergeValues()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">materializePtrAdd()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01297">llvm::AMDGPURegisterBankInfo::splitBufferOffsets()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04431">SwapN()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00168">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00097">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00196">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="afdce4b9880a0aed02fe487da6a613cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdce4b9880a0aed02fe487da6a613cbd">&#9670;&nbsp;</a></span>buildConstant() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CONSTANT <code>Val</code>. </p>
<p>G_CONSTANT is an integer constant with the specified size and value.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00298">298</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00278">buildConstant()</a>, <a class="el" href="Type_8cpp_source.html#l00244">llvm::IntegerType::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00704">llvm::ConstantInt::get()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00258">getFunction()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00142">llvm::LLT::getScalarSizeInBits()</a>.</p>

</div>
</div>
<a id="ab952b8b71fdba5baaf6a083e06d71da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab952b8b71fdba5baaf6a083e06d71da2">&#9670;&nbsp;</a></span>buildConstant() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00331">331</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00278">buildConstant()</a>, <a class="el" href="Constants_8cpp_source.html#l00704">llvm::ConstantInt::get()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00258">getFunction()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>.</p>

</div>
</div>
<a id="a6ab34a535b1441b48a0ede2c2aa6fb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab34a535b1441b48a0ede2c2aa6fb98">&#9670;&nbsp;</a></span>buildConstDbgValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildConstDbgValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Expr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a DBG_VALUE instructions specifying that <code>Variable</code> is given by <code>C</code> (suitably modified by <code>Expr</code>). </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00130">130</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00268">getDL()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="ae32b6e2213ad3119a124e6e0673a5898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32b6e2213ad3119a124e6e0673a5898">&#9670;&nbsp;</a></span>buildCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = COPY Op. </p>
<p>Register-to-register COPY sets <code>Res</code> to <code>Op</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00273">273</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00385">allocateHSAUserSGPRs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00277">llvm::CombinerHelper::applyCombineShuffleVector()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00482">buildCast()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04049">findIntrinsicID()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00762">getCallOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04657">getShiftTypeForInst()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00181">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00376">handleMustTailForwardedRegisters()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00852">isSwiftError()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00921">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04253">llvm::LegalizerHelper::lowerDynStackAlloc()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00453">llvm::MipsCallLowering::lowerFormalArguments()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04473">llvm::LegalizerHelper::lowerReadRegister()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04197">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00042">llvm::CombinerHelper::replaceRegWith()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00620">selectSubregisterCopy()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="a6a31c8e33dcb4c2c60d965227c227e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a31c8e33dcb4c2c60d965227c227e8e">&#9670;&nbsp;</a></span>buildCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CTLZ <code>Op0</code>, <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01352">1352</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a4fe52c440f33a8895fb01730017de4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe52c440f33a8895fb01730017de4be">&#9670;&nbsp;</a></span>buildCTLZ_ZERO_UNDEF()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildCTLZ_ZERO_UNDEF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CTLZ_ZERO_UNDEF <code>Op0</code>, <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01357">1357</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>.</p>

</div>
</div>
<a id="a9607e5a365ae4ce30b73b802f590bb21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9607e5a365ae4ce30b73b802f590bb21">&#9670;&nbsp;</a></span>buildCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CTPOP <code>Op0</code>, <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01347">1347</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a1c1ac6707657ae4a0b6509e7857c1c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1ac6707657ae4a0b6509e7857c1c68">&#9670;&nbsp;</a></span>buildCTTZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CTTZ <code>Op0</code>, <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01362">1362</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a80194aed09e8b4c04c228940ff2a56a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80194aed09e8b4c04c228940ff2a56a5">&#9670;&nbsp;</a></span>buildCTTZ_ZERO_UNDEF()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildCTTZ_ZERO_UNDEF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_CTTZ_ZERO_UNDEF <code>Op0</code>, <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01367">1367</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="aadc416be0ccae999a06a3a9452bf8d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc416be0ccae999a06a3a9452bf8d37">&#9670;&nbsp;</a></span>buildDbgLabel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildDbgLabel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Label</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a DBG_LABEL instructions specifying that <code>Label</code> is given. </p>
<p>Convert "llvm.dbg.label Label" to "DBG_LABEL Label". </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00154">154</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00046">llvm::MachineIRBuilderState::DL</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="a92bad84c9e323ab0a96d8d8bbb22d149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bad84c9e323ab0a96d8d8bbb22d149">&#9670;&nbsp;</a></span>buildDirectDbgValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildDirectDbgValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Expr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a DBG_VALUE instruction expressing the fact that the associated <code>Variable</code> lives in <code>Reg</code> (suitably modified by <code>Expr</code>). </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00090">90</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00268">getDL()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00247">getTII()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00083">insertInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="ac570c4fe443458030ae803e65da0e42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac570c4fe443458030ae803e65da0e42a">&#9670;&nbsp;</a></span>buildDynStackAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildDynStackAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_DYN_STACKALLOC <code>Size</code>, <code><a class="el" href="structllvm_1_1Align.html" title="This struct is a compact representation of a valid (non-zero power of two) alignment. ">Align</a></code>. </p>
<p>G_DYN_STACKALLOC does a dynamic stack allocation and writes the address of the allocated memory into <code>Res</code>. </p><dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00163">163</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00142">llvm::SrcOp::addSrcToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="ab8da4d08f2c0875e9623bb712aa64303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8da4d08f2c0875e9623bb712aa64303">&#9670;&nbsp;</a></span>buildExtOrTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildExtOrTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = <code>ExtOpc</code>, <code>Res</code> = G_TRUNC <code>Op</code>, or <code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>. </p>
<p>/// </p><dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00443">443</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00477">buildAnyExtOrTrunc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00467">buildSExtOrTrunc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00472">buildZExtOrTrunc()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>.</p>

</div>
</div>
<a id="a2f52fec4aa17c3066db14a8d4717469d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f52fec4aa17c3066db14a8d4717469d">&#9670;&nbsp;</a></span>buildExtract()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildExtract </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert `Res0, ... </p>
<p>= G_EXTRACT Src, Idx0`.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> and <code>Src</code> must be generic virtual registers.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00502">502</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00142">llvm::SrcOp::addSrcToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00482">buildCast()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01618">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02354">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02838">llvm::LegalizerHelper::fewerElementsVectorBuildVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01530">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00083">llvm::LegalizerHelper::legalizeInstrStep()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02280">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03497">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03562">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00420">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00155">llvm::CallLowering::unpackRegs()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00218">unpackRegsToOrigType()</a>.</p>

</div>
</div>
<a id="a7835e6cd3f1b340d3bb617304038d744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7835e6cd3f1b340d3bb617304038d744">&#9670;&nbsp;</a></span>buildExtractVectorElement()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildExtractVectorElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_EXTRACT_VECTOR_ELT <code>Val</code>, <code>Idx</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar type. </dd>
<dd>
<code>Val</code> must be a generic virtual register with vector type. </dd>
<dd>
<code>Idx</code> must be a generic virtual register with scalar type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00730">730</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04197">llvm::LegalizerHelper::lowerShuffleVector()</a>.</p>

</div>
</div>
<a id="aa380c23defc3d27e5d444e16e546c75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa380c23defc3d27e5d444e16e546c75a">&#9670;&nbsp;</a></span>buildFAbs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFAbs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FABS <code>Op0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01405">1405</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02210">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01356">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>.</p>

</div>
</div>
<a id="a6c310b0c7fbdd8454ea3fd588af8e7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c310b0c7fbdd8454ea3fd588af8e7f3">&#9670;&nbsp;</a></span>buildFAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FADD <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01372">1372</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01356">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04123">llvm::LegalizerHelper::lowerFMad()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04137">llvm::LegalizerHelper::lowerIntrinsicRound()</a>.</p>

</div>
</div>
<a id="a6b01691846ce3615fea6bbac57d70486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b01691846ce3615fea6bbac57d70486">&#9670;&nbsp;</a></span>buildFCanonicalize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFCanonicalize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Dst</code> = G_FCANONICALIZE <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01411">1411</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l04093">llvm::LegalizerHelper::lowerFMinNumMaxNum()</a>.</p>

</div>
</div>
<a id="ad59e8e9f44e03e377ead13deda068d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59e8e9f44e03e377ead13deda068d0e">&#9670;&nbsp;</a></span>buildFCmp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>&#160;</td>
          <td class="paramname"><em>Pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a <code>Res</code> = G_FCMP <code>Pred<code>Op0</code>,</code> <code>Op1</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. Typically this starts as s1 or &lt;N x="" s1&gt;=""&gt;. </dd>
<dd>
<code>Op0</code> and Op1 must be generic virtual registers with the same number of elements as <code>Res</code> (or scalar, if <code>Res</code> is scalar). </dd>
<dd>
<code>Pred</code> must be a floating-point predicate.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00705">705</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l02592">llvm::LegalizerHelper::fewerElementsVectorCmp()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02210">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04137">llvm::LegalizerHelper::lowerIntrinsicRound()</a>.</p>

</div>
</div>
<a id="a81a7959d3e7f624343ecdf6905e251dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a7959d3e7f624343ecdf6905e251dd">&#9670;&nbsp;</a></span>buildFConstant() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantFP.html">ConstantFP</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FCONSTANT <code>Val</code>. </p>
<p>G_FCONSTANT is a floating-point constant with the specified size and value.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p>Reimplemented in <a class="el" href="classllvm_1_1CSEMIRBuilder.html#ae1fe7f5085d203a5984b2450f907b239">llvm::CSEMIRBuilder</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00306">306</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addFPImm()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00620">buildSplatVector()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00120">llvm::LLT::getScalarType()</a>, <a class="el" href="APFloat_8h_source.html#l01175">llvm::APFloat::getSemantics()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, <a class="el" href="APFloat_8cpp_source.html#l00205">llvm::APFloatBase::getSizeInBits()</a>, <a class="el" href="Constants_8h_source.html#l00302">llvm::ConstantFP::getValueAPF()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00231">llvm::CSEMIRBuilder::buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00337">buildFConstant()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02062">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01356">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01589">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04137">llvm::LegalizerHelper::lowerIntrinsicRound()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03895">llvm::LegalizerHelper::lowerUITOFP()</a>.</p>

</div>
</div>
<a id="a4265ff404073d12b765bc9fee4e7f186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4265ff404073d12b765bc9fee4e7f186">&#9670;&nbsp;</a></span>buildFConstant() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00337">337</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00306">buildFConstant()</a>, <a class="el" href="Constants_8cpp_source.html#l00767">llvm::ConstantFP::get()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00325">llvm::getAPFloatFromSize()</a>, <a class="el" href="Function_8cpp_source.html#l00223">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00142">llvm::LLT::getScalarSizeInBits()</a>.</p>

</div>
</div>
<a id="aa28f164b227803f0fef41094366c2dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28f164b227803f0fef41094366c2dca">&#9670;&nbsp;</a></span>buildFConstant() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00346">346</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00306">buildFConstant()</a>, <a class="el" href="Constants_8cpp_source.html#l00767">llvm::ConstantFP::get()</a>, <a class="el" href="Function_8cpp_source.html#l00223">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>.</p>

</div>
</div>
<a id="ac6b47b51bfacb6c594a3c6b8472202c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b47b51bfacb6c594a3c6b8472202c1">&#9670;&nbsp;</a></span>buildFCopysign()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFCopysign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FCOPYSIGN <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01423">1423</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01356">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>.</p>

</div>
</div>
<a id="a21f358f36e1ae7fc91568266264f760e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f358f36e1ae7fc91568266264f760e">&#9670;&nbsp;</a></span>buildFence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Ordering</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Scope</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>G_FENCE Ordering, Scope</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00895">895</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="ab107810eccfb0e46e47348ea9ef8d0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab107810eccfb0e46e47348ea9ef8d0ed">&#9670;&nbsp;</a></span>buildFIDbgValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFIDbgValue </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Expr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a DBG_VALUE instruction expressing the fact that the associated <code>Variable</code> lives in the stack slot specified by <code>FI</code> (suitably modified by <code>Expr</code>). </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00115">115</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00227">llvm::MachineInstrBuilder::addMetadata()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00268">getDL()</a>.</p>

</div>
</div>
<a id="a83e3a0d4a171aa0c430c5bf94fdeba0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e3a0d4a171aa0c430c5bf94fdeba0f">&#9670;&nbsp;</a></span>buildFMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FMA <code>Op0</code>, <code>Op1</code>, <code>Op2</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01385">1385</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02062">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>.</p>

</div>
</div>
<a id="a93506f2348b1810a9b322294d0c9d9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93506f2348b1810a9b322294d0c9d9b6">&#9670;&nbsp;</a></span>buildFMAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFMAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FMAD <code>Op0</code>, <code>Op1</code>, <code>Op2</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01392">1392</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="aebc4941c088a91b74ddd1810c6de33bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc4941c088a91b74ddd1810c6de33bd">&#9670;&nbsp;</a></span>buildFMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01277">1277</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01936">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01997">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02062">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02210">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01589">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04123">llvm::LegalizerHelper::lowerFMad()</a>.</p>

</div>
</div>
<a id="aed743474dee2c19ddbdc4e0691ca2f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed743474dee2c19ddbdc4e0691ca2f6e">&#9670;&nbsp;</a></span>buildFNeg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFNeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FNEG <code>Op0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01399">1399</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01936">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02062">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>.</p>

</div>
</div>
<a id="a570ed45b8dc6d8baf072e25d4ad8bb81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570ed45b8dc6d8baf072e25d4ad8bb81">&#9670;&nbsp;</a></span>buildFPExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFPExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FPEXT <code>Op</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00522">522</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01997">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>.</p>

</div>
</div>
<a id="a03241215374b8ba88272333652a4a151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03241215374b8ba88272333652a4a151">&#9670;&nbsp;</a></span>buildFPTOSI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFPTOSI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FPTOSI <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01444">1444</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>.</p>

</div>
</div>
<a id="a3bb6c93f088c2df4bcb58e6f677e1213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb6c93f088c2df4bcb58e6f677e1213">&#9670;&nbsp;</a></span>buildFPTOUI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFPTOUI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FPTOUI <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01439">1439</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="adea7967a3a63dc10c5626f38dbc68ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea7967a3a63dc10c5626f38dbc68ec9">&#9670;&nbsp;</a></span>buildFPTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFPTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>FLags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FPTRUNC <code>Op</code>. </p>
<p>G_FPTRUNC converts a floating-point value into one with a smaller type.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Res</code> must be smaller than <code>Op</code> </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00692">692</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01997">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>.</p>

</div>
</div>
<a id="a92664cdbeb0b24030809439993ac271d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92664cdbeb0b24030809439993ac271d">&#9670;&nbsp;</a></span>buildFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FRAME_INDEX <code>Idx</code>. </p>
<p>G_FRAME_INDEX materializes the address of an alloca value or other stack-based object.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00174">174</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00453">llvm::MipsCallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, and <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>.</p>

</div>
</div>
<a id="ad6f6303198198c46c29e56c166ad9c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f6303198198c46c29e56c166ad9c72">&#9670;&nbsp;</a></span>buildFSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildFSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_FSUB <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01379">1379</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01356">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>.</p>

</div>
</div>
<a id="a0ac2ceaa32ba0511bb9e14e6edfbc329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac2ceaa32ba0511bb9e14e6edfbc329">&#9670;&nbsp;</a></span>buildGlobalValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildGlobalValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_GLOBAL_VALUE <code>GV</code>. </p>
<p>G_GLOBAL_VALUE materializes the address of the specified global into <code>Res</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with pointer type in the same address space as <code>GV</code>.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00183">183</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00157">llvm::LLT::getAddressSpace()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00607">llvm::PointerType::getAddressSpace()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="GlobalValue_8h_source.html#l00277">llvm::GlobalValue::getType()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsCallLowering_8cpp_source.html#l00537">llvm::MipsCallLowering::lowerCall()</a>.</p>

</div>
</div>
<a id="a34554bbf9cf7577f166fb01533dcd775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34554bbf9cf7577f166fb01533dcd775">&#9670;&nbsp;</a></span>buildICmp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildICmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>&#160;</td>
          <td class="paramname"><em>Pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a <code>Res</code> = G_ICMP <code>Pred</code>, <code>Op0</code>, <code>Op1</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. Typically this starts as s1 or &lt;N x="" s1&gt;=""&gt;. </dd>
<dd>
<code>Op0</code> and Op1 must be generic virtual registers with the same number of elements as <code>Res</code>. If <code>Res</code> is a scalar, <code>Op0</code> must be either a scalar or pointer. </dd>
<dd>
<code>Pred</code> must be an integer predicate.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00698">698</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l02592">llvm::LegalizerHelper::fewerElementsVectorCmp()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02280">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03724">llvm::LegalizerHelper::lowerBitCount()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04029">llvm::LegalizerHelper::lowerMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04360">llvm::LegalizerHelper::lowerSADDO_SSUBO()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01230">llvm::AMDGPURegisterBankInfo::lowerScalarMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a5a76abb6dd3946ca5c9cd6e8f341d63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a76abb6dd3946ca5c9cd6e8f341d63c">&#9670;&nbsp;</a></span>buildIndirectDbgValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildIndirectDbgValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Variable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Expr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a DBG_VALUE instruction expressing the fact that the associated <code>Variable</code> lives in memory at <code>Reg</code> (suitably modified by <code>Expr</code>). </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00103">103</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00268">getDL()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00247">getTII()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00083">insertInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="a43996e007e5f64c065eb4dfd453d2a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43996e007e5f64c065eb4dfd453d2a2d">&#9670;&nbsp;</a></span>buildInsert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00645">645</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00482">buildCast()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits()</a>, and <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00527">buildSequence()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02354">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00175">getGCDType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01559">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03562">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00130">llvm::CallLowering::packRegs()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00218">unpackRegsToOrigType()</a>.</p>

</div>
</div>
<a id="aca31191486506a279715dd3bf677d75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca31191486506a279715dd3bf677d75f">&#9670;&nbsp;</a></span>buildInsertVectorElement()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildInsertVectorElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Elt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_INSERT_VECTOR_ELT <code>Val</code>, <code>Elt</code>, <code>Idx</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> and <code>Val</code> must be a generic virtual register </dd>
<dd>
<code>Elt</code> and <code>Idx</code> must be a generic virtual register with scalar type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00724">724</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="ab091d06c5b52257a9fa4cb43be26d93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab091d06c5b52257a9fa4cb43be26d93a">&#9670;&nbsp;</a></span>buildInstr() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert &lt;empty&gt; = <code>Opcode</code> &lt;empty&gt;. </p>
<p>The insertion point is the one set by the last call of either setBasicBlock or setMI.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">74</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00078">buildInstrNoInsert()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00083">insertInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00737">llvm::CombinerHelper::applyCombineIndexedLoadStore()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00409">buildAnyExt()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00763">buildAtomicCmpXchg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00735">buildAtomicCmpXchgWithSuccess()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00902">buildBlockAddress()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00436">buildBoolExt()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00253">buildBr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00353">buildBrCond()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00257">buildBrIndirect()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00262">buildBrJT()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00611">buildBuildVector()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00627">buildBuildVectorTrunc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00482">buildCast()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00637">buildConcatVectors()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00278">buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00130">buildConstDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00273">buildCopy()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00154">buildDbgLabel()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00163">buildDynStackAlloc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00443">buildExtOrTrunc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00502">buildExtract()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00730">buildExtractVectorElement()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00705">buildFCmp()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00306">buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00895">buildFence()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00115">buildFIDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00692">buildFPTrunc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00174">buildFrameIndex()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00183">buildGlobalValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00698">buildICmp()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00645">buildInsert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00724">buildInsertVectorElement()</a>, <a class="el" href="ConstantFoldingMIRBuilder_8h_source.html#l00028">llvm::ConstantFoldingMIRBuilder::buildInstr()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00137">llvm::CSEMIRBuilder::buildInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00663">buildIntrinsic()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00196">buildJumpTable()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00366">buildLoadInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00572">buildMerge()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01618">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00214">buildPtrAdd()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00240">buildPtrMask()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00714">buildSelect()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00414">buildSExt()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00620">buildSplatVector()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00380">buildStore()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00687">buildTrunc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00400">buildUAdde()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00393">buildUAddo()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00568">buildUndef()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00582">buildUnmerge()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01435">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00419">buildZExt()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00926">changeFCMPPredToAArch64CC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01073">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02354">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02543">llvm::LegalizerHelper::fewerElementsVectorCasts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02731">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02798">llvm::LegalizerHelper::fewerElementsVectorUnmergeValues()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04049">findIntrinsicID()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00762">getCallOpcode()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01779">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00355">llvm::MipsLegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02348">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03724">llvm::LegalizerHelper::lowerBitCount()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04442">llvm::LegalizerHelper::lowerBitreverse()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00503">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00921">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00537">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04093">llvm::LegalizerHelper::lowerFMinNumMaxNum()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00344">MSA2OpIntrinsicToGeneric()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00332">MSA3OpIntrinsicToGeneric()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03637">llvm::LegalizerHelper::narrowScalarBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00317">SelectMSA3OpIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01358">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00620">selectSubregisterCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00675">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02032">toggleSPDenormMode()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00141">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00196">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="ad44bc16f335999daa08a4de4d8ed8668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44bc16f335999daa08a4de4d8ed8668">&#9670;&nbsp;</a></span>buildInstr() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &gt;&#160;</td>
          <td class="paramname"><em>DstOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &gt;&#160;</td>
          <td class="paramname"><em>SrcOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1CSEMIRBuilder.html#a643d4d8b18af31abf083bb8d71719a1e">llvm::CSEMIRBuilder</a>, and <a class="el" href="classllvm_1_1ConstantFoldingMIRBuilder.html#ac51da21e7ba251b98c52dc5306c87a5a">llvm::ConstantFoldingMIRBuilder</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">945</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01182">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00482">buildCast()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00099">llvm::LLT::getNumElements()</a>, <a class="el" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits()</a>, <a class="el" href="InstrTypes_8h_source.html#l00824">llvm::CmpInst::isFPPredicate()</a>, <a class="el" href="InstrTypes_8h_source.html#l00825">llvm::CmpInst::isIntPredicate()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, <a class="el" href="LegalityPredicates_8cpp_source.html#l00069">llvm::LegalityPredicates::isPointer()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, <a class="el" href="LegalityPredicates_8cpp_source.html#l00057">llvm::LegalityPredicates::isScalar()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>, <a class="el" href="LegalityPredicates_8cpp_source.html#l00063">llvm::LegalityPredicates::isVector()</a>, <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857a2d0e1304ef8d805e2c04c15c53db4e48">llvm::SrcOp::Ty_Predicate</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00202">validateBinaryOp()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00929">validateSelectOp()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00208">validateShiftOp()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00910">validateTruncExt()</a>.</p>

</div>
</div>
<a id="ae04499daa8807ddb4d00e7ed18b1698f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04499daa8807ddb4d00e7ed18b1698f">&#9670;&nbsp;</a></span>buildInstrNoInsert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildInstrNoInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build but don't insert &lt;empty&gt; = <code>Opcode</code> &lt;empty&gt;. </p>
<dl class="section pre"><dt>Precondition</dt><dd>setMF, setBasicBlock or setMI must have been called.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00078">78</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00268">getDL()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00247">getTII()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02459">llvm::LegalizerHelper::fewerElementsVectorMultiEltType()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00099">llvm::RegBankSelect::getAnalysisUsage()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00762">getCallOpcode()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00503">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00921">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00537">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="RISCVCallLowering_8cpp_source.html#l00024">llvm::RISCVCallLowering::lowerReturn()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, and <a class="el" href="MipsCallLowering_8cpp_source.html#l00413">llvm::MipsCallLowering::lowerReturn()</a>.</p>

</div>
</div>
<a id="acaf57b895cd34253ab64b053aa5b992b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf57b895cd34253ab64b053aa5b992b">&#9670;&nbsp;</a></span>buildIntrinsic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a>&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasSideEffects</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert either a G_INTRINSIC (if <code>HasSideEffects</code> is false) or G_INTRINSIC_W_SIDE_EFFECTS instruction. </p>
<p>Its first operand will be the result register definition unless <code>Reg</code> is NoReg (== 0). The second operand will be the intrinsic's ID.</p>
<p>Callers are expected to add the required definitions and uses afterwards.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00663">663</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01412">extractF64Exponent()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01936">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01997">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02062">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02210">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01589">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>.</p>

</div>
</div>
<a id="a82f53193b686f403795176a47d61c63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f53193b686f403795176a47d61c63b">&#9670;&nbsp;</a></span>buildIntrinsic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">Intrinsic::ID</a>&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &gt;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasSideEffects</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00675">675</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>.</p>

</div>
</div>
<a id="ad03b89098c7882554b76ab4998f7b905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03b89098c7882554b76ab4998f7b905">&#9670;&nbsp;</a></span>buildIntrinsicTrunc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildIntrinsicTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Dst</code> = G_INTRINSIC_TRUNC <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01417">1417</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l04137">llvm::LegalizerHelper::lowerIntrinsicRound()</a>.</p>

</div>
</div>
<a id="a5986a45c021d42bcc2f1563aa25c4cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5986a45c021d42bcc2f1563aa25c4cc8">&#9670;&nbsp;</a></span>buildIntToPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildIntToPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert a G_INTTOPTR instruction. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00534">534</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>.</p>

</div>
</div>
<a id="a1e0ff1c3970daea3b6b33a07f4ad839e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0ff1c3970daea3b6b33a07f4ad839e">&#9670;&nbsp;</a></span>buildJumpTable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildJumpTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>PtrTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>JTI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_JUMP_TABLE <code>JTI</code>. </p>
<p>G_JUMP_TABLE sets <code>Res</code> to the address of the jump table specified by the jump table index <code>JTI</code>.</p>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00196">196</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>.</p>

</div>
</div>
<a id="ae7e15853fc188dffb357d47c6081c4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e15853fc188dffb357d47c6081c4c4">&#9670;&nbsp;</a></span>buildLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res = G_LOAD Addr, MMO</code>. </p>
<p>Loads the value stored at <code>Addr</code>. Puts the result in <code>Res</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00360">360</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00366">buildLoadInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00852">isSwiftError()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00355">llvm::MipsLegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l02897">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>.</p>

</div>
</div>
<a id="aeede510b1aaac978daaba60dcc2817de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeede510b1aaac978daaba60dcc2817de">&#9670;&nbsp;</a></span>buildLoadInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildLoadInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res = &lt;opcode&gt; Addr, MMO</code>. </p>
<p>Loads the value stored at <code>Addr</code>. Puts the result in <code>Res</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00366">366</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00142">llvm::SrcOp::addSrcToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00360">buildLoad()</a>.</p>

</div>
</div>
<a id="a03752c43b6a65fb98c54b17c1510660d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03752c43b6a65fb98c54b17c1510660d">&#9670;&nbsp;</a></span>buildLShr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildLShr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01289">1289</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04396">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04288">llvm::LegalizerHelper::lowerExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04164">llvm::LegalizerHelper::lowerUnmergeValues()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04431">SwapN()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a7f0631599c37535974448b6bf180dad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0631599c37535974448b6bf180dad1">&#9670;&nbsp;</a></span>buildMerge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildMerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_MERGE_VALUES <code>Op0</code>, ... </p>
<p>G_MERGE_VALUES combines the input elements contiguously into a larger register.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
The entire register <code>Res</code> (and no more) must be covered by the input registers. </dd>
<dd>
The type of all <code>Ops</code> registers must be identical.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00572">572</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00277">llvm::CombinerHelper::applyCombineShuffleVector()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00527">buildSequence()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00175">getGCDType()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00181">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01258">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00327">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03497">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03562">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03462">llvm::LegalizerHelper::narrowScalarMul()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>, and <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>.</p>

</div>
</div>
<a id="afe01ff5021b27de46ea7d862ac81dde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe01ff5021b27de46ea7d862ac81dde6">&#9670;&nbsp;</a></span>buildMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_MUL <code>Op0</code>, <code>Op1</code>. </p>
<p>G_MUL sets <code>Res</code> to the sum of integer parameters <code>Op0</code> and <code>Op1</code>, truncated to their width.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same (scalar or vector) type).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01259">1259</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>.</p>

</div>
</div>
<a id="a16532d0d8fb47080714810131b45b75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16532d0d8fb47080714810131b45b75b">&#9670;&nbsp;</a></span>buildNot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildNot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert a bitwise not, <code>NegOne</code> = G_CONSTANT -1 <code>Res</code> = G_OR <code>Op0</code>, NegOne. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01341">1341</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>.</p>

</div>
</div>
<a id="ad42e2ed93b33ca5a2c0b929a1441147e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42e2ed93b33ca5a2c0b929a1441147e">&#9670;&nbsp;</a></span>buildOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_OR <code>Op0</code>, <code>Op1</code>. </p>
<p>G_OR sets <code>Res</code> to the bitwise or of integer parameters <code>Op0</code> and <code>Op1</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same (scalar or vector) type).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01327">1327</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04396">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04320">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04431">SwapN()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a82dbc99941b4cb96955d0e550dfb19f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82dbc99941b4cb96955d0e550dfb19f5">&#9670;&nbsp;</a></span>buildPtrAdd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildPtrAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_PTR_ADD <code>Op0</code>, <code>Op1</code>. </p>
<p>G_PTR_ADD adds <code>Op1</code> addressible units to the pointer specified by <code>Op0</code>, storing the resulting pointer in <code>Res</code>. Addressible units are typically bytes but this can vary between targets.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> and <code>Op0</code> must be generic virtual registers with pointer type. </dd>
<dd>
<code>Op1</code> must be a generic virtual register with scalar type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00214">214</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">materializePtrAdd()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="ae3fffb81520a8565f580e56242ef3650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fffb81520a8565f580e56242ef3650">&#9670;&nbsp;</a></span>buildPtrMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildPtrMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>NumBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_PTR_MASK <code>Op0</code>, <code>NumBits</code>. </p>
<p>G_PTR_MASK clears the low bits of a pointer operand without destroying its pointer properties. This has the effect of rounding the address <em>down</em> to a specified alignment in bits.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> and <code>Op0</code> must be generic virtual registers with pointer type. </dd>
<dd>
<code>NumBits</code> must be an integer representing the number of low bits to be cleared in <code>Op0</code>.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00240">240</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00142">llvm::SrcOp::addSrcToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="afd3920e024c9e79df5fd07b03c64d314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3920e024c9e79df5fd07b03c64d314">&#9670;&nbsp;</a></span>buildPtrToInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildPtrToInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert a G_PTRTOINT instruction. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00529">529</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>.</p>

</div>
</div>
<a id="a1282bf3c5b6c6f3f1cc765a2dd7c11a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">&#9670;&nbsp;</a></span>buildSelect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Tst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert a <code>Res</code> = G_SELECT <code>Tst</code>, <code>Op0</code>, <code>Op1</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same type. </dd>
<dd>
<code>Tst</code> must be a generic virtual register with scalar, pointer or vector type. If vector then it must have the same number of elements as the other parameters.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00714">714</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02659">llvm::LegalizerHelper::fewerElementsVectorSelect()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02210">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03724">llvm::LegalizerHelper::lowerBitCount()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04029">llvm::LegalizerHelper::lowerMinMax()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01230">llvm::AMDGPURegisterBankInfo::lowerScalarMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03895">llvm::LegalizerHelper::lowerUITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03678">llvm::LegalizerHelper::narrowScalarSelect()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>.</p>

</div>
</div>
<a id="a88190934da12b06d425f54c2d0b2f04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88190934da12b06d425f54c2d0b2f04a">&#9670;&nbsp;</a></span>buildSequence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::buildSequence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint64_t &gt;&#160;</td>
          <td class="paramname"><em>Indices</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert instructions to put <code>Ops</code> together at the specified p Indices to form a larger register. </p>
<p>If the types of the input registers are uniform and cover the entirity of <code>Res</code> then a G_MERGE_VALUES will be produced. Otherwise an IMPLICIT_DEF followed by a sequence of G_INSERT instructions.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
The final element of the sequence must not extend past the end of the destination register. </dd>
<dd>
The bits defined by each Op (derived from index and scalar size) must not overlap. </dd>
<dd>
<code>Indices</code> must be in ascending order of bit position. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00527">527</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00645">buildInsert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00572">buildMerge()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00568">buildUndef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">llvm::MachineRegisterInfo::getType()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a id="a42427e969917da5da61fadd006fed326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42427e969917da5da61fadd006fed326">&#9670;&nbsp;</a></span>buildSExt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildSExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_SEXT <code>Op</code>. </p>
<p>G_SEXT produces a register of the specified width, with bits 0 to sizeof(<code>Ty</code>) * 8 set to <code>Op</code>. The remaining bits are duplicated from the high bit of <code>Op</code> (i.e. 2s-complement sign extended).</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be smaller than <code>Res</code> </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00414">414</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CallLowering_8cpp_source.html#l00458">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>.</p>

</div>
</div>
<a id="a437e7190e38ee7e10daee0f4909d5066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a437e7190e38ee7e10daee0f4909d5066">&#9670;&nbsp;</a></span>buildSExtOrTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildSExtOrTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_SEXT <code>Op</code>, <code>Res</code> = G_TRUNC <code>Op</code>, or <code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>. </p>
<p>/// </p><dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00467">467</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00443">buildExtOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="a46e43325cef6f0b2507d4c541847ed72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e43325cef6f0b2507d4c541847ed72">&#9670;&nbsp;</a></span>buildShl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildShl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01283">1283</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04396">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04320">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04431">SwapN()</a>.</p>

</div>
</div>
<a id="a8c0db0c02bedbc26aba0fe9ebc77fff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0db0c02bedbc26aba0fe9ebc77fff9">&#9670;&nbsp;</a></span>buildSITOFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildSITOFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_SITOFP <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01434">1434</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04137">llvm::LegalizerHelper::lowerIntrinsicRound()</a>.</p>

</div>
</div>
<a id="a6a42ee731fc4e33eab8c5d6f76f8d8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a42ee731fc4e33eab8c5d6f76f8d8b2">&#9670;&nbsp;</a></span>buildSMax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildSMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_SMAX <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01455">1455</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="aad02a49b6c2f7c3c92a4ad7df5c4eb47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad02a49b6c2f7c3c92a4ad7df5c4eb47">&#9670;&nbsp;</a></span>buildSMin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildSMin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_SMIN <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01449">1449</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="acea0cf497e7f6a165bbb4312b5c17b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea0cf497e7f6a165bbb4312b5c17b43">&#9670;&nbsp;</a></span>buildSMulH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildSMulH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01271">1271</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="ac6b49f09ee0a287b676593cdef557720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b49f09ee0a287b676593cdef557720">&#9670;&nbsp;</a></span>buildSplatVector()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildSplatVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_BUILD_VECTOR with <code>Src</code> replicated to fill the number of elements. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00620">620</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00099">llvm::LLT::getNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00204">llvm::CSEMIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00278">buildConstant()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00231">llvm::CSEMIRBuilder::buildFConstant()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00306">buildFConstant()</a>.</p>

</div>
</div>
<a id="a87a7405685118d45876c996318829ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a7405685118d45876c996318829ceb">&#9670;&nbsp;</a></span>buildStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MMO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>G_STORE Val, Addr, MMO</code>. </p>
<p>Stores the value <code>Val</code> to <code>Addr</code>.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Val</code> must be a generic virtual register. </dd>
<dd>
<code>Addr</code> must be a generic virtual register with pointer type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00380">380</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00142">llvm::SrcOp::addSrcToMIB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00852">isSwiftError()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00355">llvm::MipsLegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00453">llvm::MipsCallLowering::lowerFormalArguments()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02897">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="a51b29463fc6674832a9a422ede618d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b29463fc6674832a9a422ede618d34">&#9670;&nbsp;</a></span>buildSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_SUB <code>Op0</code>, <code>Op1</code>. </p>
<p>G_SUB sets <code>Res</code> to the sum of integer parameters <code>Op0</code> and <code>Op1</code>, truncated to their width.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same (scalar or vector) type).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01243">1243</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01412">extractF64Exponent()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04360">llvm::LegalizerHelper::lowerSADDO_SSUBO()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>.</p>

</div>
</div>
<a id="ad57555369f2dd451dd46e10cb3e4f1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57555369f2dd451dd46e10cb3e4f1e9">&#9670;&nbsp;</a></span>buildTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_TRUNC <code>Op</code>. </p>
<p>G_TRUNC extracts the low bits of a type. For a vector type each element is truncated independently before being packed into the destination.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Res</code> must be smaller than <code>Op</code> </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00687">687</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00452">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00181">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04288">llvm::LegalizerHelper::lowerExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03839">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04164">llvm::LegalizerHelper::lowerUnmergeValues()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a9ce57912f40447103238b0dd1a35aeae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce57912f40447103238b0dd1a35aeae">&#9670;&nbsp;</a></span>buildUAdde()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildUAdde </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>CarryOut</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>CarryIn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code>, <code>CarryOut</code> = G_UADDE <code>Op0</code>, <code>Op1</code>, <code>CarryIn</code>. </p>
<p>G_UADDE sets <code>Res</code> to <code>Op0</code> + <code>Op1</code> + <code>CarryIn</code> (truncated to the bit width) and sets <code>CarryOut</code> to 1 if the result overflowed in unsigned arithmetic.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same scalar type. </dd>
<dd>
<code>CarryOut</code> and <code>CarryIn</code> must be generic virtual registers with the same scalar type (typically s1)</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00400">400</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>.</p>

</div>
</div>
<a id="aa70fb020a4383879dfc76733f28cc577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa70fb020a4383879dfc76733f28cc577">&#9670;&nbsp;</a></span>buildUAddo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildUAddo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>CarryOut</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code>, <code>CarryOut</code> = G_UADDO <code>Op0</code>, <code>Op1</code>. </p>
<p>G_UADDO sets <code>Res</code> to <code>Op0</code> + <code>Op1</code> (truncated to the bit width) and sets <code>CarryOut</code> to 1 if the result overflowed in unsigned arithmetic.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code>, <code>Op0</code> and <code>Op1</code> must be generic virtual registers with the same scalar type. </dd>
<dd>
<code>CarryOut</code> must be generic virtual register with scalar type (typically s1)</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00393">393</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>.</p>

</div>
</div>
<a id="a86e0c21f3e1e706b8d26733726c76195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e0c21f3e1e706b8d26733726c76195">&#9670;&nbsp;</a></span>buildUITOFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildUITOFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_UITOFP <code>Src0</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01429">1429</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>.</p>

</div>
</div>
<a id="afae1758b4922383832826f8382b0ab54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae1758b4922383832826f8382b0ab54">&#9670;&nbsp;</a></span>buildUMax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildUMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_UMAX <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01467">1467</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::None</a>.</p>

</div>
</div>
<a id="af9ac32566a3d7b10a68fac371f15f643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ac32566a3d7b10a68fac371f15f643">&#9670;&nbsp;</a></span>buildUMin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildUMin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_UMIN <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01461">1461</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="aaf17939cfffb5294d783cb28f3d54b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf17939cfffb5294d783cb28f3d54b6e">&#9670;&nbsp;</a></span>buildUMulH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildUMulH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Flags</em> = <code><a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01265">1265</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>.</p>

</div>
</div>
<a id="a137bf40e73f82a78b6d2227ff65aeadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137bf40e73f82a78b6d2227ff65aeadf">&#9670;&nbsp;</a></span>buildUndef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = IMPLICIT_DEF. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00568">568</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00170">llvm::CombinerHelper::applyCombineConcatVectors()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00527">buildSequence()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02354">llvm::LegalizerHelper::fewerElementsVectorBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02838">llvm::LegalizerHelper::fewerElementsVectorBuildVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02325">llvm::LegalizerHelper::fewerElementsVectorImplicitDef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00175">getGCDType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01530">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01559">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04197">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00125">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00201">llvm::CombinerHelper::matchCombineShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00130">llvm::CallLowering::packRegs()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00218">unpackRegsToOrigType()</a>.</p>

</div>
</div>
<a id="a1e9e055fc19307bc3c7c1be6ccd36812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9e055fc19307bc3c7c1be6ccd36812">&#9670;&nbsp;</a></span>buildUnmerge() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildUnmerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1LLT.html">LLT</a> &gt;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res0</code>, ... </p>
<p>= G_UNMERGE_VALUES <code>Op</code> </p>
<p>G_UNMERGE_VALUES splits contiguous bits of the input into multiple</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
The entire register <code>Res</code> (and no more) must be covered by the input registers. </dd>
<dd>
The type of all <code>Res</code> registers must be identical.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00582">582</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00592">buildUnmerge()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02798">llvm::LegalizerHelper::fewerElementsVectorUnmergeValues()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00181">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01258">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02293">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00083">llvm::LegalizerHelper::legalizeInstrStep()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03174">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03085">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, and <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00218">unpackRegsToOrigType()</a>.</p>

</div>
</div>
<a id="a330499e5e11e1c2e82e0a8c7179f335d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330499e5e11e1c2e82e0a8c7179f335d">&#9670;&nbsp;</a></span>buildUnmerge() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildUnmerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00601">601</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00146">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00147">llvm::ArrayRef&lt; T &gt;::end()</a>.</p>

</div>
</div>
<a id="aeec9f9188630ac797d11be83445197b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec9f9188630ac797d11be83445197b0">&#9670;&nbsp;</a></span>buildUnmerge() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildUnmerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert an unmerge of <code>Res</code> sized pieces to cover <code>Op</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00592">592</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00582">buildUnmerge()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>.</p>

</div>
</div>
<a id="af474773f09e4dbbc430d8d8df632e9fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af474773f09e4dbbc430d8d8df632e9fb">&#9670;&nbsp;</a></span>buildXor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> llvm::MachineIRBuilder::buildXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Src1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_XOR <code>Op0</code>, <code>Op1</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l01333">1333</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03970">llvm::LegalizerHelper::lowerFPTOUI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04360">llvm::LegalizerHelper::lowerSADDO_SSUBO()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03924">llvm::LegalizerHelper::lowerSITOFP()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>.</p>

</div>
</div>
<a id="a9c983906f9c3c89cf8ab6b5ce081e48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c983906f9c3c89cf8ab6b5ce081e48f">&#9670;&nbsp;</a></span>buildZExt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_ZEXT <code>Op</code>. </p>
<p>G_ZEXT produces a register of the specified width, with bits 0 to sizeof(<code>Ty</code>) * 8 set to <code>Op</code>. The remaining bits are 0. For a vector register, each element is extended individually.</p>
<dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be smaller than <code>Res</code> </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00419">419</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00458">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04045">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04320">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a7ac5295bdfdd480a2c66ee54273ebe21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac5295bdfdd480a2c66ee54273ebe21">&#9670;&nbsp;</a></span>buildZExtOrTrunc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::buildZExtOrTrunc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DstOp.html">DstOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Build and insert <code>Res</code> = G_ZEXT <code>Op</code>, <code>Res</code> = G_TRUNC <code>Op</code>, or <code>Res</code> = COPY <code>Op</code> depending on the differing sizes of <code>Res</code> and <code>Op</code>. </p>
<p>/// </p><dl class="section pre"><dt>Precondition</dt><dd>setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Res</code> must be a generic virtual register with scalar or vector type. </dd>
<dd>
<code>Op</code> must be a generic virtual register with scalar or vector type.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00472">472</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00443">buildExtOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a5aafc4bc2c28b6cb5d9aeb319b186d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aafc4bc2c28b6cb5d9aeb319b186d11">&#9670;&nbsp;</a></span>getBoolExtOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineIRBuilder::getBoolExtOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsFP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The opcode of the extension the target wants to use for boolean values. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00424">424</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00099">llvm::TargetSubtargetInfo::getTargetLowering()</a>, <a class="el" href="TargetLowering_8h_source.html#l00145">llvm::TargetLoweringBase::ZeroOrNegativeOneBooleanContent</a>, and <a class="el" href="TargetLowering_8h_source.html#l00144">llvm::TargetLoweringBase::ZeroOrOneBooleanContent</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00436">buildBoolExt()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="ac8fc2b6c61e538ca64e097f67ed126fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fc2b6c61e538ca64e097f67ed126fa">&#9670;&nbsp;</a></span>getCSEInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a>* llvm::MachineIRBuilder::getCSEInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00288">288</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00056">llvm::MachineIRBuilderState::CSEInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00137">llvm::CSEMIRBuilder::buildInstr()</a>.</p>

</div>
</div>
<a id="a1d48c578178f8f73245573fa51a88a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d48c578178f8f73245573fa51a88a18">&#9670;&nbsp;</a></span>getCSEInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a>* llvm::MachineIRBuilder::getCSEInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00289">289</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00056">llvm::MachineIRBuilderState::CSEInfo</a>.</p>

</div>
</div>
<a id="a6be291efcc6345779494105f57f85aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be291efcc6345779494105f57f85aac">&#9670;&nbsp;</a></span>getDataLayout()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a>&amp; llvm::MachineIRBuilder::getDataLayout </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00263">263</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>.</p>

</div>
</div>
<a id="ad373665a83bc40b8ede45b23532244d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad373665a83bc40b8ede45b23532244d5">&#9670;&nbsp;</a></span>getDebugLoc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> llvm::MachineIRBuilder::getDebugLoc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the current instruction's debug location. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00324">324</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">C</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00046">llvm::MachineIRBuilderState::DL</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>.</p>

</div>
</div>
<a id="ad724b0c9cd37550f1526a3ada3118363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad724b0c9cd37550f1526a3ada3118363">&#9670;&nbsp;</a></span>getDL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&amp; llvm::MachineIRBuilder::getDL </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getter for <a class="el" href="classllvm_1_1DebugLoc.html" title="A debug info location. ">DebugLoc</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00268">268</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00046">llvm::MachineIRBuilderState::DL</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00130">buildConstDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00090">buildDirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00115">buildFIDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00103">buildIndirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00078">buildInstrNoInsert()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="a430daa77692b7b25f93a72d83e51964f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430daa77692b7b25f93a72d83e51964f">&#9670;&nbsp;</a></span>getInsertPt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::MachineIRBuilder::getInsertPt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Current insertion point for new instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00292">292</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00051">llvm::MachineIRBuilderState::II</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00050">llvm::MachineIRBuilderState::MBB</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00040">llvm::MachineIRBuilderState::MF</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00054">llvm::MachineIRBuilderState::Observer</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00083">insertInstr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a448a4aa9f90dbde0f77fae45b1625d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a448a4aa9f90dbde0f77fae45b1625d88">&#9670;&nbsp;</a></span>getMBB() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>&amp; llvm::MachineIRBuilder::getMBB </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getter for the basic block we currently build. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00278">278</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00050">llvm::MachineIRBuilderState::MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00385">allocateHSAUserSGPRs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00947">getOffsetFromIndices()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00376">handleMustTailForwardedRegisters()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00083">insertInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00852">isSwiftError()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00327">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00416">llvm::ARMCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00416">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00453">llvm::MipsCallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="ae42a91909024fff249d302fa167912a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42a91909024fff249d302fa167912a7">&#9670;&nbsp;</a></span>getMBB() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>&amp; llvm::MachineIRBuilder::getMBB </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00283">283</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="ac0ca0a03e016a6da0766af3c725a7c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ca0a03e016a6da0766af3c725a7c47">&#9670;&nbsp;</a></span>getMF() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp; llvm::MachineIRBuilder::getMF </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getter for the function we currently build. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00253">253</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00040">llvm::MachineIRBuilderState::MF</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00298">buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00090">buildDirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00337">buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00103">buildIndirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00078">buildInstrNoInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00360">llvm::createLibcall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00392">llvm::createMemLibcall()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00099">llvm::RegBankSelect::getAnalysisUsage()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00424">getBoolExtOp()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00762">getCallOpcode()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00171">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00376">handleMustTailForwardedRegisters()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00660">llvm::AArch64CallLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01936">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02062">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01756">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01506">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01888">llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00490">llvm::LegalizerHelper::libcall()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00503">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00921">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00537">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00032">llvm::CallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00327">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00416">llvm::ARMCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00416">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00453">llvm::MipsCallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00436">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04473">llvm::LegalizerHelper::lowerReadRegister()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00413">llvm::MipsCallLowering::lowerReturn()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00130">llvm::CallLowering::packRegs()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02897">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00051">setInsertPt()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00036">setMBB()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00155">llvm::CallLowering::unpackRegs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00218">unpackRegsToOrigType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="ae9ea6f78924d1cb1314298713aca6847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ea6f78924d1cb1314298713aca6847">&#9670;&nbsp;</a></span>getMF() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp; llvm::MachineIRBuilder::getMF </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00258">258</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00040">llvm::MachineIRBuilderState::MF</a>.</p>

</div>
</div>
<a id="aea93a9315aeba603531c6d3d3a07776e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea93a9315aeba603531c6d3d3a07776e">&#9670;&nbsp;</a></span>getMRI() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* llvm::MachineIRBuilder::getMRI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getter for MRI. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00271">271</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00044">llvm::MachineIRBuilderState::MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00763">buildAtomicCmpXchg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00735">buildAtomicCmpXchgWithSuccess()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00787">buildAtomicRMW()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00902">buildBlockAddress()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00436">buildBoolExt()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00353">buildBrCond()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00257">buildBrIndirect()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00262">buildBrJT()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00482">buildCast()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00204">llvm::CSEMIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00278">buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00163">buildDynStackAlloc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00443">buildExtOrTrunc()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00502">buildExtract()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00231">llvm::CSEMIRBuilder::buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00306">buildFConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00174">buildFrameIndex()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00183">buildGlobalValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00645">buildInsert()</a>, <a class="el" href="ConstantFoldingMIRBuilder_8h_source.html#l00028">llvm::ConstantFoldingMIRBuilder::buildInstr()</a>, <a class="el" href="CSEMIRBuilder_8cpp_source.html#l00137">llvm::CSEMIRBuilder::buildInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">buildInstr()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00675">buildIntrinsic()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00366">buildLoadInstr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01618">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00214">buildPtrAdd()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00240">buildPtrMask()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00527">buildSequence()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00620">buildSplatVector()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00380">buildStore()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00592">buildUnmerge()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01435">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04657">getShiftTypeForInst()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00181">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01230">llvm::AMDGPURegisterBankInfo::lowerScalarMinMax()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">materializePtrAdd()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00130">llvm::CallLowering::packRegs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01358">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00675">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01297">llvm::AMDGPURegisterBankInfo::splitBufferOffsets()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04431">SwapN()</a>.</p>

</div>
</div>
<a id="a6d0aa4ace778578da615d6a69ef34ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0aa4ace778578da615d6a69ef34ad0">&#9670;&nbsp;</a></span>getMRI() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* llvm::MachineIRBuilder::getMRI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00272">272</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00044">llvm::MachineIRBuilderState::MRI</a>.</p>

</div>
</div>
<a id="a161dc06b12ed44e677adc1e8ccf89ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161dc06b12ed44e677adc1e8ccf89ecd">&#9670;&nbsp;</a></span>getState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a>&amp; llvm::MachineIRBuilder::getState </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Getter for the State. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00275">275</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

</div>
</div>
<a id="a37c5a4a4fec678404ad5653355a6929b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c5a4a4fec678404ad5653355a6929b">&#9670;&nbsp;</a></span>getTII()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>&amp; llvm::MachineIRBuilder::getTII </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00247">247</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00042">llvm::MachineIRBuilderState::TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00452">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00090">buildDirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00103">buildIndirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00078">buildInstrNoInsert()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, and <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00317">SelectMSA3OpIntrinsic()</a>.</p>

</div>
</div>
<a id="a06dc2f24e1f4dea357bf6c646f5b2607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06dc2f24e1f4dea357bf6c646f5b2607">&#9670;&nbsp;</a></span>insertInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MachineIRBuilder::insertInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td>
          <td class="paramname"><em>MIB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Insert an existing instruction at the insertion point. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00083">83</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00292">getInsertPt()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00278">getMBB()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01168">llvm::MachineBasicBlock::insert()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00059">recordInsertion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00090">buildDirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00103">buildIndirectDbgValue()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00074">buildInstr()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02459">llvm::LegalizerHelper::fewerElementsVectorMultiEltType()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00762">getCallOpcode()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00378">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00503">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00921">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="RISCVCallLowering_8cpp_source.html#l00024">llvm::RISCVCallLowering::lowerReturn()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, and <a class="el" href="MipsCallLowering_8cpp_source.html#l00413">llvm::MipsCallLowering::lowerReturn()</a>.</p>

</div>
</div>
<a id="a656a5f79c9baeedebf4ecb54bbeb263b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656a5f79c9baeedebf4ecb54bbeb263b">&#9670;&nbsp;</a></span>materializePtrAdd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &gt; MachineIRBuilder::materializePtrAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>ValueTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Materialize and insert <code>Res</code> = G_PTR_ADD <code>Op0</code>, (G_CONSTANT <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code>) </p>
<p>G_PTR_ADD adds <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code> bytes to the pointer specified by <code>Op0</code>, storing the resulting pointer in <code>Res</code>. If <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a></code> is zero then no G_PTR_ADD or G_CONSTANT will be created and </p><dl class="section pre"><dt>Precondition</dt><dd>Op0 will be assigned to <code>Res</code>.</dd>
<dd>
setBasicBlock or setMI must have been called. </dd>
<dd>
<code>Op0</code> must be a generic virtual register with pointer type. </dd>
<dd>
<code>ValueTy</code> must be a scalar type. </dd>
<dd>
<code>Res</code> must be 0. This is to detect confusion between <a class="el" href="classllvm_1_1MachineIRBuilder.html#a656a5f79c9baeedebf4ecb54bbeb263b" title="Materialize and insert Res = G_PTR_ADD Op0, (G_CONSTANT Value) ">materializePtrAdd()</a> and <a class="el" href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5" title="Build and insert Res = G_PTR_ADD Op0, Op1. ">buildPtrAdd()</a>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd><code>Res</code> will either be a new generic virtual register of the same type as <code>Op0</code> or <code>Op0</code> itself.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> for the newly created instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">225</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00278">buildConstant()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00214">buildPtrAdd()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00271">getMRI()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00182">getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00852">isSwiftError()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l02897">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>.</p>

</div>
</div>
<a id="a1949c077b8ef379d773e7be99bec6f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1949c077b8ef379d773e7be99bec6f8a">&#9670;&nbsp;</a></span>recordInsertion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::recordInsertion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00059">59</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1GISelChangeObserver.html#ac53bec73a7e61679a0aed216280a0fc7">llvm::GISelChangeObserver::createdInstr()</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00054">llvm::MachineIRBuilderState::Observer</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00083">insertInstr()</a>.</p>

</div>
</div>
<a id="a4201fa4724da873758c296dca1f0dac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4201fa4724da873758c296dca1f0dac4">&#9670;&nbsp;</a></span>setChangeObserver()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::setChangeObserver </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00064">64</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00054">llvm::MachineIRBuilderState::Observer</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l00066">llvm::LegalizerHelper::LegalizerHelper()</a>.</p>

</div>
</div>
<a id="ab7abab8e86042ed8ac1136bf4f09fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7abab8e86042ed8ac1136bf4f09fd42">&#9670;&nbsp;</a></span>setCSEInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::setCSEInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *&#160;</td>
          <td class="paramname"><em>Info</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00049">49</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00056">llvm::MachineIRBuilderState::CSEInfo</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>.</p>

</div>
</div>
<a id="ac444a61cbfb8a46d48688a530e5defe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac444a61cbfb8a46d48688a530e5defe1">&#9670;&nbsp;</a></span>setDebugLoc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineIRBuilder::setDebugLoc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the debug location to <code>DL</code> for all the next build instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8h_source.html#l00321">321</a> of file <a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00046">llvm::MachineIRBuilderState::DL</a>.</p>

<p class="reference">Referenced by <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>.</p>

</div>
</div>
<a id="a70acffa11485708727d21380f7b784d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70acffa11485708727d21380f7b784d0">&#9670;&nbsp;</a></span>setInsertPt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::setInsertPt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the insertion point before the specified position. </p>
<dl class="section pre"><dt>Precondition</dt><dd>MBB must be in <a class="el" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47" title="Getter for the function we currently build. ">getMF()</a>. </dd>
<dd>
II must be a valid iterator in MBB. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00051">51</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00051">llvm::MachineIRBuilderState::II</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00050">llvm::MachineIRBuilderState::MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00170">llvm::CombinerHelper::applyCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00452">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00277">llvm::CombinerHelper::applyCombineShuffleVector()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02731">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01841">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00125">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00201">llvm::CombinerHelper::matchCombineShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03284">llvm::LegalizerHelper::moreElementsVectorPhi()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="aebef6622b875c0b7e2e3a5412e377917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebef6622b875c0b7e2e3a5412e377917">&#9670;&nbsp;</a></span>setInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::setInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the insertion point to before MI. </p>
<dl class="section pre"><dt>Precondition</dt><dd>MI must be in <a class="el" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47" title="Getter for the function we currently build. ">getMF()</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00043">43</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00051">llvm::MachineIRBuilderState::II</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00036">setMBB()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00392">llvm::createMemLibcall()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02984">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01779">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01530">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01913">llvm::AMDGPULegalizerInfo::legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01997">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02062">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02210">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01356">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01559">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00355">llvm::MipsLegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02348">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02280">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01744">llvm::AMDGPULegalizerInfo::legalizeLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01506">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01888">llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02315">llvm::AMDGPULegalizerInfo::legalizeRawBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01589">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00490">llvm::LegalizerHelper::libcall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01939">llvm::LegalizerHelper::lower()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00327">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00416">llvm::ARMCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00416">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03303">llvm::LegalizerHelper::moreElementsVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01358">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00420">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00141">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00168">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00097">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00196">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a33f1a3699cda99bd2c1d11a8138116bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f1a3699cda99bd2c1d11a8138116bb">&#9670;&nbsp;</a></span>setMBB()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::setMBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the insertion point to the end of <code>MBB</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>MBB</code> must be contained by <a class="el" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47" title="Getter for the function we currently build. ">getMF()</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00036">36</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00253">getMF()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00051">llvm::MachineIRBuilderState::II</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00050">llvm::MachineIRBuilderState::MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01756">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00327">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00416">llvm::ARMCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00416">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00565">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00652">llvm::RegBankSelect::runOnMachineFunction()</a>, and <a class="el" href="MachineIRBuilder_8cpp_source.html#l00043">setInstr()</a>.</p>

</div>
</div>
<a id="af0d9669bbadd4d5e1d75c3c833c8d5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d9669bbadd4d5e1d75c3c833c8d5ac">&#9670;&nbsp;</a></span>setMF()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::setMF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00026">26</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00046">llvm::MachineIRBuilderState::DL</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00051">llvm::MachineIRBuilderState::II</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00050">llvm::MachineIRBuilderState::MBB</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00040">llvm::MachineIRBuilderState::MF</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00044">llvm::MachineIRBuilderState::MRI</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00054">llvm::MachineIRBuilderState::Observer</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00042">llvm::MachineIRBuilderState::TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00069">INITIALIZE_PASS_END()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l00066">llvm::LegalizerHelper::LegalizerHelper()</a>.</p>

</div>
</div>
<a id="aabb0bee84fb8bd414de2b16d8ca42e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb0bee84fb8bd414de2b16d8ca42e61">&#9670;&nbsp;</a></span>stopObservingChanges()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::stopObservingChanges </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00068">68</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00054">llvm::MachineIRBuilderState::Observer</a>.</p>

<p class="reference">Referenced by <a class="el" href="Legalizer_8cpp_source.html#l00144">llvm::Legalizer::legalizeMachineFunction()</a>.</p>

</div>
</div>
<a id="abed68a6352bb86a6fdd3b6497b0fe9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed68a6352bb86a6fdd3b6497b0fe9ca">&#9670;&nbsp;</a></span>validateBinaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::validateBinaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00202">202</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">buildInstr()</a>.</p>

</div>
</div>
<a id="afbe8350f00353301454a845e802c3967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe8350f00353301454a845e802c3967">&#9670;&nbsp;</a></span>validateSelectOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::validateSelectOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>ResTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>TstTy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00929">929</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00099">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00093">llvm::LLT::isPointer()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">buildInstr()</a>.</p>

</div>
</div>
<a id="a9aa24fb2f8a99f38d72aea926d0a27ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa24fb2f8a99f38d72aea926d0a27ea">&#9670;&nbsp;</a></span>validateShiftOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::validateShiftOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00208">208</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">buildInstr()</a>.</p>

</div>
</div>
<a id="a8485c7dc6f3990775428142eaf790552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8485c7dc6f3990775428142eaf790552">&#9670;&nbsp;</a></span>validateTruncExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void MachineIRBuilder::validateTruncExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsExtend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineIRBuilder_8cpp_source.html#l00910">910</a> of file <a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00099">llvm::LLT::getNumElements()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00108">llvm::LLT::getSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00091">llvm::LLT::isScalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00095">llvm::LLT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8cpp_source.html#l00945">buildInstr()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/GlobalISel/<a class="el" href="MachineIRBuilder_8h_source.html">MachineIRBuilder.h</a></li>
<li>lib/CodeGen/GlobalISel/<a class="el" href="MachineIRBuilder_8cpp_source.html">MachineIRBuilder.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:21:03 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
