#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd77ef05da0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fd77ef05f10 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fd77e809600_0 .var "clk", 0 0;
v0x7fd77e8096e0_0 .net "done", 0 0, v0x7fd77e809010_0;  1 drivers
v0x7fd77e809780_0 .var "in", 0 0;
v0x7fd77e809870_0 .var/i "mismatch_count", 31 0;
v0x7fd77e809900_0 .net "out_byte", 7 0, v0x7fd77e809300_0;  1 drivers
v0x7fd77e8099d0_0 .var "reset", 0 0;
S_0x7fd77ef06030 .scope module, "UUT" "top_module" 2 18, 3 12 0, S_0x7fd77ef05da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "out_byte";
    .port_info 4 /OUTPUT 1 "done";
P_0x7fd77ef061a0 .param/l "DATA" 1 3 23, C4<10>;
P_0x7fd77ef061e0 .param/l "IDLE" 1 3 21, C4<00>;
P_0x7fd77ef06220 .param/l "START" 1 3 22, C4<01>;
P_0x7fd77ef06260 .param/l "STOP" 1 3 24, C4<11>;
L_0x7fd77ea046b0 .functor OR 1, L_0x7fd77ea04490, L_0x7fd77ea04570, C4<0>, C4<0>;
L_0x7fd77eb73008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd77e808a90_0 .net/2u *"_ivl_0", 1 0, L_0x7fd77eb73008;  1 drivers
v0x7fd77e808b50_0 .net *"_ivl_2", 0 0, L_0x7fd77ea04490;  1 drivers
L_0x7fd77eb73050 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd77e808bf0_0 .net/2u *"_ivl_4", 1 0, L_0x7fd77eb73050;  1 drivers
v0x7fd77e808cb0_0 .net *"_ivl_6", 0 0, L_0x7fd77ea04570;  1 drivers
v0x7fd77e808d50_0 .var "actual_parity", 0 0;
v0x7fd77e808e30_0 .var "bit_count", 3 0;
v0x7fd77e808ee0_0 .net "clk", 0 0, v0x7fd77e809600_0;  1 drivers
v0x7fd77e808f70_0 .var "data_reg", 7 0;
v0x7fd77e809010_0 .var "done", 0 0;
v0x7fd77e809130_0 .net "in", 0 0, v0x7fd77e809780_0;  1 drivers
v0x7fd77e8091e0_0 .var "next_state", 1 0;
v0x7fd77e809270_0 .net "odd_parity", 0 0, v0x7fd77e808900_0;  1 drivers
v0x7fd77e809300_0 .var "out_byte", 7 0;
v0x7fd77e809390_0 .var "parity_bit", 0 0;
v0x7fd77e809430_0 .net "reset", 0 0, v0x7fd77e8099d0_0;  1 drivers
v0x7fd77e8094d0_0 .var "state", 1 0;
E_0x7fd77ef06430/0 .event anyedge, v0x7fd77e8094d0_0, v0x7fd77e808850_0, v0x7fd77e808e30_0, v0x7fd77e808900_0;
E_0x7fd77ef06430/1 .event anyedge, v0x7fd77e808d50_0, v0x7fd77e809390_0;
E_0x7fd77ef06430 .event/or E_0x7fd77ef06430/0, E_0x7fd77ef06430/1;
L_0x7fd77ea04490 .cmp/eq 2, v0x7fd77e8094d0_0, L_0x7fd77eb73008;
L_0x7fd77ea04570 .cmp/eq 2, v0x7fd77e8094d0_0, L_0x7fd77eb73050;
S_0x7fd77ef064a0 .scope module, "parity_inst" "parity" 3 33, 3 1 0, S_0x7fd77ef06030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "odd";
v0x7fd77ef06750_0 .net "clk", 0 0, v0x7fd77e809600_0;  alias, 1 drivers
v0x7fd77e808850_0 .net "in", 0 0, v0x7fd77e809780_0;  alias, 1 drivers
v0x7fd77e808900_0 .var "odd", 0 0;
v0x7fd77e808990_0 .net "reset", 0 0, L_0x7fd77ea046b0;  1 drivers
E_0x7fd77ef066f0 .event posedge, v0x7fd77ef06750_0;
    .scope S_0x7fd77ef064a0;
T_0 ;
    %wait E_0x7fd77ef066f0;
    %load/vec4 v0x7fd77e808990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd77e808900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd77e808850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fd77e808900_0;
    %inv;
    %assign/vec4 v0x7fd77e808900_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd77ef06030;
T_1 ;
    %wait E_0x7fd77ef066f0;
    %load/vec4 v0x7fd77e809430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd77e8094d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd77e808e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd77e809010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd77e809300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd77e8091e0_0;
    %assign/vec4 v0x7fd77e8094d0_0, 0;
    %load/vec4 v0x7fd77e8094d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fd77e809130_0;
    %load/vec4 v0x7fd77e808f70_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fd77e808f70_0, 0;
    %load/vec4 v0x7fd77e808e30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd77e808e30_0, 0;
T_1.2 ;
    %load/vec4 v0x7fd77e8094d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fd77e808f70_0;
    %assign/vec4 v0x7fd77e809300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd77e809010_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd77e809010_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd77ef06030;
T_2 ;
    %wait E_0x7fd77ef06430;
    %load/vec4 v0x7fd77e8094d0_0;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
    %load/vec4 v0x7fd77e8094d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fd77e809130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fd77e809130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
T_2.8 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fd77e808e30_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %load/vec4 v0x7fd77e809130_0;
    %store/vec4 v0x7fd77e809390_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
T_2.9 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7fd77e809130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %load/vec4 v0x7fd77e809270_0;
    %store/vec4 v0x7fd77e808d50_0, 0, 1;
    %load/vec4 v0x7fd77e808d50_0;
    %load/vec4 v0x7fd77e809390_0;
    %cmp/ne;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
T_2.14 ;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd77e8091e0_0, 0, 2;
T_2.12 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd77ef05da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809600_0, 0, 1;
T_3.0 ;
    %delay 1000, 0;
    %load/vec4 v0x7fd77e809600_0;
    %inv;
    %store/vec4 v0x7fd77e809600_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7fd77ef05da0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 2 36 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 41 "$display", "Test 0 passed!" {0 0 0};
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 48 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 53 "$display", "Test 1 passed!" {0 0 0};
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %vpi_call 2 60 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 65 "$display", "Test 2 passed!" {0 0 0};
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call 2 72 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 77 "$display", "Test 3 passed!" {0 0 0};
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 2 84 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 89 "$display", "Test 4 passed!" {0 0 0};
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %vpi_call 2 96 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 2 101 "$display", "Test 5 passed!" {0 0 0};
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %vpi_call 2 108 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %vpi_call 2 113 "$display", "Test 6 passed!" {0 0 0};
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %vpi_call 2 120 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %vpi_call 2 125 "$display", "Test 7 passed!" {0 0 0};
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %vpi_call 2 132 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 2 137 "$display", "Test 8 passed!" {0 0 0};
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %vpi_call 2 144 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %vpi_call 2 149 "$display", "Test 9 passed!" {0 0 0};
T_4.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %vpi_call 2 156 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %vpi_call 2 161 "$display", "Test 10 passed!" {0 0 0};
T_4.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %vpi_call 2 168 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.23;
T_4.22 ;
    %vpi_call 2 173 "$display", "Test 11 passed!" {0 0 0};
T_4.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %vpi_call 2 180 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.25;
T_4.24 ;
    %vpi_call 2 185 "$display", "Test 12 passed!" {0 0 0};
T_4.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %vpi_call 2 192 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %vpi_call 2 197 "$display", "Test 13 passed!" {0 0 0};
T_4.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %vpi_call 2 204 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %vpi_call 2 209 "$display", "Test 14 passed!" {0 0 0};
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %vpi_call 2 216 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.31;
T_4.30 ;
    %vpi_call 2 221 "$display", "Test 15 passed!" {0 0 0};
T_4.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %vpi_call 2 228 "$display", "Mismatch at index 16: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.33;
T_4.32 ;
    %vpi_call 2 233 "$display", "Test 16 passed!" {0 0 0};
T_4.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %vpi_call 2 240 "$display", "Mismatch at index 17: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.35;
T_4.34 ;
    %vpi_call 2 245 "$display", "Test 17 passed!" {0 0 0};
T_4.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.36, 8;
    %vpi_call 2 252 "$display", "Mismatch at index 18: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.37;
T_4.36 ;
    %vpi_call 2 257 "$display", "Test 18 passed!" {0 0 0};
T_4.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %vpi_call 2 264 "$display", "Mismatch at index 19: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.39;
T_4.38 ;
    %vpi_call 2 269 "$display", "Test 19 passed!" {0 0 0};
T_4.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %vpi_call 2 276 "$display", "Mismatch at index 20: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.41;
T_4.40 ;
    %vpi_call 2 281 "$display", "Test 20 passed!" {0 0 0};
T_4.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %vpi_call 2 288 "$display", "Mismatch at index 21: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.43;
T_4.42 ;
    %vpi_call 2 293 "$display", "Test 21 passed!" {0 0 0};
T_4.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %vpi_call 2 300 "$display", "Mismatch at index 22: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %vpi_call 2 305 "$display", "Test 22 passed!" {0 0 0};
T_4.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %vpi_call 2 312 "$display", "Mismatch at index 23: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %vpi_call 2 317 "$display", "Test 23 passed!" {0 0 0};
T_4.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e809900_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_4.50, 6;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_4.50;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.48, 8;
    %vpi_call 2 324 "$display", "Mismatch at index 24: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b00000000, 1'b1 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.49;
T_4.48 ;
    %vpi_call 2 329 "$display", "Test 24 passed!" {0 0 0};
T_4.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e809900_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_4.53, 6;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_4.53;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.51, 8;
    %vpi_call 2 336 "$display", "Mismatch at index 25: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b00000000, 1'b1 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.52;
T_4.51 ;
    %vpi_call 2 341 "$display", "Test 25 passed!" {0 0 0};
T_4.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %vpi_call 2 348 "$display", "Mismatch at index 26: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.55;
T_4.54 ;
    %vpi_call 2 353 "$display", "Test 26 passed!" {0 0 0};
T_4.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.56, 8;
    %vpi_call 2 360 "$display", "Mismatch at index 27: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.57;
T_4.56 ;
    %vpi_call 2 365 "$display", "Test 27 passed!" {0 0 0};
T_4.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.58, 8;
    %vpi_call 2 372 "$display", "Mismatch at index 28: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.59;
T_4.58 ;
    %vpi_call 2 377 "$display", "Test 28 passed!" {0 0 0};
T_4.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.60, 8;
    %vpi_call 2 384 "$display", "Mismatch at index 29: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.61;
T_4.60 ;
    %vpi_call 2 389 "$display", "Test 29 passed!" {0 0 0};
T_4.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.62, 8;
    %vpi_call 2 396 "$display", "Mismatch at index 30: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.63;
T_4.62 ;
    %vpi_call 2 401 "$display", "Test 30 passed!" {0 0 0};
T_4.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e809780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd77e8099d0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fd77e8096e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.64, 8;
    %vpi_call 2 408 "$display", "Mismatch at index 31: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fd77e809900_0, v0x7fd77e8096e0_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fd77e809870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd77e809870_0, 0, 32;
    %jmp T_4.65;
T_4.64 ;
    %vpi_call 2 413 "$display", "Test 31 passed!" {0 0 0};
T_4.65 ;
    %load/vec4 v0x7fd77e809870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.66, 4;
    %vpi_call 2 417 "$display", "All tests passed!" {0 0 0};
    %jmp T_4.67;
T_4.66 ;
    %vpi_call 2 419 "$display", "%0d mismatches out of %0d total tests.", v0x7fd77e809870_0, 32'sb00000000000000000000000000100000 {0 0 0};
T_4.67 ;
    %vpi_call 2 420 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fsm_serialdp_0_tb.v";
    "Self-consistency/modules/Fsm_serialdp.v";
