Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  1 23:45:27 2023
| Host         : ZhongGaming running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     28          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: gen/out_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t/counter_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.524        0.000                      0                   29        0.262        0.000                      0                   29        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.524        0.000                      0                   29        0.262        0.000                      0                   29        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.704ns (23.671%)  route 2.270ns (76.329%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.675     8.286    gen/out_clk
    SLICE_X3Y125         FDRE                                         r  gen/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/CLK
    SLICE_X3Y125         FDRE                                         r  gen/counter_reg[13]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y125         FDRE (Setup_fdre_C_R)       -0.429    14.810    gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.633     8.244    gen/out_clk
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.669    15.010    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[0]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.827    gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.633     8.244    gen/out_clk
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.669    15.010    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[1]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.827    gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.633     8.244    gen/out_clk
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.669    15.010    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[2]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.827    gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.633     8.244    gen/out_clk
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.669    15.010    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[3]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.827    gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.009%)  route 2.228ns (75.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.633     8.244    gen/out_clk
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.669    15.010    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[4]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDRE (Setup_fdre_C_R)       -0.429    14.827    gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.704ns (25.068%)  route 2.104ns (74.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.509     8.121    gen/out_clk
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[10]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y124         FDRE (Setup_fdre_C_R)       -0.429    14.824    gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.704ns (25.068%)  route 2.104ns (74.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.509     8.121    gen/out_clk
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[11]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y124         FDRE (Setup_fdre_C_R)       -0.429    14.824    gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.704ns (25.068%)  route 2.104ns (74.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.509     8.121    gen/out_clk
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[12]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y124         FDRE (Setup_fdre_C_R)       -0.429    14.824    gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.704ns (25.068%)  route 2.104ns (74.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.791     5.312    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.996     6.764    gen/counter_reg_n_0_[6]
    SLICE_X2Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  gen/counter[13]_i_2/O
                         net (fo=2, routed)           0.599     7.487    gen/counter[13]_i_2_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I0_O)        0.124     7.611 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.509     8.121    gen/out_clk
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[9]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y124         FDRE (Setup_fdre_C_R)       -0.429    14.824    gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gen/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  gen/counter_reg[8]/Q
                         net (fo=3, routed)           0.118     1.806    gen/counter_reg_n_0_[8]
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  gen/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.914    gen/p_1_in[8]
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[8]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 gen/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  gen/counter_reg[12]/Q
                         net (fo=2, routed)           0.118     1.805    gen/counter_reg_n_0_[12]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  gen/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.913    gen/p_1_in[12]
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[12]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.105     1.651    gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.665     1.549    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  gen/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.810    gen/counter_reg_n_0_[4]
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  gen/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.918    gen/p_1_in[4]
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.937     2.065    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[4]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.804    gen/counter_reg_n_0_[5]
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  gen/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.919    gen/p_1_in[5]
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[5]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 gen/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/CLK
    SLICE_X3Y125         FDRE                                         r  gen/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  gen/counter_reg[13]/Q
                         net (fo=3, routed)           0.117     1.804    gen/counter_reg_n_0_[13]
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  gen/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.919    gen/p_1_in[13]
    SLICE_X3Y125         FDRE                                         r  gen/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/CLK
    SLICE_X3Y125         FDRE                                         r  gen/counter_reg[13]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.105     1.651    gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 gen/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  gen/counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.804    gen/counter_reg_n_0_[9]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  gen/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.919    gen/p_1_in[9]
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[9]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.105     1.651    gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.122     1.809    gen/counter_reg_n_0_[7]
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.920 r  gen/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.920    gen/p_1_in[7]
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[7]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.292ns (71.556%)  route 0.116ns (28.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.804    gen/counter_reg_n_0_[5]
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  gen/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.955    gen/p_1_in[6]
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/CLK
    SLICE_X3Y123         FDRE                                         r  gen/counter_reg[6]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 gen/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  gen/counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.804    gen/counter_reg_n_0_[9]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  gen/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.955    gen/p_1_in[10]
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/CLK
    SLICE_X3Y124         FDRE                                         r  gen/counter_reg[10]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.105     1.651    gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.665     1.549    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.167     1.857    gen/counter_reg_n_0_[1]
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.972 r  gen/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.972    gen/p_1_in[1]
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.937     2.065    gen/CLK
    SLICE_X3Y122         FDRE                                         r  gen/counter_reg[1]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122   gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124   gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124   gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124   gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122   gen/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122   gen/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122   gen/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122   gen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   gen/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   gen/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   gen/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   gen/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/data_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.296ns  (logic 3.960ns (38.459%)  route 6.336ns (61.541%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE                         0.000     0.000 r  r/data_reg[11]/C
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[11]/Q
                         net (fo=1, routed)           6.336     6.792    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.296 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.296    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 3.964ns (39.363%)  route 6.107ns (60.637%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE                         0.000     0.000 r  r/data_reg[9]/C
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[9]/Q
                         net (fo=1, routed)           6.107     6.563    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    10.071 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.071    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.956ns  (logic 3.981ns (39.989%)  route 5.975ns (60.011%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE                         0.000     0.000 r  r/data_reg[10]/C
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[10]/Q
                         net (fo=1, routed)           5.975     6.431    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     9.956 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.956    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 3.971ns (42.159%)  route 5.449ns (57.841%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE                         0.000     0.000 r  r/data_reg[14]/C
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[14]/Q
                         net (fo=1, routed)           5.449     5.905    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.420 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.420    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 3.963ns (44.910%)  route 4.862ns (55.090%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE                         0.000     0.000 r  r/data_reg[13]/C
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[13]/Q
                         net (fo=1, routed)           4.862     5.318    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.825 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.825    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            jb_zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.812ns  (logic 4.976ns (56.472%)  route 3.836ns (43.528%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=18, routed)          3.836     5.292    jb_zero_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     8.812 r  jb_zero_OBUF_inst/O
                         net (fo=0)                   0.000     8.812    jb_zero
    A14                                                               r  jb_zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 3.974ns (45.373%)  route 4.785ns (54.627%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  r/data_reg[12]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[12]/Q
                         net (fo=1, routed)           4.785     5.241    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.759 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.759    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.555ns  (logic 3.977ns (46.490%)  route 4.578ns (53.510%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE                         0.000     0.000 r  r/data_reg[15]/C
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[15]/Q
                         net (fo=1, routed)           4.578     5.034    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.555 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.555    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.378ns  (logic 3.961ns (47.274%)  route 4.418ns (52.726%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  r/data_reg[0]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[0]/Q
                         net (fo=1, routed)           4.418     4.874    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.378 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.378    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 3.970ns (48.393%)  route 4.234ns (51.607%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE                         0.000     0.000 r  r/data_reg[5]/C
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[5]/Q
                         net (fo=1, routed)           4.234     4.690    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.205 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.205    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE                         0.000     0.000 r  t/counter_reg[2]/C
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  t/counter_reg[2]/Q
                         net (fo=9, routed)           0.129     0.293    t/counter_reg_n_0_[2]
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.045     0.338 r  t/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     0.338    t/tx_reg_i_1_n_0
    SLICE_X3Y127         LDCE                                         r  t/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.837%)  route 0.172ns (45.163%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE                         0.000     0.000 r  t/counter_reg[3]/C
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  t/counter_reg[3]/Q
                         net (fo=9, routed)           0.172     0.336    t/counter_reg_n_0_[3]
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  t/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    t/p_0_in[3]
    SLICE_X2Y127         FDRE                                         r  t/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE                         0.000     0.000 r  t/counter_reg[1]/C
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  t/counter_reg[1]/Q
                         net (fo=7, routed)           0.173     0.337    t/counter_reg_n_0_[1]
    SLICE_X2Y127         LUT6 (Prop_lut6_I5_O)        0.045     0.382 r  t/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    t/p_0_in[1]
    SLICE_X2Y127         FDRE                                         r  t/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.551%)  route 0.174ns (45.449%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE                         0.000     0.000 r  t/counter_reg[3]/C
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  t/counter_reg[3]/Q
                         net (fo=9, routed)           0.174     0.338    t/counter_reg_n_0_[3]
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  t/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    t/p_0_in[2]
    SLICE_X2Y127         FDRE                                         r  t/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE                         0.000     0.000 r  r/counter_reg[0]/C
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r/counter_reg[0]/Q
                         net (fo=24, routed)          0.186     0.350    r/counter[0]
    SLICE_X2Y124         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  r/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    r/counter[1]_i_1__0_n_0
    SLICE_X2Y124         FDRE                                         r  r/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE                         0.000     0.000 r  r/counter_reg[0]/C
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r/counter_reg[0]/Q
                         net (fo=24, routed)          0.186     0.350    r/counter[0]
    SLICE_X2Y124         LUT4 (Prop_lut4_I2_O)        0.043     0.393 r  r/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    r/counter[3]_i_1__0_n_0
    SLICE_X2Y124         FDRE                                         r  r/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE                         0.000     0.000 r  r/counter_reg[0]/C
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  r/counter_reg[0]/Q
                         net (fo=24, routed)          0.186     0.350    r/counter[0]
    SLICE_X2Y124         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  r/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.395    r/counter[0]_i_1__1_n_0
    SLICE_X2Y124         FDRE                                         r  r/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE                         0.000     0.000 r  r/counter_reg[0]/C
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r/counter_reg[0]/Q
                         net (fo=24, routed)          0.186     0.350    r/counter[0]
    SLICE_X2Y124         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  r/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.395    r/counter[2]_i_1__0_n_0
    SLICE_X2Y124         FDRE                                         r  r/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.275%)  route 0.199ns (48.725%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  t/counter_reg[4]/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  t/counter_reg[4]/Q
                         net (fo=9, routed)           0.199     0.363    t/counter_reg_n_0_[4]
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.045     0.408 r  t/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.408    t/p_0_in[4]
    SLICE_X2Y125         FDRE                                         r  t/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.209ns (49.228%)  route 0.216ns (50.772%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE                         0.000     0.000 r  t/counter_reg[4]/C
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  t/counter_reg[4]/Q
                         net (fo=9, routed)           0.216     0.380    t/counter_reg_n_0_[4]
    SLICE_X2Y123         LUT5 (Prop_lut5_I4_O)        0.045     0.425 r  t/busy_i_1__0/O
                         net (fo=1, routed)           0.000     0.425    t/busy_i_1__0_n_0
    SLICE_X2Y123         FDRE                                         r  t/busy_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jb_one
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.194ns  (logic 4.030ns (65.058%)  route 2.164ns (34.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.792     5.313    gen/CLK
    SLICE_X2Y122         FDRE                                         r  gen/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.831 r  gen/out_clk_reg/Q
                         net (fo=30, routed)          2.164     7.996    jb_one_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    11.507 r  jb_one_OBUF_inst/O
                         net (fo=0)                   0.000    11.507    jb_one
    A16                                                               r  jb_one (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jb_one
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.377ns (68.975%)  route 0.619ns (31.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.665     1.549    gen/CLK
    SLICE_X2Y122         FDRE                                         r  gen/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  gen/out_clk_reg/Q
                         net (fo=30, routed)          0.619     2.332    jb_one_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.545 r  jb_one_OBUF_inst/O
                         net (fo=0)                   0.000     3.545    jb_one
    A16                                                               r  jb_one (OUT)
  -------------------------------------------------------------------    -------------------





