<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p824" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_824{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_824{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_824{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_824{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_824{left:164px;bottom:1022px;letter-spacing:-0.15px;}
#t6_824{left:235px;bottom:1022px;letter-spacing:-0.11px;}
#t7_824{left:472px;bottom:1022px;}
#t8_824{left:480px;bottom:1022px;letter-spacing:-0.1px;}
#t9_824{left:164px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#ta_824{left:103px;bottom:973px;letter-spacing:-0.12px;}
#tb_824{left:235px;bottom:973px;letter-spacing:-0.14px;}
#tc_824{left:250px;bottom:953px;letter-spacing:-0.11px;}
#td_824{left:250px;bottom:933px;letter-spacing:-0.11px;}
#te_824{left:164px;bottom:909px;letter-spacing:-0.15px;}
#tf_824{left:235px;bottom:909px;letter-spacing:-0.13px;}
#tg_824{left:164px;bottom:885px;letter-spacing:-0.17px;}
#th_824{left:235px;bottom:885px;letter-spacing:-0.11px;}
#ti_824{left:164px;bottom:860px;letter-spacing:-0.17px;}
#tj_824{left:235px;bottom:860px;letter-spacing:-0.12px;}
#tk_824{left:164px;bottom:836px;letter-spacing:-0.14px;}
#tl_824{left:235px;bottom:836px;letter-spacing:-0.11px;}
#tm_824{left:235px;bottom:819px;letter-spacing:-0.11px;}
#tn_824{left:235px;bottom:802px;letter-spacing:-0.11px;}
#to_824{left:164px;bottom:778px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tp_824{left:103px;bottom:753px;letter-spacing:-0.12px;}
#tq_824{left:235px;bottom:753px;letter-spacing:-0.14px;}
#tr_824{left:250px;bottom:733px;letter-spacing:-0.11px;}
#ts_824{left:164px;bottom:707px;letter-spacing:-0.15px;}
#tt_824{left:235px;bottom:707px;letter-spacing:-0.13px;}
#tu_824{left:164px;bottom:683px;letter-spacing:-0.17px;}
#tv_824{left:235px;bottom:683px;letter-spacing:-0.12px;}
#tw_824{left:235px;bottom:666px;letter-spacing:-0.12px;}
#tx_824{left:164px;bottom:642px;letter-spacing:-0.16px;}
#ty_824{left:235px;bottom:642px;letter-spacing:-0.12px;}
#tz_824{left:164px;bottom:617px;letter-spacing:-0.15px;}
#t10_824{left:235px;bottom:617px;letter-spacing:-0.11px;}
#t11_824{left:235px;bottom:600px;letter-spacing:-0.11px;}
#t12_824{left:235px;bottom:584px;letter-spacing:-0.11px;}
#t13_824{left:235px;bottom:567px;letter-spacing:-0.11px;}
#t14_824{left:164px;bottom:542px;letter-spacing:-0.12px;}
#t15_824{left:102px;bottom:518px;letter-spacing:-0.17px;}
#t16_824{left:235px;bottom:518px;letter-spacing:-0.14px;}
#t17_824{left:250px;bottom:498px;letter-spacing:-0.11px;}
#t18_824{left:250px;bottom:478px;letter-spacing:-0.11px;}
#t19_824{left:164px;bottom:454px;letter-spacing:-0.15px;}
#t1a_824{left:235px;bottom:454px;letter-spacing:-0.13px;}
#t1b_824{left:164px;bottom:429px;letter-spacing:-0.17px;}
#t1c_824{left:235px;bottom:429px;letter-spacing:-0.11px;}
#t1d_824{left:235px;bottom:412px;letter-spacing:-0.11px;}
#t1e_824{left:235px;bottom:396px;letter-spacing:-0.11px;}
#t1f_824{left:235px;bottom:379px;letter-spacing:-0.12px;}
#t1g_824{left:235px;bottom:362px;letter-spacing:-0.11px;}
#t1h_824{left:164px;bottom:338px;letter-spacing:-0.17px;}
#t1i_824{left:235px;bottom:338px;letter-spacing:-0.12px;}
#t1j_824{left:164px;bottom:313px;letter-spacing:-0.14px;}
#t1k_824{left:235px;bottom:313px;letter-spacing:-0.13px;}
#t1l_824{left:164px;bottom:289px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_824{left:102px;bottom:264px;letter-spacing:-0.17px;}
#t1n_824{left:235px;bottom:264px;letter-spacing:-0.14px;}
#t1o_824{left:250px;bottom:244px;letter-spacing:-0.11px;}
#t1p_824{left:164px;bottom:218px;letter-spacing:-0.14px;}
#t1q_824{left:235px;bottom:218px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_824{left:235px;bottom:202px;letter-spacing:-0.11px;}
#t1s_824{left:235px;bottom:185px;letter-spacing:-0.11px;}
#t1t_824{left:164px;bottom:160px;letter-spacing:-0.17px;}
#t1u_824{left:235px;bottom:160px;letter-spacing:-0.11px;}
#t1v_824{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1w_824{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1x_824{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1y_824{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t1z_824{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_824{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_824{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_824{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_824{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s5_824{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_824{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_824{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts824" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg824Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg824" style="-webkit-user-select: none;"><object width="935" height="1210" data="824/824.svg" type="image/svg+xml" id="pdf824" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_824" class="t s1_824">CPUID—CPU Identification </span>
<span id="t2_824" class="t s2_824">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_824" class="t s1_824">3-228 </span><span id="t4_824" class="t s1_824">Vol. 2A </span>
<span id="t5_824" class="t s3_824">EDX </span><span id="t6_824" class="t s3_824">This field reports 0 if the sub-leaf index, </span><span id="t7_824" class="t s4_824">n</span><span id="t8_824" class="t s3_824">, is invalid*; otherwise it is reserved. </span>
<span id="t9_824" class="t s4_824">Intel® Resource Director Technology (Intel® RDT) Monitoring Enumeration Sub-leaf (Initial EAX Value = 0FH, ECX = 0) </span>
<span id="ta_824" class="t s3_824">0FH </span><span id="tb_824" class="t s5_824">NOTES: </span>
<span id="tc_824" class="t s3_824">Leaf 0FH output depends on the initial value in ECX. </span>
<span id="td_824" class="t s3_824">Sub-leaf index 0 reports valid resource type starting at bit position 1 of EDX. </span>
<span id="te_824" class="t s3_824">EAX </span><span id="tf_824" class="t s3_824">Reserved. </span>
<span id="tg_824" class="t s3_824">EBX </span><span id="th_824" class="t s3_824">Bits 31-00: Maximum range (zero-based) of RMID within this physical processor of all types. </span>
<span id="ti_824" class="t s3_824">ECX </span><span id="tj_824" class="t s3_824">Reserved. </span>
<span id="tk_824" class="t s3_824">EDX </span><span id="tl_824" class="t s3_824">Bit 00: Reserved. </span>
<span id="tm_824" class="t s3_824">Bit 01: Supports L3 Cache Intel RDT Monitoring if 1. </span>
<span id="tn_824" class="t s3_824">Bits 31-02: Reserved. </span>
<span id="to_824" class="t s4_824">L3 Cache Intel® RDT Monitoring Capability Enumeration Sub-leaf (Initial EAX Value = 0FH, ECX = 1) </span>
<span id="tp_824" class="t s3_824">0FH </span><span id="tq_824" class="t s5_824">NOTES: </span>
<span id="tr_824" class="t s3_824">Leaf 0FH output depends on the initial value in ECX. </span>
<span id="ts_824" class="t s3_824">EAX </span><span id="tt_824" class="t s3_824">Reserved. </span>
<span id="tu_824" class="t s3_824">EBX </span><span id="tv_824" class="t s3_824">Bits 31-00: Conversion factor from reported IA32_QM_CTR value to occupancy metric (bytes) and Mem- </span>
<span id="tw_824" class="t s3_824">ory Bandwidth Monitoring (MBM) metrics. </span>
<span id="tx_824" class="t s3_824">ECX </span><span id="ty_824" class="t s3_824">Maximum range (zero-based) of RMID of this resource type. </span>
<span id="tz_824" class="t s3_824">EDX </span><span id="t10_824" class="t s3_824">Bit 00: Supports L3 occupancy monitoring if 1. </span>
<span id="t11_824" class="t s3_824">Bit 01: Supports L3 Total Bandwidth monitoring if 1. </span>
<span id="t12_824" class="t s3_824">Bit 02: Supports L3 Local Bandwidth monitoring if 1. </span>
<span id="t13_824" class="t s3_824">Bits 31-03: Reserved. </span>
<span id="t14_824" class="t s4_824">Intel® Resource Director Technology (Intel® RDT) Allocation Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = 0) </span>
<span id="t15_824" class="t s3_824">10H </span><span id="t16_824" class="t s5_824">NOTES: </span>
<span id="t17_824" class="t s3_824">Leaf 10H output depends on the initial value in ECX. </span>
<span id="t18_824" class="t s3_824">Sub-leaf index 0 reports valid resource identification (ResID) starting at bit position 1 of EBX. </span>
<span id="t19_824" class="t s3_824">EAX </span><span id="t1a_824" class="t s3_824">Reserved. </span>
<span id="t1b_824" class="t s3_824">EBX </span><span id="t1c_824" class="t s3_824">Bit 00: Reserved. </span>
<span id="t1d_824" class="t s3_824">Bit 01: Supports L3 Cache Allocation Technology if 1. </span>
<span id="t1e_824" class="t s3_824">Bit 02: Supports L2 Cache Allocation Technology if 1. </span>
<span id="t1f_824" class="t s3_824">Bit 03: Supports Memory Bandwidth Allocation if 1. </span>
<span id="t1g_824" class="t s3_824">Bits 31-04: Reserved. </span>
<span id="t1h_824" class="t s3_824">ECX </span><span id="t1i_824" class="t s3_824">Reserved. </span>
<span id="t1j_824" class="t s3_824">EDX </span><span id="t1k_824" class="t s3_824">Reserved. </span>
<span id="t1l_824" class="t s4_824">L3 Cache Allocation Technology Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = ResID =1) </span>
<span id="t1m_824" class="t s3_824">10H </span><span id="t1n_824" class="t s5_824">NOTES: </span>
<span id="t1o_824" class="t s3_824">Leaf 10H output depends on the initial value in ECX. </span>
<span id="t1p_824" class="t s3_824">EAX </span><span id="t1q_824" class="t s3_824">Bits 04-00: Length of the capacity bit mask for the corresponding ResID. Add one to the return value to </span>
<span id="t1r_824" class="t s3_824">get the result. </span>
<span id="t1s_824" class="t s3_824">Bits 31-05: Reserved. </span>
<span id="t1t_824" class="t s3_824">EBX </span><span id="t1u_824" class="t s3_824">Bits 31-00: Bit-granular map of isolation/contention of allocation units. </span>
<span id="t1v_824" class="t s6_824">Table 3-8. </span><span id="t1w_824" class="t s6_824">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1x_824" class="t s7_824">Initial EAX </span>
<span id="t1y_824" class="t s7_824">Value </span><span id="t1z_824" class="t s7_824">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
