$date
	Tue Dec  2 14:50:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module day1_tb $end
$var wire 8 ! y_otest [7:0] $end
$var reg 8 " a_itest [7:0] $end
$var reg 8 # b_itest [7:0] $end
$var reg 1 $ sel_itest $end
$scope module dut $end
$var wire 8 % a_i [7:0] $end
$var wire 8 & b_i [7:0] $end
$var wire 1 $ sel_i $end
$var wire 8 ' y_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b11111111 %
0$
b0 #
b11111111 "
b0 !
$end
#10
b11111111 !
b11111111 '
1$
#20
