trying to create strategy directly for G(!((!u0finished0f1dbot1b & !((!u0finished0f1dtop1b & u0finished0finished) <-> (u0finished0f1dtop1b & !u0finished0finished))) <-> (u0finished0f1dbot1b & !(u0finished0f1dtop1b | u0finished0finished))) & !((!((!((!u0reg2manager2cmd0f1dno2command1b & u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b) <-> (u0reg2manager2cmd0f1dno2command1b & !u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b)) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b)) <-> (!((!u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b & u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b) <-> (u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b & !u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b)) & !(u0reg2manager2cmd0f1dno2command1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b))) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b | u0reg2manager2cmd0reg2manager2cmd)) <-> (!((!((u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b & !u0reg2manager2cmd0reg2manager2cmd) <-> (!u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b & u0reg2manager2cmd0reg2manager2cmd)) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b)) <-> (!((!u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b & u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b) <-> (u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b & !u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b)) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b | u0reg2manager2cmd0reg2manager2cmd))) & !(u0reg2manager2cmd0f1dno2command1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b))) & !((u0sensor2type0f1dmy2sensor2type1b & !u0sensor2type0sensor2type) <-> (!u0sensor2type0f1dmy2sensor2type1b & u0sensor2type0sensor2type)) & !((!((!((u0spi2control0f1dread2cmd0f1dreg41b1b & !u0spi2control0f1dread2cmd2none1b) <-> (!u0spi2control0f1dread2cmd0f1dreg41b1b & u0spi2control0f1dread2cmd2none1b)) & !(u0spi2control0f1dread2cmd0f1dreg61b1b | u0spi2control0f1dread2cmd0f1dreg251b1b)) <-> (!((u0spi2control0f1dread2cmd0f1dreg61b1b & !u0spi2control0f1dread2cmd0f1dreg251b1b) <-> (!u0spi2control0f1dread2cmd0f1dreg61b1b & u0spi2control0f1dread2cmd0f1dreg251b1b)) & !(u0spi2control0f1dread2cmd0f1dreg41b1b | u0spi2control0f1dread2cmd2none1b))) & !(u0spi2control0f1dread2cmd0f1dreg31b1b | u0spi2control0f1dread2cmd0f1dreg51b1b | u0spi2control0f1dread2cmd0f1dreg241b1b | u0spi2control0spi2control)) <-> (!((!((u0spi2control0f1dread2cmd0f1dreg31b1b & !u0spi2control0spi2control) <-> (!u0spi2control0f1dread2cmd0f1dreg31b1b & u0spi2control0spi2control)) & !(u0spi2control0f1dread2cmd0f1dreg51b1b | u0spi2control0f1dread2cmd0f1dreg241b1b)) <-> (!((u0spi2control0f1dread2cmd0f1dreg51b1b & !u0spi2control0f1dread2cmd0f1dreg241b1b) <-> (!u0spi2control0f1dread2cmd0f1dreg51b1b & u0spi2control0f1dread2cmd0f1dreg241b1b)) & !(u0spi2control0f1dread2cmd0f1dreg31b1b | u0spi2control0spi2control))) & !(u0spi2control0f1dread2cmd0f1dreg41b1b | u0spi2control0f1dread2cmd0f1dreg61b1b | u0spi2control0f1dread2cmd0f1dreg251b1b | u0spi2control0f1dread2cmd2none1b)))) & (p0p0on0start2mod R (u0spi2control0f1dread2cmd2none1b & (p0p0on0start2mod -> Xu0spi2control0f1dread2cmd0f1dreg241b1b))) & (u0spi2control0f1dread2cmd0f1dreg61b1b R u0finished0f1dbot1b) & G(u0spi2control0f1dread2cmd0f1dreg31b1b | u0spi2control0f1dread2cmd0f1dreg41b1b | u0spi2control0f1dread2cmd0f1dreg51b1b | u0spi2control0f1dread2cmd0f1dreg61b1b | u0spi2control0f1dread2cmd0f1dreg241b1b | u0spi2control0f1dread2cmd0f1dreg251b1b | u0spi2control0f1dread2cmd2none1b) & G(u0reg2manager2cmd0f1dno2command1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b) & G(u0spi2control0f1dread2cmd0f1dreg241b1b -> X(p0p0spi2finished0spi2response R ((p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg251b1b) & (!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b)))) & G(u0spi2control0f1dread2cmd0f1dreg251b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg31b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg31b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg41b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg41b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg51b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg51b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg61b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg61b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response <-> u0finished0f1dtop1b) & (p0p0spi2finished0spi2response -> (p0p0on0start2mod R (u0spi2control0f1dread2cmd2none1b & (p0p0on0start2mod -> Xu0spi2control0f1dread2cmd0f1dreg241b1b))))))) & G(u0finished0f1dtop1b -> X(u0spi2control0f1dread2cmd0f1dreg61b1b R u0finished0f1dbot1b)) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg251b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg31b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg41b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg51b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg61b1b) & G(u0finished0f1dtop1b <-> u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b) & Gu0sensor2type0f1dmy2sensor2type1b
direct strategy might exist but was not found.
translating formula done in 0.00603056 seconds
automaton has 8 states and 1 colors
split inputs and outputs done in 9.6731e-05 seconds
automaton has 24 states
determinization done
DPA has 24 states, 1 colors
simplification done
DPA has 24 states
determinization and simplification took 6.1552e-05 seconds
solving game with acceptance: BÃ¼chi
game solved in 2.8259e-05 seconds
simplification took 8.7329e-05 seconds
REALIZABLE
HOA: v1
States: 8
Start: 0
AP: 23 "u0spi2control0f1dread2cmd0f1dreg31b1b" "u0spi2control0f1dread2cmd0f1dreg41b1b" "u0spi2control0f1dread2cmd0f1dreg51b1b" "u0spi2control0f1dread2cmd0f1dreg61b1b" "u0spi2control0f1dread2cmd0f1dreg241b1b" "u0spi2control0f1dread2cmd0f1dreg251b1b" "u0spi2control0f1dread2cmd2none1b" "u0reg2manager2cmd0f1dno2command1b" "u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b" "u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b" "u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b" "u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b" "u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b" "u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b" "u0finished0f1dtop1b" "u0finished0finished" "u0finished0f1dbot1b" "u0reg2manager2cmd0reg2manager2cmd" "u0sensor2type0f1dmy2sensor2type1b" "u0sensor2type0sensor2type" "u0spi2control0spi2control" "p0p0spi2finished0spi2response" "p0p0on0start2mod"
acc-name: all
Acceptance: 0 t
properties: trans-labels explicit-labels state-acc deterministic
controllable-AP: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
--BODY--
State: 0
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&!22] 0
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&22] 1
State: 1
[!0&!1&!2&!3&4&!5&!6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20] 2
State: 2
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&!21] 2
[!0&!1&!2&!3&!4&5&!6&!7&!8&!9&!10&!11&!12&13&!14&!15&16&!17&18&!19&!20&21] 3
State: 3
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&!21] 3
[0&!1&!2&!3&!4&!5&!6&!7&!8&!9&10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&21] 4
State: 4
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&!21] 4
[!0&1&!2&!3&!4&!5&!6&!7&!8&!9&!10&!11&12&!13&!14&!15&16&!17&18&!19&!20&21] 5
State: 5
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&!21] 5
[!0&!1&2&!3&!4&!5&!6&!7&!8&!9&!10&11&!12&!13&!14&!15&16&!17&18&!19&!20&21] 6
State: 6
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&!21] 6
[!0&!1&!2&3&!4&!5&!6&!7&!8&9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&21] 7
State: 7
[!0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&!15&16&!17&18&!19&!20&!21 | !0&!1&!2&!3&!4&!5&6&7&!8&!9&!10&!11&!12&!13&!14&15&!16&!17&18&!19&!20&!21] 7
[!0&!1&!2&!3&!4&!5&6&!7&8&!9&!10&!11&!12&!13&14&!15&!16&!17&18&!19&!20&21&!22] 0
[!0&!1&!2&!3&!4&!5&6&!7&8&!9&!10&!11&!12&!13&14&!15&!16&!17&18&!19&!20&21&22] 1
--END--

real	0m0.020s
user	0m0.011s
sys	0m0.008s
