# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HW7_Finite_State_Machines.srcs/sources_1/new/find_101_sequence.v" \
"../../../../HW7_Finite_State_Machines.srcs/sim_1/new/find_101_sequence_tb.v" \
"../../../../HW7_Finite_State_Machines.srcs/sources_1/new/mealy_find_101_sequence.v" \
"../../../../HW7_Finite_State_Machines.srcs/sim_1/new/mealy_find_101_sequence_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
