{"sha": "0d4ae18aae4047e956c4bc8b23a59436daa537d5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGQ0YWUxOGFhZTQwNDdlOTU2YzRiYzhiMjNhNTk0MzZkYWE1MzdkNQ==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1996-03-17T00:33:14Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1996-03-17T00:33:14Z"}, "message": "(trap): New attribute.\n\nModify patterns for all floating-point trap generating instructions.\n\nFrom-SVN: r11551", "tree": {"sha": "5c352fa8b564f780ca1cfc4ce19076efdaaea362", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5c352fa8b564f780ca1cfc4ce19076efdaaea362"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0d4ae18aae4047e956c4bc8b23a59436daa537d5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0d4ae18aae4047e956c4bc8b23a59436daa537d5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0d4ae18aae4047e956c4bc8b23a59436daa537d5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0d4ae18aae4047e956c4bc8b23a59436daa537d5/comments", "author": null, "committer": null, "parents": [{"sha": "6245e3dfd1f55063f4bea59d6a4b3618e26d915b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6245e3dfd1f55063f4bea59d6a4b3618e26d915b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6245e3dfd1f55063f4bea59d6a4b3618e26d915b"}], "stats": {"total": 496, "additions": 445, "deletions": 51}, "files": [{"sha": "d93320c1ad8f60b04360170ae7a669b10afc7f97", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 445, "deletions": 51, "changes": 496, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0d4ae18aae4047e956c4bc8b23a59436daa537d5/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0d4ae18aae4047e956c4bc8b23a59436daa537d5/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=0d4ae18aae4047e956c4bc8b23a59436daa537d5", "patch": "@@ -30,6 +30,11 @@\n   \"ld,st,ibr,fbr,jsr,iaddlog,shiftcm,icmp,imull,imulq,fpop,fdivs,fdivt,ldsym,isubr\"\n   (const_string \"shiftcm\"))\n \n+;; The TRAP_TYPE attribute marks instructions that may generate traps\n+;; (which are imprecise and may need a trapb if software complention\n+;; is desired).\n+(define_attr \"trap\" \"yes,no\" (const_string \"no\"))\n+\n ;; We include four function units: ABOX, which computes the address,\n ;; BBOX, used for branches, EBOX, used for integer operations, and FBOX,\n ;; used for FP operations.\n@@ -1175,30 +1180,72 @@\n   \"cpysn %R1,%R1,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n+\t(plus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n+\t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"adds%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n (define_insn \"addsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(plus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"adds %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"adds%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(plus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n+\t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"addt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"adddf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(plus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"addt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"addt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(plus:DF (float_extend:DF\n+\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"addt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(plus:DF (float_extend:DF\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"addt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"addt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(plus:DF (float_extend:DF\n+\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n+\t\t (float_extend:DF\n+\t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"addt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n@@ -1207,8 +1254,9 @@\n \t\t (float_extend:DF\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n-  \"addt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"addt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"fix_truncdfdi2\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=f\")\n@@ -1225,101 +1273,232 @@\n   \"cvttqc %R1,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n+\t(float:SF (match_operand:DI 1 \"register_operand\" \"f\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"cvtqs%+%& %1,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n (define_insn \"floatdisf2\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(float:SF (match_operand:DI 1 \"register_operand\" \"f\")))]\n   \"TARGET_FP\"\n-  \"cvtqs %1,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"cvtqs%+%& %1,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(float:DF (match_operand:DI 1 \"register_operand\" \"f\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"cvtqt%+%& %1,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"floatdidf2\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(float:DF (match_operand:DI 1 \"register_operand\" \"f\")))]\n   \"TARGET_FP\"\n-  \"cvtqt %1,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"cvtqt%+%& %1,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n+\t(float_extend:DF (match_operand:SF 1 \"nonimmediate_operand\" \"f,m\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"@\n+   addt%)%& $f31,%1,%0\n+   lds %0,%1\"\n+  [(set_attr \"type\" \"fpop,ld\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"extendsfdf2\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n \t(float_extend:DF (match_operand:SF 1 \"nonimmediate_operand\" \"f,m\")))]\n   \"TARGET_FP\"\n   \"@\n-   addt $f31,%1,%0\n+   addt%)%& $f31,%1,%0\n    lds %0,%1\"\n-  [(set_attr \"type\" \"fpop,ld\")])\n+  [(set_attr \"type\" \"fpop,ld\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n+\t(float_truncate:SF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"cvtts%)%& %R1,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"truncdfsf2\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(float_truncate:SF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"cvtts %R1,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"cvtts%)%& %R1,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n+\t(div:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t\t(match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"divs%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivs\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"divsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(div:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"divs %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivs\")])\n+  \"divs%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivs\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"divdf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"divt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivt\")])\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"divt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivt\")])\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t\t(float_extend:DF\n+\t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t(float_extend:DF\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n-  \"divt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivt\")])\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t(float_extend:DF (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(div:DF (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t(float_extend:DF (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n-  \"divt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fdivt\")])\n+  \"divt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fdivt\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n+\t(mult:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n+\t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"muls%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"mulsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(mult:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"muls %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"muls%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(mult:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n+\t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"mult%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"muldf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(mult:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"%fG\")\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"mult %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"mult%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(mult:DF (float_extend:DF\n+\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"mult%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(mult:DF (float_extend:DF\n \t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"mult %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"mult%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(mult:DF (float_extend:DF\n+\t\t  (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\"))\n+\t\t (float_extend:DF\n+\t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"mult%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n@@ -1328,42 +1507,96 @@\n \t\t (float_extend:DF\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n-  \"mult %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"mult%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n+\t(minus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"subs%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"subsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(minus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"subs %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"subs%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"subdf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"subt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(minus:DF (float_extend:DF\n+\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(minus:DF (float_extend:DF\n \t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n \t\t  (match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n-  \"subt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n+\t\t  (float_extend:DF\n+\t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(minus:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n-  \"subt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(minus:DF (float_extend:DF\n+\t\t   (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t  (float_extend:DF\n+\t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n@@ -1372,8 +1605,9 @@\n \t\t  (float_extend:DF\n \t\t   (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))))]\n   \"TARGET_FP\"\n-  \"subt %R1,%R2,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"subt%)%& %R1,%R2,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \f\n ;; Next are all the integer comparisons, and conditional moves and branches\n ;; and some of the related define_expand's and define_split's.\n@@ -1782,14 +2016,36 @@\n ;; we need to have variants that expand the arguments from SF mode\n ;; to DFmode.\n \n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(match_operator:DF 1 \"alpha_comparison_operator\"\n+\t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n+\t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(match_operator:DF 1 \"alpha_comparison_operator\"\n \t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n   \"TARGET_FP\"\n-  \"cmpt%C1 %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(match_operator:DF 1 \"alpha_comparison_operator\"\n+\t\t\t   [(float_extend:DF\n+\t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n@@ -1798,8 +2054,20 @@\n \t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n \t\t\t    (match_operand:DF 3 \"reg_or_fp0_operand\" \"fG\")]))]\n   \"TARGET_FP\"\n-  \"cmpt%C1 %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(match_operator:DF 1 \"alpha_comparison_operator\"\n+\t\t\t   [(match_operand:DF 2 \"reg_or_fp0_operand\" \"fG\")\n+\t\t\t    (float_extend:DF\n+\t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n@@ -1808,8 +2076,21 @@\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n   \"TARGET_FP\"\n-  \"cmpt%C1 %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fpop\")])\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(match_operator:DF 1 \"alpha_comparison_operator\"\n+\t\t\t   [(float_extend:DF\n+\t\t\t     (match_operand:SF 2 \"reg_or_fp0_operand\" \"fG\"))\n+\t\t\t    (float_extend:DF\n+\t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n \n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n@@ -1819,7 +2100,22 @@\n \t\t\t    (float_extend:DF\n \t\t\t     (match_operand:SF 3 \"reg_or_fp0_operand\" \"fG\"))]))]\n   \"TARGET_FP\"\n-  \"cmpt%C1 %R2,%R3,%0\"\n+  \"cmpt%C1%' %R2,%R3,%0\"\n+  [(set_attr \"type\" \"fpop\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n+\t(if_then_else:DF \n+\t (match_operator 3 \"signed_comparison_operator\"\n+\t\t\t [(match_operand:DF 4 \"reg_or_fp0_operand\" \"fG,fG\")\n+\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n+\t (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,0\")\n+\t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"@\n+   fcmov%C3 %R4,%R1,%0\n+   fcmov%D3 %R4,%R5,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n (define_insn \"\"\n@@ -1836,6 +2132,20 @@\n    fcmov%D3 %R4,%R5,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f,f\")\n+\t(if_then_else:SF \n+\t (match_operator 3 \"signed_comparison_operator\"\n+\t\t\t [(match_operand:DF 4 \"reg_or_fp0_operand\" \"fG,fG\")\n+\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n+\t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\")\n+\t (match_operand:SF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"@\n+   fcmov%C3 %R4,%R1,%0\n+   fcmov%D3 %R4,%R5,%0\"\n+  [(set_attr \"type\" \"fpop\")])\n+\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n \t(if_then_else:SF \n@@ -1850,6 +2160,35 @@\n    fcmov%D3 %R4,%R5,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n+\t(if_then_else:DF \n+\t (match_operator 3 \"signed_comparison_operator\"\n+\t\t\t [(match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,fG\")\n+\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n+\t (float_extend:DF (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,0\"))\n+\t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"@\n+   fcmov%C3 %R4,%R1,%0\n+   fcmov%D3 %R4,%R5,%0\"\n+  [(set_attr \"type\" \"fpop\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n+\t(if_then_else:DF \n+\t (match_operator 3 \"signed_comparison_operator\"\n+\t\t\t [(float_extend:DF \n+\t\t\t   (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,fG\"))\n+\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n+\t (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG,0\")\n+\t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"@\n+   fcmov%C3 %R4,%R1,%0\n+   fcmov%D3 %R4,%R5,%0\"\n+  [(set_attr \"type\" \"fpop\")])\n+\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n \t(if_then_else:DF \n@@ -1879,6 +2218,21 @@\n    fcmov%D3 %R4,%R5,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f,f\")\n+\t(if_then_else:SF \n+\t (match_operator 3 \"signed_comparison_operator\"\n+\t\t\t [(float_extend:DF\n+\t\t\t   (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,fG\"))\n+\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n+\t (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\")\n+\t (match_operand:SF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"@\n+   fcmov%C3 %R4,%R1,%0\n+   fcmov%D3 %R4,%R5,%0\"\n+  [(set_attr \"type\" \"fpop\")])\n+\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n \t(if_then_else:SF \n@@ -1894,6 +2248,21 @@\n    fcmov%D3 %R4,%R5,%0\"\n   [(set_attr \"type\" \"fpop\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f,f\")\n+\t(if_then_else:DF \n+\t (match_operator 3 \"signed_comparison_operator\"\n+\t\t\t [(float_extend:DF\n+\t\t\t   (match_operand:SF 4 \"reg_or_fp0_operand\" \"fG,fG\"))\n+\t\t\t  (match_operand:DF 2 \"fp0_operand\" \"G,G\")])\n+\t (float_extend:DF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG,0\"))\n+\t (match_operand:DF 5 \"reg_or_fp0_operand\" \"0,fG\")))]\n+  \"TARGET_FP && (alpha_tp == ALPHA_TP_INSN)\"\n+  \"@\n+   fcmov%C3 %R4,%R1,%0\n+   fcmov%D3 %R4,%R5,%0\"\n+  [(set_attr \"type\" \"fpop\")])\n+\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n \t(if_then_else:DF \n@@ -2824,6 +3193,18 @@\n     }\n }\")\n \n+(define_insn \"\"\n+  [(call (mem:DI (match_operand:DI 0 \"call_operand\" \"r,R,i\"))\n+\t (match_operand 1 \"\" \"\"))\n+   (clobber (reg:DI 27))\n+   (clobber (reg:DI 26))]\n+  \"! WINDOWS_NT && alpha_tp == ALPHA_TP_INSN\"\n+  \"@\n+   jsr $26,($27),0\\;trapb\\;ldgp $29,4($26)\n+   bsr $26,%0..ng\\;trapb\n+   jsr $26,%0\\;trapb\\;ldgp $29,4($26)\"\n+  [(set_attr \"type\" \"jsr,jsr,ibr\")])\n+      \n (define_insn \"\"\n   [(call (mem:DI (match_operand:DI 0 \"call_operand\" \"r,R,i\"))\n \t (match_operand 1 \"\" \"\"))\n@@ -2846,6 +3227,19 @@\n    bsr $26,%0\"\n   [(set_attr \"type\" \"jsr\")])\n       \n+(define_insn \"\"\n+  [(set (match_operand 0 \"register_operand\" \"=rf,rf,rf\")\n+\t(call (mem:DI (match_operand:DI 1 \"call_operand\" \"r,R,i\"))\n+\t      (match_operand 2 \"\" \"\")))\n+   (clobber (reg:DI 27))\n+   (clobber (reg:DI 26))]\n+  \"! WINDOWS_NT && alpha_tp == ALPHA_TP_INSN\"\n+  \"@\n+   jsr $26,($27),0\\;trapb\\;ldgp $29,4($26)\n+   bsr $26,%1..ng\\;trapb\n+   jsr $26,%1\\;trapb\\;ldgp $29,4($26)\"\n+  [(set_attr \"type\" \"jsr,jsr,ibr\")])\n+\n (define_insn \"\"\n   [(set (match_operand 0 \"register_operand\" \"=rf,rf,rf\")\n \t(call (mem:DI (match_operand:DI 1 \"call_operand\" \"r,R,i\"))"}]}