INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240618_UVM_ALU/20240618_UVM_ALU.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_RISC/20240618_UVM_ALU/20240618_UVM_ALU.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_RISC/20240618_UVM_ALU/20240618_UVM_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
