// Seed: 476883766
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = 1'b0;
  wire id_4;
  wire id_5;
  wor  id_6;
  assign id_4 = 1 - 1;
  assign id_6 = id_3 - 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output supply1 id_2
    , id_14,
    input wand id_3,
    input uwire id_4,
    output wand id_5,
    input uwire id_6,
    input tri id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wand id_12
);
  wire id_15;
  module_0(
      id_8, id_11
  );
endmodule
