#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\va_math.vpi";
S_0000024385e26490 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
P_0000024385e13db0 .param/l "K" 1 2 6, +C4<00000000000000000000000000000100>;
v0000024385e81b20_0 .net "A0", 3 0, v0000024385e25960_0;  1 drivers
v0000024385e80c20_0 .net "B0", 3 0, v0000024385e26180_0;  1 drivers
v0000024385e81c60_0 .net "M0", 3 0, L_0000024385e81620;  1 drivers
v0000024385e80180_0 .net "N0", 3 0, L_0000024385e80b80;  1 drivers
v0000024385e81260_0 .net "Z", 0 0, L_0000024385e81bc0;  1 drivers
S_0000024385e1d3b0 .scope module, "instancia_datos" "tester" 2 21, 3 1 0, S_0000024385e26490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_valor";
    .port_info 1 /OUTPUT 4 "B_valor";
P_0000024385e13bb0 .param/l "K" 0 3 1, +C4<00000000000000000000000000000100>;
v0000024385e25960_0 .var "A_valor", 3 0;
v0000024385e26180_0 .var "B_valor", 3 0;
S_0000024385e1d540 .scope module, "red" "red_iterativa" 2 26, 4 5 0, S_0000024385e26490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "M";
    .port_info 3 /OUTPUT 4 "N";
    .port_info 4 /OUTPUT 1 "Z";
P_0000024385e13670 .param/l "K" 0 4 6, +C4<00000000000000000000000000000100>;
v0000024385e81a80_0 .net "A", 3 0, v0000024385e25960_0;  alias, 1 drivers
v0000024385e811c0_0 .net "B", 3 0, v0000024385e26180_0;  alias, 1 drivers
v0000024385e800e0_0 .net "M", 3 0, L_0000024385e81620;  alias, 1 drivers
v0000024385e80360_0 .net "N", 3 0, L_0000024385e80b80;  alias, 1 drivers
v0000024385e80cc0_0 .net "Z", 0 0, L_0000024385e81bc0;  alias, 1 drivers
o0000024385e27ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000024385e809a0_0 name=_ivl_39
L_0000024385e81300 .part L_0000024385e81620, 3, 1;
L_0000024385e813a0 .part L_0000024385e80b80, 3, 1;
L_0000024385e80900 .part v0000024385e25960_0, 2, 1;
L_0000024385e81940 .part v0000024385e26180_0, 2, 1;
L_0000024385e819e0 .part L_0000024385e81620, 2, 1;
L_0000024385e80a40 .part L_0000024385e80b80, 2, 1;
L_0000024385e81760 .part v0000024385e25960_0, 1, 1;
L_0000024385e7ff00 .part v0000024385e26180_0, 1, 1;
L_0000024385e7ffa0 .part v0000024385e25960_0, 3, 1;
L_0000024385e80040 .part v0000024385e26180_0, 3, 1;
L_0000024385e807c0 .part L_0000024385e81620, 1, 1;
L_0000024385e81580 .part L_0000024385e80b80, 1, 1;
L_0000024385e805e0 .part v0000024385e25960_0, 0, 1;
L_0000024385e80680 .part v0000024385e26180_0, 0, 1;
L_0000024385e80b80 .concat8 [ 1 1 1 1], L_0000024385e82220, L_0000024385e820d0, L_0000024385e826f0, L_0000024385e82bc0;
L_0000024385e81bc0 .part L_0000024385e80b80, 0, 1;
L_0000024385e81620 .concat [ 1 1 1 1], o0000024385e27ae8, L_0000024385e82450, L_0000024385e82ca0, L_0000024385e82ae0;
S_0000024385e197a0 .scope module, "final" "Final_ID" 4 49, 5 1 0, S_0000024385e1d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m";
    .port_info 1 /INPUT 1 "n";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /OUTPUT 1 "Z";
L_0000024385e81f10 .functor NOT 1, L_0000024385e805e0, C4<0>, C4<0>, C4<0>;
L_0000024385e82530 .functor OR 1, L_0000024385e81f10, L_0000024385e80680, C4<0>, C4<0>;
L_0000024385e82c30 .functor AND 1, L_0000024385e81580, L_0000024385e82530, C4<1>, C4<1>;
L_0000024385e82d10 .functor NOT 1, L_0000024385e807c0, C4<0>, C4<0>, C4<0>;
L_0000024385e82220 .functor OR 1, L_0000024385e82d10, L_0000024385e82c30, C4<0>, C4<0>;
v0000024385e25820_0 .net "A", 0 0, L_0000024385e805e0;  1 drivers
v0000024385e258c0_0 .net "B", 0 0, L_0000024385e80680;  1 drivers
v0000024385e24e20_0 .net "Z", 0 0, L_0000024385e82220;  1 drivers
v0000024385e26220_0 .net *"_ivl_0", 0 0, L_0000024385e81f10;  1 drivers
v0000024385e25f00_0 .net *"_ivl_6", 0 0, L_0000024385e82d10;  1 drivers
v0000024385e24740_0 .net "m", 0 0, L_0000024385e807c0;  1 drivers
v0000024385e24d80_0 .net "n", 0 0, L_0000024385e81580;  1 drivers
v0000024385e25b40_0 .net "s0", 0 0, L_0000024385e82530;  1 drivers
v0000024385e25fa0_0 .net "s1", 0 0, L_0000024385e82c30;  1 drivers
S_0000024385e19930 .scope module, "inicial" "Inicial_ID" 4 17, 6 1 0, S_0000024385e1d540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "M";
    .port_info 3 /OUTPUT 1 "N";
L_0000024385e821b0 .functor NOT 1, L_0000024385e80040, C4<0>, C4<0>, C4<0>;
L_0000024385e82ae0 .functor OR 1, L_0000024385e7ffa0, L_0000024385e821b0, C4<0>, C4<0>;
L_0000024385e82060 .functor NOT 1, L_0000024385e7ffa0, C4<0>, C4<0>, C4<0>;
L_0000024385e82bc0 .functor OR 1, L_0000024385e82060, L_0000024385e80040, C4<0>, C4<0>;
v0000024385e24ec0_0 .net "A", 0 0, L_0000024385e7ffa0;  1 drivers
v0000024385e24560_0 .net "B", 0 0, L_0000024385e80040;  1 drivers
v0000024385e25aa0_0 .net "M", 0 0, L_0000024385e82ae0;  1 drivers
v0000024385e24ba0_0 .net "N", 0 0, L_0000024385e82bc0;  1 drivers
v0000024385e24f60_0 .net *"_ivl_0", 0 0, L_0000024385e821b0;  1 drivers
v0000024385e244c0_0 .net *"_ivl_4", 0 0, L_0000024385e82060;  1 drivers
S_0000024385e156c0 .scope generate, "serie_tipica[1]" "serie_tipica[1]" 4 30, 4 30 0, S_0000024385e1d540;
 .timescale 0 0;
P_0000024385e13ff0 .param/l "i" 0 4 30, +C4<01>;
S_0000024385e15850 .scope module, "tipico" "Tipica_ID" 4 35, 7 1 0, S_0000024385e156c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m";
    .port_info 1 /INPUT 1 "n";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /OUTPUT 1 "M";
    .port_info 5 /OUTPUT 1 "N";
L_0000024385e82140 .functor NOT 1, L_0000024385e7ff00, C4<0>, C4<0>, C4<0>;
L_0000024385e825a0 .functor OR 1, L_0000024385e81760, L_0000024385e82140, C4<0>, C4<0>;
L_0000024385e827d0 .functor AND 1, L_0000024385e819e0, L_0000024385e825a0, C4<1>, C4<1>;
L_0000024385e82760 .functor NOT 1, L_0000024385e81760, C4<0>, C4<0>, C4<0>;
L_0000024385e82a00 .functor OR 1, L_0000024385e82760, L_0000024385e7ff00, C4<0>, C4<0>;
L_0000024385e81f80 .functor AND 1, L_0000024385e80a40, L_0000024385e82a00, C4<1>, C4<1>;
L_0000024385e82300 .functor NOT 1, L_0000024385e80a40, C4<0>, C4<0>, C4<0>;
L_0000024385e82450 .functor OR 1, L_0000024385e82300, L_0000024385e827d0, C4<0>, C4<0>;
L_0000024385e824c0 .functor NOT 1, L_0000024385e819e0, C4<0>, C4<0>, C4<0>;
L_0000024385e820d0 .functor OR 1, L_0000024385e824c0, L_0000024385e81f80, C4<0>, C4<0>;
v0000024385e24880_0 .net "A", 0 0, L_0000024385e81760;  1 drivers
v0000024385e25be0_0 .net "B", 0 0, L_0000024385e7ff00;  1 drivers
v0000024385e249c0_0 .net "M", 0 0, L_0000024385e82450;  1 drivers
v0000024385e26040_0 .net "N", 0 0, L_0000024385e820d0;  1 drivers
v0000024385e25780_0 .net *"_ivl_0", 0 0, L_0000024385e82140;  1 drivers
v0000024385e247e0_0 .net *"_ivl_12", 0 0, L_0000024385e82300;  1 drivers
v0000024385e24420_0 .net *"_ivl_16", 0 0, L_0000024385e824c0;  1 drivers
v0000024385e251e0_0 .net *"_ivl_6", 0 0, L_0000024385e82760;  1 drivers
v0000024385e25140_0 .net "m", 0 0, L_0000024385e819e0;  1 drivers
v0000024385e25e60_0 .net "n", 0 0, L_0000024385e80a40;  1 drivers
v0000024385e25460_0 .net "s0", 0 0, L_0000024385e825a0;  1 drivers
v0000024385e25000_0 .net "s1", 0 0, L_0000024385e827d0;  1 drivers
v0000024385e25640_0 .net "s2", 0 0, L_0000024385e82a00;  1 drivers
v0000024385e25500_0 .net "s3", 0 0, L_0000024385e81f80;  1 drivers
S_0000024385efd400 .scope generate, "serie_tipica[2]" "serie_tipica[2]" 4 30, 4 30 0, S_0000024385e1d540;
 .timescale 0 0;
P_0000024385e14070 .param/l "i" 0 4 30, +C4<010>;
S_0000024385efd590 .scope module, "tipico" "Tipica_ID" 4 35, 7 1 0, S_0000024385efd400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m";
    .port_info 1 /INPUT 1 "n";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /OUTPUT 1 "M";
    .port_info 5 /OUTPUT 1 "N";
L_0000024385e0cdf0 .functor NOT 1, L_0000024385e81940, C4<0>, C4<0>, C4<0>;
L_0000024385e823e0 .functor OR 1, L_0000024385e80900, L_0000024385e0cdf0, C4<0>, C4<0>;
L_0000024385e82a70 .functor AND 1, L_0000024385e81300, L_0000024385e823e0, C4<1>, C4<1>;
L_0000024385e82370 .functor NOT 1, L_0000024385e80900, C4<0>, C4<0>, C4<0>;
L_0000024385e82990 .functor OR 1, L_0000024385e82370, L_0000024385e81940, C4<0>, C4<0>;
L_0000024385e82b50 .functor AND 1, L_0000024385e813a0, L_0000024385e82990, C4<1>, C4<1>;
L_0000024385e82920 .functor NOT 1, L_0000024385e813a0, C4<0>, C4<0>, C4<0>;
L_0000024385e82ca0 .functor OR 1, L_0000024385e82920, L_0000024385e82a70, C4<0>, C4<0>;
L_0000024385e82df0 .functor NOT 1, L_0000024385e81300, C4<0>, C4<0>, C4<0>;
L_0000024385e826f0 .functor OR 1, L_0000024385e82df0, L_0000024385e82b50, C4<0>, C4<0>;
v0000024385e25c80_0 .net "A", 0 0, L_0000024385e80900;  1 drivers
v0000024385e25d20_0 .net "B", 0 0, L_0000024385e81940;  1 drivers
v0000024385e255a0_0 .net "M", 0 0, L_0000024385e82ca0;  1 drivers
v0000024385e24920_0 .net "N", 0 0, L_0000024385e826f0;  1 drivers
v0000024385e24600_0 .net *"_ivl_0", 0 0, L_0000024385e0cdf0;  1 drivers
v0000024385e250a0_0 .net *"_ivl_12", 0 0, L_0000024385e82920;  1 drivers
v0000024385e25dc0_0 .net *"_ivl_16", 0 0, L_0000024385e82df0;  1 drivers
v0000024385e246a0_0 .net *"_ivl_6", 0 0, L_0000024385e82370;  1 drivers
v0000024385e24a60_0 .net "m", 0 0, L_0000024385e81300;  1 drivers
v0000024385e25280_0 .net "n", 0 0, L_0000024385e813a0;  1 drivers
v0000024385e0fa00_0 .net "s0", 0 0, L_0000024385e823e0;  1 drivers
v0000024385e0fbe0_0 .net "s1", 0 0, L_0000024385e82a70;  1 drivers
v0000024385e10220_0 .net "s2", 0 0, L_0000024385e82990;  1 drivers
v0000024385e0fe60_0 .net "s3", 0 0, L_0000024385e82b50;  1 drivers
    .scope S_0000024385e1d3b0;
T_0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024385e25960_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024385e26180_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000024385e25960_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000024385e26180_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024385e25960_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000024385e26180_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000024385e26490;
T_1 ;
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %vpi_call 2 13 "$monitor", "\012 Los valores ingresados son:", "\012 A=%b B=%b Z=%b \012", v0000024385e81b20_0, v0000024385e80c20_0, v0000024385e81260_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./tester.v";
    "./red_iterativa.v";
    "./celda_final.v";
    "./celda_inicial.v";
    "./celda_tipica.v";
