Analysis & Synthesis report for vga
Thu Aug 10 23:55:13 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated
 16. Source assignments for ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated
 17. Source assignments for ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated
 18. Source assignments for VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated
 19. Source assignments for VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated
 20. Parameter Settings for User Entity Instance: ffd:picture1
 21. Parameter Settings for User Entity Instance: ffd:picture1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: ffd:picture2
 23. Parameter Settings for User Entity Instance: ffd:picture2|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: ffd:picture3
 25. Parameter Settings for User Entity Instance: ffd:picture3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: VideoControllerDebug:video|CRCT:CRCT_640X480
 27. Parameter Settings for User Entity Instance: VideoControllerDebug:video|ram:firstFrame
 28. Parameter Settings for User Entity Instance: VideoControllerDebug:video|ram:secondFrame
 29. Parameter Settings for Inferred Entity Instance: VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0
 30. Parameter Settings for Inferred Entity Instance: VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "VideoControllerDebug:video|CRCT:CRCT_640X480"
 33. Port Connectivity Checks: "VideoControllerDebug:video"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 10 23:55:13 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; vga                                            ;
; Top-level Entity Name              ; ImageOutput                                    ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 458                                            ;
;     Total combinational functions  ; 374                                            ;
;     Dedicated logic registers      ; 166                                            ;
; Total registers                    ; 166                                            ;
; Total pins                         ; 17                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,152,000                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; ImageOutput        ; vga                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; ram.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ram.sv                   ;         ;
; CRCT.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv                  ;         ;
; VideoControllerDebug.sv          ; yes             ; User SystemVerilog HDL File            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv  ;         ;
; ImageOutput.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv           ;         ;
; ffd.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_fr81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_fr81.tdf   ;         ;
; 1.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/1.mif                    ;         ;
; db/decode_kk9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/decode_kk9.tdf        ;         ;
; db/mux_63b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/mux_63b.tdf           ;         ;
; db/altsyncram_gr81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_gr81.tdf   ;         ;
; 2.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/2.mif                    ;         ;
; db/altsyncram_hr81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_hr81.tdf   ;         ;
; 3.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/3.mif                    ;         ;
; db/altsyncram_e1c1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_e1c1.tdf   ;         ;
; db/decode_r8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/decode_r8a.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 458         ;
;                                             ;             ;
; Total combinational functions               ; 374         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 250         ;
;     -- 3 input functions                    ; 27          ;
;     -- <=2 input functions                  ; 97          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 320         ;
;     -- arithmetic mode                      ; 54          ;
;                                             ;             ;
; Total registers                             ; 166         ;
;     -- Dedicated logic registers            ; 166         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 17          ;
; Total memory bits                           ; 1152000     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 316         ;
; Total fan-out                               ; 4848        ;
; Average fan-out                             ; 6.70        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                     ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |ImageOutput                                 ; 374 (48)            ; 166 (21)                  ; 1152000     ; 0          ; 0            ; 0       ; 0         ; 17   ; 0            ; 0          ; |ImageOutput                                                                                                                            ; ImageOutput          ; work         ;
;    |VideoControllerDebug:video|              ; 261 (38)            ; 141 (2)                   ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video                                                                                                 ; VideoControllerDebug ; work         ;
;       |CRCT:CRCT_640X480|                    ; 140 (140)           ; 55 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480                                                                               ; CRCT                 ; work         ;
;       |ram:firstFrame|                       ; 36 (0)              ; 42 (38)                   ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:firstFrame                                                                                  ; ram                  ; work         ;
;          |altsyncram:memory_rtl_0|           ; 36 (0)              ; 4 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0                                                          ; altsyncram           ; work         ;
;             |altsyncram_e1c1:auto_generated| ; 36 (0)              ; 4 (4)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated                           ; altsyncram_e1c1      ; work         ;
;                |decode_r8a:decode2|          ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|decode_r8a:decode2        ; decode_r8a           ; work         ;
;                |mux_63b:mux3|                ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|mux_63b:mux3              ; mux_63b              ; work         ;
;       |ram:secondFrame|                      ; 47 (0)              ; 42 (38)                   ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:secondFrame                                                                                 ; ram                  ; work         ;
;          |altsyncram:memory_rtl_0|           ; 47 (0)              ; 4 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0                                                         ; altsyncram           ; work         ;
;             |altsyncram_e1c1:auto_generated| ; 47 (0)              ; 4 (4)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated                          ; altsyncram_e1c1      ; work         ;
;                |decode_kk9:rden_decode_b|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|decode_kk9:rden_decode_b ; decode_kk9           ; work         ;
;                |decode_r8a:decode2|          ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|decode_r8a:decode2       ; decode_r8a           ; work         ;
;                |mux_63b:mux3|                ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|mux_63b:mux3             ; mux_63b              ; work         ;
;    |ffd:picture1|                            ; 29 (0)              ; 0 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture1                                                                                                               ; ffd                  ; work         ;
;       |altsyncram:altsyncram_component|      ; 29 (0)              ; 0 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture1|altsyncram:altsyncram_component                                                                               ; altsyncram           ; work         ;
;          |altsyncram_fr81:auto_generated|    ; 29 (0)              ; 0 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated                                                ; altsyncram_fr81      ; work         ;
;             |decode_kk9:rden_decode|         ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|decode_kk9:rden_decode                         ; decode_kk9           ; work         ;
;             |mux_63b:mux2|                   ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|mux_63b:mux2                                   ; mux_63b              ; work         ;
;    |ffd:picture2|                            ; 18 (0)              ; 0 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture2                                                                                                               ; ffd                  ; work         ;
;       |altsyncram:altsyncram_component|      ; 18 (0)              ; 0 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture2|altsyncram:altsyncram_component                                                                               ; altsyncram           ; work         ;
;          |altsyncram_gr81:auto_generated|    ; 18 (0)              ; 0 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated                                                ; altsyncram_gr81      ; work         ;
;             |mux_63b:mux2|                   ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|mux_63b:mux2                                   ; mux_63b              ; work         ;
;    |ffd:picture3|                            ; 18 (0)              ; 4 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture3                                                                                                               ; ffd                  ; work         ;
;       |altsyncram:altsyncram_component|      ; 18 (0)              ; 4 (0)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture3|altsyncram:altsyncram_component                                                                               ; altsyncram           ; work         ;
;          |altsyncram_hr81:auto_generated|    ; 18 (0)              ; 4 (4)                     ; 230400      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated                                                ; altsyncram_hr81      ; work         ;
;             |mux_63b:mux2|                   ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ImageOutput|ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|mux_63b:mux2                                   ; mux_63b              ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF   ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------+
; VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None  ;
; VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None  ;
; ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 76800        ; 3            ; --           ; --           ; 230400 ; 1.mif ;
; ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 76800        ; 3            ; --           ; --           ; 230400 ; 2.mif ;
; ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 76800        ; 3            ; --           ; --           ; 230400 ; 3.mif ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |ImageOutput|ffd:picture1 ; ffd.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |ImageOutput|ffd:picture2 ; ffd.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |ImageOutput|ffd:picture3 ; ffd.v           ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|address_reg_a[3] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[3] ;
; ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|address_reg_a[3] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[3] ;
; ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|address_reg_a[2] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[2] ;
; ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|address_reg_a[2] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[2] ;
; ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|address_reg_a[1] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[1] ;
; ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|address_reg_a[1] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[1] ;
; ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|address_reg_a[0] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[0] ;
; ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated|address_reg_a[0] ; Merged with ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated|address_reg_a[0] ;
; Total Number of Removed Registers = 8                                                        ;                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 166   ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; i_has_reset                            ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                   ;
+--------------------------------------------------------------------+---------------------------------------------------------+
; Register Name                                                      ; RAM Name                                                ;
+--------------------------------------------------------------------+---------------------------------------------------------+
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[0]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[1]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[2]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[3]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[4]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[5]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[6]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[7]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[8]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[9]   ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[10]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[11]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[12]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[13]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[14]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[15]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[16]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[17]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[18]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[19]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[20]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[21]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[22]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[23]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[24]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[25]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[26]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[27]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[28]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[29]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[30]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[31]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[32]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[33]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[34]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[35]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[36]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0_bypass[37]  ; VideoControllerDebug:video|ram:firstFrame|memory_rtl_0  ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[0]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[1]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[2]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[3]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[4]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[5]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[6]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[7]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[8]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[9]  ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[10] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[11] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[12] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[13] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[14] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[15] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[16] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[17] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[18] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[19] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[20] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[21] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[22] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[23] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[24] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[25] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[26] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[27] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[28] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[29] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[30] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[31] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[32] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[33] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[34] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[35] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[36] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0_bypass[37] ; VideoControllerDebug:video|ram:secondFrame|memory_rtl_0 ;
+--------------------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480|h_count[6] ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ImageOutput|addr[11]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ImageOutput|data_id[1]                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480|v_count[0] ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480|xy_buf[16] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ImageOutput|Mux0                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ImageOutput|VideoControllerDebug:video|f_rdata[2]                   ;
; 7:1                ; 17 bits   ; 68 LEs        ; 51 LEs               ; 17 LEs                 ; No         ; |ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480|o_xy       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0|altsyncram_e1c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd:picture1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; init_file      ; 1.mif ; String                           ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd:picture1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; 1.mif                ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_fr81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd:picture2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; init_file      ; 2.mif ; String                           ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd:picture2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; 2.mif                ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_gr81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd:picture3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; init_file      ; 3.mif ; String                           ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ffd:picture3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; 3.mif                ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_hr81      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoControllerDebug:video|CRCT:CRCT_640X480 ;
+-----------------+------------------+------------------------------------------------------+
; Parameter Name  ; Value            ; Type                                                 ;
+-----------------+------------------+------------------------------------------------------+
; HS_STA          ; 16               ; Signed Integer                                       ;
; HS_END          ; 112              ; Signed Integer                                       ;
; HA_STA          ; 160              ; Signed Integer                                       ;
; VS_STA          ; 490              ; Signed Integer                                       ;
; VS_END          ; 492              ; Signed Integer                                       ;
; VA_END          ; 480              ; Signed Integer                                       ;
; LINE            ; 800              ; Signed Integer                                       ;
; SCREEN          ; 525              ; Signed Integer                                       ;
; PIX_STB_DIVIDER ; 1000000000000000 ; Unsigned Binary                                      ;
; PIX_ADD_DIVIDER ; 1000000000000000 ; Unsigned Binary                                      ;
+-----------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoControllerDebug:video|ram:firstFrame ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WordSize       ; 3     ; Signed Integer                                                ;
; Address_Bus    ; 17    ; Signed Integer                                                ;
; Address_Max    ; 76800 ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VideoControllerDebug:video|ram:secondFrame ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WordSize       ; 3     ; Signed Integer                                                 ;
; Address_Bus    ; 17    ; Signed Integer                                                 ;
; Address_Max    ; 76800 ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Untyped                                                ;
; WIDTHAD_A                          ; 17                   ; Untyped                                                ;
; NUMWORDS_A                         ; 76800                ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 3                    ; Untyped                                                ;
; WIDTHAD_B                          ; 17                   ; Untyped                                                ;
; NUMWORDS_B                         ; 76800                ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_e1c1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 3                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 17                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 76800                ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 3                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 17                   ; Untyped                                                 ;
; NUMWORDS_B                         ; 76800                ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_e1c1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                  ;
; Entity Instance                           ; ffd:picture1|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 3                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ffd:picture2|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 3                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; ffd:picture3|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 3                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 3                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 3                                                                  ;
;     -- NUMWORDS_B                         ; 76800                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; VideoControllerDebug:video|ram:secondFrame|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 3                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 3                                                                  ;
;     -- NUMWORDS_B                         ; 76800                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoControllerDebug:video|CRCT:CRCT_640X480"                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_pix_stb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pix_add   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; h_count   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; v_count   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VideoControllerDebug:video"                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; CRCT_Blanking    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CRCT_Active      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CRCT_FrameEnd    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CRCT_ScreenEnd   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CRCT_X           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CRCT_Y           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CRCT_XY          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; f_rdata          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; displayedFrameID ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ff_rdata         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sf_rdata         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 166                         ;
;     ENA               ; 21                          ;
;     ENA SCLR          ; 37                          ;
;     SCLR              ; 2                           ;
;     plain             ; 106                         ;
; cycloneiii_lcell_comb ; 375                         ;
;     arith             ; 54                          ;
;         2 data inputs ; 54                          ;
;     normal            ; 321                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 250                         ;
; cycloneiii_ram_block  ; 150                         ;
;                       ;                             ;
; Max LUT depth         ; 7.60                        ;
; Average LUT depth     ; 4.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Aug 10 23:55:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file videocontroller.sv
    Info (12023): Found entity 1: VideoController File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoController.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: ram File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/testbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga640_480.v
    Info (12023): Found entity 1: vga640x480 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/vga640_480.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topv.v
    Info (12023): Found entity 1: topv File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/topv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file square.v
    Info (12023): Found entity 1: squarev File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/square.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file square.sv
    Info (12023): Found entity 1: square File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/square.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file crct.sv
    Info (12023): Found entity 1: CRCT File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_crct.sv
    Info (12023): Found entity 1: testbench_CRCT File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/testbench_CRCT.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file videocontrollerdebug.sv
    Info (12023): Found entity 1: VideoControllerDebug File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file testbench_videocontroller.sv
    Info (12023): Found entity 1: testbench_VideoController File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/testbench_VideoController.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imageoutput.sv
    Info (12023): Found entity 1: ImageOutput File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ffd.v
    Info (12023): Found entity 1: ffd File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at VideoController.sv(40): created implicit net for "pix_stb" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoController.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at VideoController.sv(50): created implicit net for "pix_add" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoController.sv Line: 50
Warning (10236): Verilog HDL Implicit Net warning at VideoControllerDebug.sv(45): created implicit net for "pix_stb" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at VideoControllerDebug.sv(55): created implicit net for "pix_add" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv Line: 55
Info (12127): Elaborating entity "ImageOutput" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ImageOutput.sv(52): truncated value with size 32 to match size of target (2) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 52
Warning (10230): Verilog HDL assignment warning at ImageOutput.sv(65): truncated value with size 32 to match size of target (17) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 65
Info (12128): Elaborating entity "ffd" for hierarchy "ffd:picture1" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "ffd:picture1|altsyncram:altsyncram_component" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
Info (12130): Elaborated megafunction instantiation "ffd:picture1|altsyncram:altsyncram_component" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
Info (12133): Instantiated megafunction "ffd:picture1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "1.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fr81.tdf
    Info (12023): Found entity 1: altsyncram_fr81 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_fr81.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_fr81" for hierarchy "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf
    Info (12023): Found entity 1: decode_kk9 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/decode_kk9.tdf Line: 23
Info (12128): Elaborating entity "decode_kk9" for hierarchy "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|decode_kk9:rden_decode" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_fr81.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_63b.tdf
    Info (12023): Found entity 1: mux_63b File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/mux_63b.tdf Line: 23
Info (12128): Elaborating entity "mux_63b" for hierarchy "ffd:picture1|altsyncram:altsyncram_component|altsyncram_fr81:auto_generated|mux_63b:mux2" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_fr81.tdf Line: 41
Info (12128): Elaborating entity "ffd" for hierarchy "ffd:picture2" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "ffd:picture2|altsyncram:altsyncram_component" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
Info (12130): Elaborated megafunction instantiation "ffd:picture2|altsyncram:altsyncram_component" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
Info (12133): Instantiated megafunction "ffd:picture2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "2.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr81.tdf
    Info (12023): Found entity 1: altsyncram_gr81 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_gr81.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_gr81" for hierarchy "ffd:picture2|altsyncram:altsyncram_component|altsyncram_gr81:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ffd" for hierarchy "ffd:picture3" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "ffd:picture3|altsyncram:altsyncram_component" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
Info (12130): Elaborated megafunction instantiation "ffd:picture3|altsyncram:altsyncram_component" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
Info (12133): Instantiated megafunction "ffd:picture3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v Line: 87
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "3.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hr81.tdf
    Info (12023): Found entity 1: altsyncram_hr81 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_hr81.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_hr81" for hierarchy "ffd:picture3|altsyncram:altsyncram_component|altsyncram_hr81:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "VideoControllerDebug" for hierarchy "VideoControllerDebug:video" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 73
Info (12128): Elaborating entity "CRCT" for hierarchy "VideoControllerDebug:video|CRCT:CRCT_640X480" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv Line: 56
Warning (10230): Verilog HDL assignment warning at CRCT.sv(45): truncated value with size 32 to match size of target (10) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv Line: 45
Warning (10230): Verilog HDL assignment warning at CRCT.sv(46): truncated value with size 32 to match size of target (10) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv Line: 46
Warning (10230): Verilog HDL assignment warning at CRCT.sv(60): truncated value with size 10 to match size of target (1) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv Line: 60
Warning (10230): Verilog HDL assignment warning at CRCT.sv(95): truncated value with size 32 to match size of target (17) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv Line: 95
Warning (10230): Verilog HDL assignment warning at CRCT.sv(107): truncated value with size 32 to match size of target (10) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv Line: 107
Warning (10230): Verilog HDL assignment warning at CRCT.sv(110): truncated value with size 32 to match size of target (10) File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv Line: 110
Info (12128): Elaborating entity "ram" for hierarchy "VideoControllerDebug:video|ram:firstFrame" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv Line: 68
Warning (276020): Inferred RAM node "VideoControllerDebug:video|ram:firstFrame|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "VideoControllerDebug:video|ram:secondFrame|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VideoControllerDebug:video|ram:firstFrame|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 76800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VideoControllerDebug:video|ram:secondFrame|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 17
        Info (286033): Parameter NUMWORDS_B set to 76800
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "VideoControllerDebug:video|ram:firstFrame|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1c1.tdf
    Info (12023): Found entity 1: altsyncram_e1c1 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_e1c1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_r8a.tdf
    Info (12023): Found entity 1: decode_r8a File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/decode_r8a.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/output_files/vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 647 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 480 logic cells
    Info (21064): Implemented 150 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Thu Aug 10 23:55:13 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/output_files/vga.map.smsg.


