Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_vga_tb work.glbl -snapshot top_vga_tb -prj /home/student/tochmanek/Desktop/UEC2_PROJEKT/sim/top_vga/top_vga.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/Rect/draw_rect.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/delay.sv" into library work
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/ship/draw_ship.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_ship
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/game_control/game_board.sv" into library work
INFO: [VRFC 10-311] analyzing module game_board
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv" into library work
INFO: [VRFC 10-311] analyzing module ship_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/Mouse/mouse_pos.sv" into library work
INFO: [VRFC 10-311] analyzing module mouse_pos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_mouse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga_basys3
INFO: [VRFC 10-2458] undeclared symbol clk_40, assumed default net type wire [/home/student/tochmanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/sim/common/tiff_writer.sv" into library work
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/sim/top_vga/top_vga_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk100MHz_clk_wiz_0_en_clk, assumed default net type wire [/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v:209]
INFO: [VRFC 10-2458] undeclared symbol clk65MHz_clk_wiz_0_en_clk, assumed default net type wire [/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v:221]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/Mouse/Ps2Interface.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Ps2Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseDisplay.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseDisplay'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'start' remains unconnected for this instance [/home/student/tochmanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.vga_pkg
Compiling module work.vga_if
Compiling module work.vga_timing
Compiling module work.delay(WIDTH=38)
Compiling module work.draw_bg
Compiling module work.delay(WIDTH=38,CLK_DEL=2)
Compiling module work.draw_ship
Compiling module work.game_board
Compiling module work.mouse_pos
Compiling architecture behavioral of entity work.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity work.MouseCtl [mousectl_default]
Compiling architecture behavioral of entity work.MouseDisplay [mousedisplay_default]
Compiling module work.draw_mouse
Compiling module work.ship_rom
Compiling module work.top_vga
Compiling module work.tiff_writer(XDIM=16'b01010100000...
Compiling module work.top_vga_tb
Compiling module work.glbl
Built simulation snapshot top_vga_tb
