
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008c0  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a68  08000a70  00010a70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a68  08000a68  00010a70  2**0
                  CONTENTS
  4 .ARM          00000000  08000a68  08000a68  00010a70  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a68  08000a70  00010a70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a68  08000a68  00010a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a6c  08000a6c  00010a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010a70  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010a70  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000b19  00000000  00000000  00010aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002cb  00000000  00000000  000115b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00011888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000000a0  00000000  00000000  00011950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002fb1  00000000  00000000  000119f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000012c5  00000000  00000000  000149a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b158  00000000  00000000  00015c66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00020dbe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000284  00000000  00000000  00020e10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000a50 	.word	0x08000a50

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000a50 	.word	0x08000a50

080001e8 <delay>:
#include <stdio.h>
#include <string.h>

void EXTI0_IRQHandler(void);

void delay(void){
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 250000; i++);
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <delay+0x28>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
}
 8000202:	bf00      	nop
 8000204:	bf00      	nop
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020e:	4770      	bx	lr
 8000210:	0003d08f 	.word	0x0003d08f

08000214 <main>:

int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b086      	sub	sp, #24
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t LED1;
	memset(&LED1, 0, sizeof(LED1));
 800021a:	f107 030c 	add.w	r3, r7, #12
 800021e:	220c      	movs	r2, #12
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f000 fc0c 	bl	8000a40 <memset>
	LED1.pGPIOx = GPIOD;
 8000228:	4b18      	ldr	r3, [pc, #96]	; (800028c <main+0x78>)
 800022a:	60fb      	str	r3, [r7, #12]
	LED1.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800022c:	230c      	movs	r3, #12
 800022e:	743b      	strb	r3, [r7, #16]
	LED1.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000230:	2301      	movs	r3, #1
 8000232:	747b      	strb	r3, [r7, #17]
	LED1.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000234:	2302      	movs	r3, #2
 8000236:	74bb      	strb	r3, [r7, #18]
	LED1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000238:	2300      	movs	r3, #0
 800023a:	74fb      	strb	r3, [r7, #19]

	GPIO_Handle_t USRPB;
	memset(&USRPB, 0, sizeof(USRPB));
 800023c:	463b      	mov	r3, r7
 800023e:	220c      	movs	r2, #12
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f000 fbfc 	bl	8000a40 <memset>
	USRPB.pGPIOx = GPIOA;
 8000248:	4b11      	ldr	r3, [pc, #68]	; (8000290 <main+0x7c>)
 800024a:	603b      	str	r3, [r7, #0]
	USRPB.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800024c:	2300      	movs	r3, #0
 800024e:	713b      	strb	r3, [r7, #4]
	USRPB.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_RT;
 8000250:	2305      	movs	r3, #5
 8000252:	717b      	strb	r3, [r7, #5]
	USRPB.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000254:	2302      	movs	r3, #2
 8000256:	71bb      	strb	r3, [r7, #6]
	USRPB.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000258:	2300      	movs	r3, #0
 800025a:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD, ENABLE);
 800025c:	2101      	movs	r1, #1
 800025e:	480b      	ldr	r0, [pc, #44]	; (800028c <main+0x78>)
 8000260:	f000 f852 	bl	8000308 <GPIO_PeriClockControl>
	GPIO_PeriClockControl(GPIOA, ENABLE);
 8000264:	2101      	movs	r1, #1
 8000266:	480a      	ldr	r0, [pc, #40]	; (8000290 <main+0x7c>)
 8000268:	f000 f84e 	bl	8000308 <GPIO_PeriClockControl>
	GPIO_Init(&LED1);
 800026c:	f107 030c 	add.w	r3, r7, #12
 8000270:	4618      	mov	r0, r3
 8000272:	f000 f935 	bl	80004e0 <GPIO_Init>
	GPIO_Init(&USRPB);
 8000276:	463b      	mov	r3, r7
 8000278:	4618      	mov	r0, r3
 800027a:	f000 f931 	bl	80004e0 <GPIO_Init>

	GPIO_IRQInterruptConfig(IRQ_NO_EXTI0, 1, ENABLE);
 800027e:	2201      	movs	r2, #1
 8000280:	2101      	movs	r1, #1
 8000282:	2006      	movs	r0, #6
 8000284:	f000 fae8 	bl	8000858 <GPIO_IRQInterruptConfig>

	while(1)
 8000288:	e7fe      	b.n	8000288 <main+0x74>
 800028a:	bf00      	nop
 800028c:	40020c00 	.word	0x40020c00
 8000290:	40020000 	.word	0x40020000

08000294 <EXTI0_IRQHandler>:
		;
}

void EXTI0_IRQHandler(void){
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
	delay();
 8000298:	f7ff ffa6 	bl	80001e8 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_0);
 800029c:	2000      	movs	r0, #0
 800029e:	f000 fb8b 	bl	80009b8 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 80002a2:	210c      	movs	r1, #12
 80002a4:	4802      	ldr	r0, [pc, #8]	; (80002b0 <EXTI0_IRQHandler+0x1c>)
 80002a6:	f000 fac1 	bl	800082c <GPIO_ToggleOutputPin>
}
 80002aa:	bf00      	nop
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40020c00 	.word	0x40020c00

080002b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b4:	480d      	ldr	r0, [pc, #52]	; (80002ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002bc:	480c      	ldr	r0, [pc, #48]	; (80002f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002be:	490d      	ldr	r1, [pc, #52]	; (80002f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c0:	4a0d      	ldr	r2, [pc, #52]	; (80002f8 <LoopForever+0xe>)
  movs r3, #0
 80002c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c4:	e002      	b.n	80002cc <LoopCopyDataInit>

080002c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ca:	3304      	adds	r3, #4

080002cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d0:	d3f9      	bcc.n	80002c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002d2:	4a0a      	ldr	r2, [pc, #40]	; (80002fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d4:	4c0a      	ldr	r4, [pc, #40]	; (8000300 <LoopForever+0x16>)
  movs r3, #0
 80002d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d8:	e001      	b.n	80002de <LoopFillZerobss>

080002da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002dc:	3204      	adds	r2, #4

080002de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e0:	d3fb      	bcc.n	80002da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002e2:	f000 fb89 	bl	80009f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002e6:	f7ff ff95 	bl	8000214 <main>

080002ea <LoopForever>:

LoopForever:
    b LoopForever
 80002ea:	e7fe      	b.n	80002ea <LoopForever>
  ldr   r0, =_estack
 80002ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f8:	08000a70 	.word	0x08000a70
  ldr r2, =_sbss
 80002fc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000300:	2000001c 	.word	0x2000001c

08000304 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000304:	e7fe      	b.n	8000304 <ADC_IRQHandler>
	...

08000308 <GPIO_PeriClockControl>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
 8000310:	460b      	mov	r3, r1
 8000312:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	2b01      	cmp	r3, #1
 8000318:	d162      	bne.n	80003e0 <GPIO_PeriClockControl+0xd8>
		if(pGPIOx == GPIOA)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	4a66      	ldr	r2, [pc, #408]	; (80004b8 <GPIO_PeriClockControl+0x1b0>)
 800031e:	4293      	cmp	r3, r2
 8000320:	d106      	bne.n	8000330 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000322:	4b66      	ldr	r3, [pc, #408]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000326:	4a65      	ldr	r2, [pc, #404]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000328:	f043 0301 	orr.w	r3, r3, #1
 800032c:	6313      	str	r3, [r2, #48]	; 0x30
		else if (pGPIOx == GPIOH)
			GPIOH_PCLK_DI();
		else if (pGPIOx == GPIOI)
			GPIOI_PCLK_DI();
	}
}
 800032e:	e0bc      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOB)
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	4a63      	ldr	r2, [pc, #396]	; (80004c0 <GPIO_PeriClockControl+0x1b8>)
 8000334:	4293      	cmp	r3, r2
 8000336:	d106      	bne.n	8000346 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000338:	4b60      	ldr	r3, [pc, #384]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800033a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800033c:	4a5f      	ldr	r2, [pc, #380]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800033e:	f043 0302 	orr.w	r3, r3, #2
 8000342:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000344:	e0b1      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOC)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	4a5e      	ldr	r2, [pc, #376]	; (80004c4 <GPIO_PeriClockControl+0x1bc>)
 800034a:	4293      	cmp	r3, r2
 800034c:	d106      	bne.n	800035c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800034e:	4b5b      	ldr	r3, [pc, #364]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000352:	4a5a      	ldr	r2, [pc, #360]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000354:	f043 0304 	orr.w	r3, r3, #4
 8000358:	6313      	str	r3, [r2, #48]	; 0x30
}
 800035a:	e0a6      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOD)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	4a5a      	ldr	r2, [pc, #360]	; (80004c8 <GPIO_PeriClockControl+0x1c0>)
 8000360:	4293      	cmp	r3, r2
 8000362:	d106      	bne.n	8000372 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000364:	4b55      	ldr	r3, [pc, #340]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000368:	4a54      	ldr	r2, [pc, #336]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800036a:	f043 0308 	orr.w	r3, r3, #8
 800036e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000370:	e09b      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOE)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	4a55      	ldr	r2, [pc, #340]	; (80004cc <GPIO_PeriClockControl+0x1c4>)
 8000376:	4293      	cmp	r3, r2
 8000378:	d106      	bne.n	8000388 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800037a:	4b50      	ldr	r3, [pc, #320]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800037c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800037e:	4a4f      	ldr	r2, [pc, #316]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000380:	f043 0310 	orr.w	r3, r3, #16
 8000384:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000386:	e090      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOF)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	4a51      	ldr	r2, [pc, #324]	; (80004d0 <GPIO_PeriClockControl+0x1c8>)
 800038c:	4293      	cmp	r3, r2
 800038e:	d106      	bne.n	800039e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000390:	4b4a      	ldr	r3, [pc, #296]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000394:	4a49      	ldr	r2, [pc, #292]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000396:	f043 0320 	orr.w	r3, r3, #32
 800039a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800039c:	e085      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOG)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	4a4c      	ldr	r2, [pc, #304]	; (80004d4 <GPIO_PeriClockControl+0x1cc>)
 80003a2:	4293      	cmp	r3, r2
 80003a4:	d106      	bne.n	80003b4 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003a6:	4b45      	ldr	r3, [pc, #276]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003aa:	4a44      	ldr	r2, [pc, #272]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003b0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b2:	e07a      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOH)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	4a48      	ldr	r2, [pc, #288]	; (80004d8 <GPIO_PeriClockControl+0x1d0>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d106      	bne.n	80003ca <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003bc:	4b3f      	ldr	r3, [pc, #252]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c0:	4a3e      	ldr	r2, [pc, #248]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003c6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003c8:	e06f      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOI)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4a43      	ldr	r2, [pc, #268]	; (80004dc <GPIO_PeriClockControl+0x1d4>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d16b      	bne.n	80004aa <GPIO_PeriClockControl+0x1a2>
			GPIOI_PCLK_EN();
 80003d2:	4b3a      	ldr	r3, [pc, #232]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d6:	4a39      	ldr	r2, [pc, #228]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003de:	e064      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
	} else if (EnorDi == DISABLE){
 80003e0:	78fb      	ldrb	r3, [r7, #3]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d161      	bne.n	80004aa <GPIO_PeriClockControl+0x1a2>
		if(pGPIOx == GPIOA)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	4a33      	ldr	r2, [pc, #204]	; (80004b8 <GPIO_PeriClockControl+0x1b0>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d106      	bne.n	80003fc <GPIO_PeriClockControl+0xf4>
			GPIOA_PCLK_DI();
 80003ee:	4b33      	ldr	r3, [pc, #204]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f2:	4a32      	ldr	r2, [pc, #200]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80003f4:	f023 0301 	bic.w	r3, r3, #1
 80003f8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fa:	e056      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOB)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	4a30      	ldr	r2, [pc, #192]	; (80004c0 <GPIO_PeriClockControl+0x1b8>)
 8000400:	4293      	cmp	r3, r2
 8000402:	d106      	bne.n	8000412 <GPIO_PeriClockControl+0x10a>
			GPIOB_PCLK_DI();
 8000404:	4b2d      	ldr	r3, [pc, #180]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000408:	4a2c      	ldr	r2, [pc, #176]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800040a:	f023 0302 	bic.w	r3, r3, #2
 800040e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000410:	e04b      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOC)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a2b      	ldr	r2, [pc, #172]	; (80004c4 <GPIO_PeriClockControl+0x1bc>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d106      	bne.n	8000428 <GPIO_PeriClockControl+0x120>
			GPIOC_PCLK_DI();
 800041a:	4b28      	ldr	r3, [pc, #160]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800041c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041e:	4a27      	ldr	r2, [pc, #156]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000420:	f023 0304 	bic.w	r3, r3, #4
 8000424:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000426:	e040      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOD)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	4a27      	ldr	r2, [pc, #156]	; (80004c8 <GPIO_PeriClockControl+0x1c0>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d106      	bne.n	800043e <GPIO_PeriClockControl+0x136>
			GPIOD_PCLK_DI();
 8000430:	4b22      	ldr	r3, [pc, #136]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000434:	4a21      	ldr	r2, [pc, #132]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000436:	f023 0308 	bic.w	r3, r3, #8
 800043a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043c:	e035      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOE)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a22      	ldr	r2, [pc, #136]	; (80004cc <GPIO_PeriClockControl+0x1c4>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d106      	bne.n	8000454 <GPIO_PeriClockControl+0x14c>
			GPIOE_PCLK_DI();
 8000446:	4b1d      	ldr	r3, [pc, #116]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044a:	4a1c      	ldr	r2, [pc, #112]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800044c:	f023 0310 	bic.w	r3, r3, #16
 8000450:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000452:	e02a      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOF)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	4a1e      	ldr	r2, [pc, #120]	; (80004d0 <GPIO_PeriClockControl+0x1c8>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d106      	bne.n	800046a <GPIO_PeriClockControl+0x162>
			GPIOF_PCLK_DI();
 800045c:	4b17      	ldr	r3, [pc, #92]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800045e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000460:	4a16      	ldr	r2, [pc, #88]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000462:	f023 0320 	bic.w	r3, r3, #32
 8000466:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000468:	e01f      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOG)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	4a19      	ldr	r2, [pc, #100]	; (80004d4 <GPIO_PeriClockControl+0x1cc>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d106      	bne.n	8000480 <GPIO_PeriClockControl+0x178>
			GPIOG_PCLK_DI();
 8000472:	4b12      	ldr	r3, [pc, #72]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000476:	4a11      	ldr	r2, [pc, #68]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 8000478:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800047c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047e:	e014      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOH)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a15      	ldr	r2, [pc, #84]	; (80004d8 <GPIO_PeriClockControl+0x1d0>)
 8000484:	4293      	cmp	r3, r2
 8000486:	d106      	bne.n	8000496 <GPIO_PeriClockControl+0x18e>
			GPIOH_PCLK_DI();
 8000488:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800048a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800048c:	4a0b      	ldr	r2, [pc, #44]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 800048e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000492:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000494:	e009      	b.n	80004aa <GPIO_PeriClockControl+0x1a2>
		else if (pGPIOx == GPIOI)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4a10      	ldr	r2, [pc, #64]	; (80004dc <GPIO_PeriClockControl+0x1d4>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d105      	bne.n	80004aa <GPIO_PeriClockControl+0x1a2>
			GPIOI_PCLK_DI();
 800049e:	4b07      	ldr	r3, [pc, #28]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80004a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a2:	4a06      	ldr	r2, [pc, #24]	; (80004bc <GPIO_PeriClockControl+0x1b4>)
 80004a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80004a8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004aa:	bf00      	nop
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	40020000 	.word	0x40020000
 80004bc:	40023800 	.word	0x40023800
 80004c0:	40020400 	.word	0x40020400
 80004c4:	40020800 	.word	0x40020800
 80004c8:	40020c00 	.word	0x40020c00
 80004cc:	40021000 	.word	0x40021000
 80004d0:	40021400 	.word	0x40021400
 80004d4:	40021800 	.word	0x40021800
 80004d8:	40021c00 	.word	0x40021c00
 80004dc:	40022000 	.word	0x40022000

080004e0 <GPIO_Init>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80004e0:	b480      	push	{r7}
 80004e2:	b087      	sub	sp, #28
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]
	// 1. Configure the mode of the GPIO pin

	// This block will execute if the pin mode is a non-interrupt mode
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	795b      	ldrb	r3, [r3, #5]
 80004f0:	2b03      	cmp	r3, #3
 80004f2:	d820      	bhi.n	8000536 <GPIO_Init+0x56>
		// this temp variable stores the appropriate pin mode shifted by the number of bits
		// it takes to get to the appropriate bits for the pin in the port mode register.
		// The "2" multiplier is there because there are two bits per pin
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	795b      	ldrb	r3, [r3, #5]
 80004f8:	461a      	mov	r2, r3
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	791b      	ldrb	r3, [r3, #4]
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	fa02 f303 	lsl.w	r3, r2, r3
 8000504:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clearing
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	681a      	ldr	r2, [r3, #0]
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	791b      	ldrb	r3, [r3, #4]
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	2103      	movs	r1, #3
 8000514:	fa01 f303 	lsl.w	r3, r1, r3
 8000518:	43db      	mvns	r3, r3
 800051a:	4619      	mov	r1, r3
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	400a      	ands	r2, r1
 8000522:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;  // settting
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	6819      	ldr	r1, [r3, #0]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	697a      	ldr	r2, [r7, #20]
 8000530:	430a      	orrs	r2, r1
 8000532:	601a      	str	r2, [r3, #0]
 8000534:	e0d0      	b.n	80006d8 <GPIO_Init+0x1f8>
	}
	// This block will execute if the pin mode is an interrupt mode
	else{
			if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	795b      	ldrb	r3, [r3, #5]
 800053a:	2b04      	cmp	r3, #4
 800053c:	d117      	bne.n	800056e <GPIO_Init+0x8e>
				// 1. Configure the Falling trigger selection register (FTSR)
				EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800053e:	4b4c      	ldr	r3, [pc, #304]	; (8000670 <GPIO_Init+0x190>)
 8000540:	68db      	ldr	r3, [r3, #12]
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	7912      	ldrb	r2, [r2, #4]
 8000546:	4611      	mov	r1, r2
 8000548:	2201      	movs	r2, #1
 800054a:	408a      	lsls	r2, r1
 800054c:	4611      	mov	r1, r2
 800054e:	4a48      	ldr	r2, [pc, #288]	; (8000670 <GPIO_Init+0x190>)
 8000550:	430b      	orrs	r3, r1
 8000552:	60d3      	str	r3, [r2, #12]
				EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000554:	4b46      	ldr	r3, [pc, #280]	; (8000670 <GPIO_Init+0x190>)
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	687a      	ldr	r2, [r7, #4]
 800055a:	7912      	ldrb	r2, [r2, #4]
 800055c:	4611      	mov	r1, r2
 800055e:	2201      	movs	r2, #1
 8000560:	408a      	lsls	r2, r1
 8000562:	43d2      	mvns	r2, r2
 8000564:	4611      	mov	r1, r2
 8000566:	4a42      	ldr	r2, [pc, #264]	; (8000670 <GPIO_Init+0x190>)
 8000568:	400b      	ands	r3, r1
 800056a:	6093      	str	r3, [r2, #8]
 800056c:	e031      	b.n	80005d2 <GPIO_Init+0xf2>
			} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	795b      	ldrb	r3, [r3, #5]
 8000572:	2b05      	cmp	r3, #5
 8000574:	d117      	bne.n	80005a6 <GPIO_Init+0xc6>
				// 1. Configure the rising trigger selection register (RTSR)
				EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000576:	4b3e      	ldr	r3, [pc, #248]	; (8000670 <GPIO_Init+0x190>)
 8000578:	689b      	ldr	r3, [r3, #8]
 800057a:	687a      	ldr	r2, [r7, #4]
 800057c:	7912      	ldrb	r2, [r2, #4]
 800057e:	4611      	mov	r1, r2
 8000580:	2201      	movs	r2, #1
 8000582:	408a      	lsls	r2, r1
 8000584:	4611      	mov	r1, r2
 8000586:	4a3a      	ldr	r2, [pc, #232]	; (8000670 <GPIO_Init+0x190>)
 8000588:	430b      	orrs	r3, r1
 800058a:	6093      	str	r3, [r2, #8]
				EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800058c:	4b38      	ldr	r3, [pc, #224]	; (8000670 <GPIO_Init+0x190>)
 800058e:	68db      	ldr	r3, [r3, #12]
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	7912      	ldrb	r2, [r2, #4]
 8000594:	4611      	mov	r1, r2
 8000596:	2201      	movs	r2, #1
 8000598:	408a      	lsls	r2, r1
 800059a:	43d2      	mvns	r2, r2
 800059c:	4611      	mov	r1, r2
 800059e:	4a34      	ldr	r2, [pc, #208]	; (8000670 <GPIO_Init+0x190>)
 80005a0:	400b      	ands	r3, r1
 80005a2:	60d3      	str	r3, [r2, #12]
 80005a4:	e015      	b.n	80005d2 <GPIO_Init+0xf2>
			} else {
				// 1. Configure both registers (RSTR and FTSR)
				EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005a6:	4b32      	ldr	r3, [pc, #200]	; (8000670 <GPIO_Init+0x190>)
 80005a8:	689b      	ldr	r3, [r3, #8]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	7912      	ldrb	r2, [r2, #4]
 80005ae:	4611      	mov	r1, r2
 80005b0:	2201      	movs	r2, #1
 80005b2:	408a      	lsls	r2, r1
 80005b4:	4611      	mov	r1, r2
 80005b6:	4a2e      	ldr	r2, [pc, #184]	; (8000670 <GPIO_Init+0x190>)
 80005b8:	430b      	orrs	r3, r1
 80005ba:	6093      	str	r3, [r2, #8]
				EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005bc:	4b2c      	ldr	r3, [pc, #176]	; (8000670 <GPIO_Init+0x190>)
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	7912      	ldrb	r2, [r2, #4]
 80005c4:	4611      	mov	r1, r2
 80005c6:	2201      	movs	r2, #1
 80005c8:	408a      	lsls	r2, r1
 80005ca:	4611      	mov	r1, r2
 80005cc:	4a28      	ldr	r2, [pc, #160]	; (8000670 <GPIO_Init+0x190>)
 80005ce:	430b      	orrs	r3, r1
 80005d0:	60d3      	str	r3, [r2, #12]
			}

			// 2. Configure the GPIO port selection in SYSCFG_EXTICR

			SYSCFG_PCLK_EN();
 80005d2:	4b28      	ldr	r3, [pc, #160]	; (8000674 <GPIO_Init+0x194>)
 80005d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005d6:	4a27      	ldr	r2, [pc, #156]	; (8000674 <GPIO_Init+0x194>)
 80005d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005dc:	6453      	str	r3, [r2, #68]	; 0x44

			uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	791b      	ldrb	r3, [r3, #4]
 80005e2:	089b      	lsrs	r3, r3, #2
 80005e4:	74fb      	strb	r3, [r7, #19]
			uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	791b      	ldrb	r3, [r3, #4]
 80005ea:	f003 0303 	and.w	r3, r3, #3
 80005ee:	74bb      	strb	r3, [r7, #18]

			uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a20      	ldr	r2, [pc, #128]	; (8000678 <GPIO_Init+0x198>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d050      	beq.n	800069c <GPIO_Init+0x1bc>
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a1f      	ldr	r2, [pc, #124]	; (800067c <GPIO_Init+0x19c>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d032      	beq.n	800066a <GPIO_Init+0x18a>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a1d      	ldr	r2, [pc, #116]	; (8000680 <GPIO_Init+0x1a0>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d02b      	beq.n	8000666 <GPIO_Init+0x186>
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a1c      	ldr	r2, [pc, #112]	; (8000684 <GPIO_Init+0x1a4>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d024      	beq.n	8000662 <GPIO_Init+0x182>
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a1a      	ldr	r2, [pc, #104]	; (8000688 <GPIO_Init+0x1a8>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d01d      	beq.n	800065e <GPIO_Init+0x17e>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a19      	ldr	r2, [pc, #100]	; (800068c <GPIO_Init+0x1ac>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d016      	beq.n	800065a <GPIO_Init+0x17a>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a17      	ldr	r2, [pc, #92]	; (8000690 <GPIO_Init+0x1b0>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d00f      	beq.n	8000656 <GPIO_Init+0x176>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a16      	ldr	r2, [pc, #88]	; (8000694 <GPIO_Init+0x1b4>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d008      	beq.n	8000652 <GPIO_Init+0x172>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a14      	ldr	r2, [pc, #80]	; (8000698 <GPIO_Init+0x1b8>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d101      	bne.n	800064e <GPIO_Init+0x16e>
 800064a:	2308      	movs	r3, #8
 800064c:	e027      	b.n	800069e <GPIO_Init+0x1be>
 800064e:	2300      	movs	r3, #0
 8000650:	e025      	b.n	800069e <GPIO_Init+0x1be>
 8000652:	2307      	movs	r3, #7
 8000654:	e023      	b.n	800069e <GPIO_Init+0x1be>
 8000656:	2306      	movs	r3, #6
 8000658:	e021      	b.n	800069e <GPIO_Init+0x1be>
 800065a:	2305      	movs	r3, #5
 800065c:	e01f      	b.n	800069e <GPIO_Init+0x1be>
 800065e:	2304      	movs	r3, #4
 8000660:	e01d      	b.n	800069e <GPIO_Init+0x1be>
 8000662:	2303      	movs	r3, #3
 8000664:	e01b      	b.n	800069e <GPIO_Init+0x1be>
 8000666:	2302      	movs	r3, #2
 8000668:	e019      	b.n	800069e <GPIO_Init+0x1be>
 800066a:	2301      	movs	r3, #1
 800066c:	e017      	b.n	800069e <GPIO_Init+0x1be>
 800066e:	bf00      	nop
 8000670:	40013c00 	.word	0x40013c00
 8000674:	40023800 	.word	0x40023800
 8000678:	40020000 	.word	0x40020000
 800067c:	40020400 	.word	0x40020400
 8000680:	40020800 	.word	0x40020800
 8000684:	40020c00 	.word	0x40020c00
 8000688:	40021000 	.word	0x40021000
 800068c:	40021400 	.word	0x40021400
 8000690:	40021800 	.word	0x40021800
 8000694:	40021c00 	.word	0x40021c00
 8000698:	40022000 	.word	0x40022000
 800069c:	2300      	movs	r3, #0
 800069e:	747b      	strb	r3, [r7, #17]

			SYSCFG->EXTICR[temp1] |= (portcode << (temp2 * 4));
 80006a0:	4a60      	ldr	r2, [pc, #384]	; (8000824 <GPIO_Init+0x344>)
 80006a2:	7cfb      	ldrb	r3, [r7, #19]
 80006a4:	3302      	adds	r3, #2
 80006a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006aa:	7c79      	ldrb	r1, [r7, #17]
 80006ac:	7cbb      	ldrb	r3, [r7, #18]
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	fa01 f303 	lsl.w	r3, r1, r3
 80006b4:	4618      	mov	r0, r3
 80006b6:	495b      	ldr	r1, [pc, #364]	; (8000824 <GPIO_Init+0x344>)
 80006b8:	7cfb      	ldrb	r3, [r7, #19]
 80006ba:	4302      	orrs	r2, r0
 80006bc:	3302      	adds	r3, #2
 80006be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

			// 3. Enable the EXTI interrupt delivery using IMR
			EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006c2:	4b59      	ldr	r3, [pc, #356]	; (8000828 <GPIO_Init+0x348>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	687a      	ldr	r2, [r7, #4]
 80006c8:	7912      	ldrb	r2, [r2, #4]
 80006ca:	4611      	mov	r1, r2
 80006cc:	2201      	movs	r2, #1
 80006ce:	408a      	lsls	r2, r1
 80006d0:	4611      	mov	r1, r2
 80006d2:	4a55      	ldr	r2, [pc, #340]	; (8000828 <GPIO_Init+0x348>)
 80006d4:	430b      	orrs	r3, r1
 80006d6:	6013      	str	r3, [r2, #0]
	}
	temp = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]

	// 2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	799b      	ldrb	r3, [r3, #6]
 80006e0:	461a      	mov	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	791b      	ldrb	r3, [r3, #4]
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	fa02 f303 	lsl.w	r3, r2, r3
 80006ec:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clearing
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	689a      	ldr	r2, [r3, #8]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	791b      	ldrb	r3, [r3, #4]
 80006f8:	005b      	lsls	r3, r3, #1
 80006fa:	2103      	movs	r1, #3
 80006fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000700:	43db      	mvns	r3, r3
 8000702:	4619      	mov	r1, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	400a      	ands	r2, r1
 800070a:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	6899      	ldr	r1, [r3, #8]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	697a      	ldr	r2, [r7, #20]
 8000718:	430a      	orrs	r2, r1
 800071a:	609a      	str	r2, [r3, #8]
	temp = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]

	// 3. Configure the PUPD settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	79db      	ldrb	r3, [r3, #7]
 8000724:	461a      	mov	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	791b      	ldrb	r3, [r3, #4]
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clearing
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	68da      	ldr	r2, [r3, #12]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	791b      	ldrb	r3, [r3, #4]
 800073c:	005b      	lsls	r3, r3, #1
 800073e:	2103      	movs	r1, #3
 8000740:	fa01 f303 	lsl.w	r3, r1, r3
 8000744:	43db      	mvns	r3, r3
 8000746:	4619      	mov	r1, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	400a      	ands	r2, r1
 800074e:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	68d9      	ldr	r1, [r3, #12]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	697a      	ldr	r2, [r7, #20]
 800075c:	430a      	orrs	r2, r1
 800075e:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT){
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	795b      	ldrb	r3, [r3, #5]
 8000768:	2b01      	cmp	r3, #1
 800076a:	d11f      	bne.n	80007ac <GPIO_Init+0x2cc>
		// 4. Configure the output type
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	7a1b      	ldrb	r3, [r3, #8]
 8000770:	461a      	mov	r2, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	fa02 f303 	lsl.w	r3, r2, r3
 800077a:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // clearing
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	685a      	ldr	r2, [r3, #4]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	791b      	ldrb	r3, [r3, #4]
 8000786:	4619      	mov	r1, r3
 8000788:	2301      	movs	r3, #1
 800078a:	408b      	lsls	r3, r1
 800078c:	43db      	mvns	r3, r3
 800078e:	4619      	mov	r1, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	400a      	ands	r2, r1
 8000796:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	6859      	ldr	r1, [r3, #4]
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	697a      	ldr	r2, [r7, #20]
 80007a4:	430a      	orrs	r2, r1
 80007a6:	605a      	str	r2, [r3, #4]
		temp = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
	}

	// 5. Configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	795b      	ldrb	r3, [r3, #5]
 80007b0:	2b02      	cmp	r3, #2
 80007b2:	d131      	bne.n	8000818 <GPIO_Init+0x338>
		uint8_t temp1, temp2;
		// set temp equal to the alternate functionality mode, bit-shifted to the left by modulus 8 of the pin number multiplied by 4
		// The modulo is because there are two AFR registers, and the 4-times multiplication is because each pin is represented by 4 bits
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	791b      	ldrb	r3, [r3, #4]
 80007b8:	08db      	lsrs	r3, r3, #3
 80007ba:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	791b      	ldrb	r3, [r3, #4]
 80007c0:	f003 0307 	and.w	r3, r3, #7
 80007c4:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	7c3a      	ldrb	r2, [r7, #16]
 80007cc:	3208      	adds	r2, #8
 80007ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007d2:	7bfb      	ldrb	r3, [r7, #15]
 80007d4:	009b      	lsls	r3, r3, #2
 80007d6:	220f      	movs	r2, #15
 80007d8:	fa02 f303 	lsl.w	r3, r2, r3
 80007dc:	43db      	mvns	r3, r3
 80007de:	4618      	mov	r0, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	7c3a      	ldrb	r2, [r7, #16]
 80007e6:	4001      	ands	r1, r0
 80007e8:	3208      	adds	r2, #8
 80007ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	7c3a      	ldrb	r2, [r7, #16]
 80007f4:	3208      	adds	r2, #8
 80007f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	7a5b      	ldrb	r3, [r3, #9]
 80007fe:	461a      	mov	r2, r3
 8000800:	7bfb      	ldrb	r3, [r7, #15]
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	fa02 f303 	lsl.w	r3, r2, r3
 8000808:	4618      	mov	r0, r3
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	7c3a      	ldrb	r2, [r7, #16]
 8000810:	4301      	orrs	r1, r0
 8000812:	3208      	adds	r2, #8
 8000814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}


}
 8000818:	bf00      	nop
 800081a:	371c      	adds	r7, #28
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	40013800 	.word	0x40013800
 8000828:	40013c00 	.word	0x40013c00

0800082c <GPIO_ToggleOutputPin>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t pinNumber){
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << pinNumber);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	695b      	ldr	r3, [r3, #20]
 800083c:	78fa      	ldrb	r2, [r7, #3]
 800083e:	2101      	movs	r1, #1
 8000840:	fa01 f202 	lsl.w	r2, r1, r2
 8000844:	405a      	eors	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	615a      	str	r2, [r3, #20]
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
	...

08000858 <GPIO_IRQInterruptConfig>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint32_t IRQPriority, uint8_t EnorDi){
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	6039      	str	r1, [r7, #0]
 8000862:	71fb      	strb	r3, [r7, #7]
 8000864:	4613      	mov	r3, r2
 8000866:	71bb      	strb	r3, [r7, #6]
	if (EnorDi == ENABLE){
 8000868:	79bb      	ldrb	r3, [r7, #6]
 800086a:	2b01      	cmp	r3, #1
 800086c:	d133      	bne.n	80008d6 <GPIO_IRQInterruptConfig+0x7e>
		if (IRQNumber >= 0 && IRQNumber <= 31){
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	2b1f      	cmp	r3, #31
 8000872:	d80a      	bhi.n	800088a <GPIO_IRQInterruptConfig+0x32>
			// Program ISER0 Register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000874:	4b36      	ldr	r3, [pc, #216]	; (8000950 <GPIO_IRQInterruptConfig+0xf8>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	79fa      	ldrb	r2, [r7, #7]
 800087a:	2101      	movs	r1, #1
 800087c:	fa01 f202 	lsl.w	r2, r1, r2
 8000880:	4611      	mov	r1, r2
 8000882:	4a33      	ldr	r2, [pc, #204]	; (8000950 <GPIO_IRQInterruptConfig+0xf8>)
 8000884:	430b      	orrs	r3, r1
 8000886:	6013      	str	r3, [r2, #0]
 8000888:	e058      	b.n	800093c <GPIO_IRQInterruptConfig+0xe4>
		} else if (IRQNumber >= 32 && IRQNumber <= 63) {
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	2b1f      	cmp	r3, #31
 800088e:	d90f      	bls.n	80008b0 <GPIO_IRQInterruptConfig+0x58>
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	2b3f      	cmp	r3, #63	; 0x3f
 8000894:	d80c      	bhi.n	80008b0 <GPIO_IRQInterruptConfig+0x58>
			// Program ISER1 Register
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000896:	4b2f      	ldr	r3, [pc, #188]	; (8000954 <GPIO_IRQInterruptConfig+0xfc>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	79fa      	ldrb	r2, [r7, #7]
 800089c:	f002 021f 	and.w	r2, r2, #31
 80008a0:	2101      	movs	r1, #1
 80008a2:	fa01 f202 	lsl.w	r2, r1, r2
 80008a6:	4611      	mov	r1, r2
 80008a8:	4a2a      	ldr	r2, [pc, #168]	; (8000954 <GPIO_IRQInterruptConfig+0xfc>)
 80008aa:	430b      	orrs	r3, r1
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	e045      	b.n	800093c <GPIO_IRQInterruptConfig+0xe4>
		} else if (IRQNumber >= 64 && IRQNumber <= 95) {
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	2b3f      	cmp	r3, #63	; 0x3f
 80008b4:	d942      	bls.n	800093c <GPIO_IRQInterruptConfig+0xe4>
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2b5f      	cmp	r3, #95	; 0x5f
 80008ba:	d83f      	bhi.n	800093c <GPIO_IRQInterruptConfig+0xe4>
			// Program ISER2 Register
			*NVIC_ISER2 |= (1 << (IRQNumber % 32));
 80008bc:	4b26      	ldr	r3, [pc, #152]	; (8000958 <GPIO_IRQInterruptConfig+0x100>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	79fa      	ldrb	r2, [r7, #7]
 80008c2:	f002 021f 	and.w	r2, r2, #31
 80008c6:	2101      	movs	r1, #1
 80008c8:	fa01 f202 	lsl.w	r2, r1, r2
 80008cc:	4611      	mov	r1, r2
 80008ce:	4a22      	ldr	r2, [pc, #136]	; (8000958 <GPIO_IRQInterruptConfig+0x100>)
 80008d0:	430b      	orrs	r3, r1
 80008d2:	6013      	str	r3, [r2, #0]
 80008d4:	e032      	b.n	800093c <GPIO_IRQInterruptConfig+0xe4>
		}
	} else {
		if (IRQNumber >= 0 && IRQNumber <= 31){
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b1f      	cmp	r3, #31
 80008da:	d80a      	bhi.n	80008f2 <GPIO_IRQInterruptConfig+0x9a>
			// Program ICER0 Register
			*NVIC_ICER0 |= (1 << IRQNumber);
 80008dc:	4b1f      	ldr	r3, [pc, #124]	; (800095c <GPIO_IRQInterruptConfig+0x104>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	79fa      	ldrb	r2, [r7, #7]
 80008e2:	2101      	movs	r1, #1
 80008e4:	fa01 f202 	lsl.w	r2, r1, r2
 80008e8:	4611      	mov	r1, r2
 80008ea:	4a1c      	ldr	r2, [pc, #112]	; (800095c <GPIO_IRQInterruptConfig+0x104>)
 80008ec:	430b      	orrs	r3, r1
 80008ee:	6013      	str	r3, [r2, #0]
 80008f0:	e024      	b.n	800093c <GPIO_IRQInterruptConfig+0xe4>
		} else if (IRQNumber >= 32 && IRQNumber <= 63) {
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	2b1f      	cmp	r3, #31
 80008f6:	d90f      	bls.n	8000918 <GPIO_IRQInterruptConfig+0xc0>
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	2b3f      	cmp	r3, #63	; 0x3f
 80008fc:	d80c      	bhi.n	8000918 <GPIO_IRQInterruptConfig+0xc0>
			// Program ICER1 Register
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 80008fe:	4b18      	ldr	r3, [pc, #96]	; (8000960 <GPIO_IRQInterruptConfig+0x108>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	79fa      	ldrb	r2, [r7, #7]
 8000904:	f002 021f 	and.w	r2, r2, #31
 8000908:	2101      	movs	r1, #1
 800090a:	fa01 f202 	lsl.w	r2, r1, r2
 800090e:	4611      	mov	r1, r2
 8000910:	4a13      	ldr	r2, [pc, #76]	; (8000960 <GPIO_IRQInterruptConfig+0x108>)
 8000912:	430b      	orrs	r3, r1
 8000914:	6013      	str	r3, [r2, #0]
 8000916:	e011      	b.n	800093c <GPIO_IRQInterruptConfig+0xe4>
		} else if (IRQNumber >= 64 && IRQNumber <= 95) {
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	2b3f      	cmp	r3, #63	; 0x3f
 800091c:	d90e      	bls.n	800093c <GPIO_IRQInterruptConfig+0xe4>
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b5f      	cmp	r3, #95	; 0x5f
 8000922:	d80b      	bhi.n	800093c <GPIO_IRQInterruptConfig+0xe4>
			// Program ICER2 Register
			*NVIC_ICER2 |= (1 << (IRQNumber % 32));
 8000924:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <GPIO_IRQInterruptConfig+0x10c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	79fa      	ldrb	r2, [r7, #7]
 800092a:	f002 021f 	and.w	r2, r2, #31
 800092e:	2101      	movs	r1, #1
 8000930:	fa01 f202 	lsl.w	r2, r1, r2
 8000934:	4611      	mov	r1, r2
 8000936:	4a0b      	ldr	r2, [pc, #44]	; (8000964 <GPIO_IRQInterruptConfig+0x10c>)
 8000938:	430b      	orrs	r3, r1
 800093a:	6013      	str	r3, [r2, #0]
		}
	}

	GPIO_IRQPriorityConfig(IRQNumber, IRQPriority);
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	6839      	ldr	r1, [r7, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f000 f811 	bl	8000968 <GPIO_IRQPriorityConfig>
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	e000e100 	.word	0xe000e100
 8000954:	e000e104 	.word	0xe000e104
 8000958:	e000e108 	.word	0xe000e108
 800095c:	e000e180 	.word	0xe000e180
 8000960:	e000e184 	.word	0xe000e184
 8000964:	e000e188 	.word	0xe000e188

08000968 <GPIO_IRQPriorityConfig>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority){
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
	uint8_t iprx = IRQNumber / 4;
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	089b      	lsrs	r3, r3, #2
 8000978:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	f003 0303 	and.w	r3, r3, #3
 8000980:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = ( 8 * iprx_section ) + (8 - NO_PRIORITY_BITS_IMPLEMENTED);
 8000982:	7bbb      	ldrb	r3, [r7, #14]
 8000984:	00db      	lsls	r3, r3, #3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	3304      	adds	r3, #4
 800098a:	737b      	strb	r3, [r7, #13]

	__vo uint32_t* iprReg = (__vo uint32_t*)(NVIC_IPR_BASE_ADDR + (4 * iprx));
 800098c:	7bfb      	ldrb	r3, [r7, #15]
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000994:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000998:	60bb      	str	r3, [r7, #8]

	*iprReg |= (IRQPriority << (shift_amount));
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	7b7b      	ldrb	r3, [r7, #13]
 80009a0:	6839      	ldr	r1, [r7, #0]
 80009a2:	fa01 f303 	lsl.w	r3, r1, r3
 80009a6:	431a      	orrs	r2, r3
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	bf00      	nop
 80009ae:	3714      	adds	r7, #20
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <GPIO_IRQHandling>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_IRQHandling(uint8_t pinNumber){
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	71fb      	strb	r3, [r7, #7]
	if(EXTI->PR & (1 << pinNumber)){
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <GPIO_IRQHandling+0x3c>)
 80009c4:	695b      	ldr	r3, [r3, #20]
 80009c6:	79fa      	ldrb	r2, [r7, #7]
 80009c8:	2101      	movs	r1, #1
 80009ca:	fa01 f202 	lsl.w	r2, r1, r2
 80009ce:	4013      	ands	r3, r2
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d009      	beq.n	80009e8 <GPIO_IRQHandling+0x30>
		// Clear the pending register by writing 1 to the corresponding bit
		EXTI->PR |= (1 << pinNumber);
 80009d4:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <GPIO_IRQHandling+0x3c>)
 80009d6:	695b      	ldr	r3, [r3, #20]
 80009d8:	79fa      	ldrb	r2, [r7, #7]
 80009da:	2101      	movs	r1, #1
 80009dc:	fa01 f202 	lsl.w	r2, r1, r2
 80009e0:	4611      	mov	r1, r2
 80009e2:	4a04      	ldr	r2, [pc, #16]	; (80009f4 <GPIO_IRQHandling+0x3c>)
 80009e4:	430b      	orrs	r3, r1
 80009e6:	6153      	str	r3, [r2, #20]
	}
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	40013c00 	.word	0x40013c00

080009f8 <__libc_init_array>:
 80009f8:	b570      	push	{r4, r5, r6, lr}
 80009fa:	4d0d      	ldr	r5, [pc, #52]	; (8000a30 <__libc_init_array+0x38>)
 80009fc:	4c0d      	ldr	r4, [pc, #52]	; (8000a34 <__libc_init_array+0x3c>)
 80009fe:	1b64      	subs	r4, r4, r5
 8000a00:	10a4      	asrs	r4, r4, #2
 8000a02:	2600      	movs	r6, #0
 8000a04:	42a6      	cmp	r6, r4
 8000a06:	d109      	bne.n	8000a1c <__libc_init_array+0x24>
 8000a08:	4d0b      	ldr	r5, [pc, #44]	; (8000a38 <__libc_init_array+0x40>)
 8000a0a:	4c0c      	ldr	r4, [pc, #48]	; (8000a3c <__libc_init_array+0x44>)
 8000a0c:	f000 f820 	bl	8000a50 <_init>
 8000a10:	1b64      	subs	r4, r4, r5
 8000a12:	10a4      	asrs	r4, r4, #2
 8000a14:	2600      	movs	r6, #0
 8000a16:	42a6      	cmp	r6, r4
 8000a18:	d105      	bne.n	8000a26 <__libc_init_array+0x2e>
 8000a1a:	bd70      	pop	{r4, r5, r6, pc}
 8000a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a20:	4798      	blx	r3
 8000a22:	3601      	adds	r6, #1
 8000a24:	e7ee      	b.n	8000a04 <__libc_init_array+0xc>
 8000a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a2a:	4798      	blx	r3
 8000a2c:	3601      	adds	r6, #1
 8000a2e:	e7f2      	b.n	8000a16 <__libc_init_array+0x1e>
 8000a30:	08000a68 	.word	0x08000a68
 8000a34:	08000a68 	.word	0x08000a68
 8000a38:	08000a68 	.word	0x08000a68
 8000a3c:	08000a6c 	.word	0x08000a6c

08000a40 <memset>:
 8000a40:	4402      	add	r2, r0
 8000a42:	4603      	mov	r3, r0
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d100      	bne.n	8000a4a <memset+0xa>
 8000a48:	4770      	bx	lr
 8000a4a:	f803 1b01 	strb.w	r1, [r3], #1
 8000a4e:	e7f9      	b.n	8000a44 <memset+0x4>

08000a50 <_init>:
 8000a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a52:	bf00      	nop
 8000a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a56:	bc08      	pop	{r3}
 8000a58:	469e      	mov	lr, r3
 8000a5a:	4770      	bx	lr

08000a5c <_fini>:
 8000a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a5e:	bf00      	nop
 8000a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a62:	bc08      	pop	{r3}
 8000a64:	469e      	mov	lr, r3
 8000a66:	4770      	bx	lr
