// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);


output   ap_ready;
input  [31:0] data_0_V_read;
input  [31:0] data_1_V_read;
input  [31:0] data_2_V_read;
input  [31:0] data_3_V_read;
input  [31:0] data_4_V_read;
input  [31:0] data_5_V_read;
input  [31:0] data_6_V_read;
input  [31:0] data_7_V_read;
input  [31:0] data_8_V_read;
input  [31:0] data_9_V_read;
input  [31:0] data_10_V_read;
input  [31:0] data_11_V_read;
input  [31:0] data_12_V_read;
input  [31:0] data_13_V_read;
input  [31:0] data_14_V_read;
input  [31:0] data_15_V_read;
input  [31:0] data_16_V_read;
input  [31:0] data_17_V_read;
input  [31:0] data_18_V_read;
input  [31:0] data_19_V_read;
input  [31:0] data_20_V_read;
input  [31:0] data_21_V_read;
input  [31:0] data_22_V_read;
input  [31:0] data_23_V_read;
input  [31:0] data_24_V_read;
input  [31:0] data_25_V_read;
input  [31:0] data_26_V_read;
input  [31:0] data_27_V_read;
input  [31:0] data_28_V_read;
input  [31:0] data_29_V_read;
input  [31:0] data_30_V_read;
input  [31:0] data_31_V_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;

wire   [0:0] icmp_ln1494_fu_272_p2;
wire   [30:0] trunc_ln45_fu_278_p1;
wire   [30:0] select_ln45_fu_282_p3;
wire   [0:0] icmp_ln1494_1_fu_294_p2;
wire   [30:0] trunc_ln45_16_fu_300_p1;
wire   [30:0] select_ln45_16_fu_304_p3;
wire   [0:0] icmp_ln1494_2_fu_316_p2;
wire   [30:0] trunc_ln45_17_fu_322_p1;
wire   [30:0] select_ln45_17_fu_326_p3;
wire   [0:0] icmp_ln1494_3_fu_338_p2;
wire   [30:0] trunc_ln45_18_fu_344_p1;
wire   [30:0] select_ln45_18_fu_348_p3;
wire   [0:0] icmp_ln1494_4_fu_360_p2;
wire   [30:0] trunc_ln45_19_fu_366_p1;
wire   [30:0] select_ln45_19_fu_370_p3;
wire   [0:0] icmp_ln1494_5_fu_382_p2;
wire   [30:0] trunc_ln45_20_fu_388_p1;
wire   [30:0] select_ln45_20_fu_392_p3;
wire   [0:0] icmp_ln1494_6_fu_404_p2;
wire   [30:0] trunc_ln45_21_fu_410_p1;
wire   [30:0] select_ln45_21_fu_414_p3;
wire   [0:0] icmp_ln1494_7_fu_426_p2;
wire   [30:0] trunc_ln45_22_fu_432_p1;
wire   [30:0] select_ln45_22_fu_436_p3;
wire   [0:0] icmp_ln1494_8_fu_448_p2;
wire   [30:0] trunc_ln45_23_fu_454_p1;
wire   [30:0] select_ln45_23_fu_458_p3;
wire   [0:0] icmp_ln1494_9_fu_470_p2;
wire   [30:0] trunc_ln45_24_fu_476_p1;
wire   [30:0] select_ln45_24_fu_480_p3;
wire   [0:0] icmp_ln1494_10_fu_492_p2;
wire   [30:0] trunc_ln45_25_fu_498_p1;
wire   [30:0] select_ln45_25_fu_502_p3;
wire   [0:0] icmp_ln1494_11_fu_514_p2;
wire   [30:0] trunc_ln45_26_fu_520_p1;
wire   [30:0] select_ln45_26_fu_524_p3;
wire   [0:0] icmp_ln1494_12_fu_536_p2;
wire   [30:0] trunc_ln45_27_fu_542_p1;
wire   [30:0] select_ln45_27_fu_546_p3;
wire   [0:0] icmp_ln1494_13_fu_558_p2;
wire   [30:0] trunc_ln45_28_fu_564_p1;
wire   [30:0] select_ln45_28_fu_568_p3;
wire   [0:0] icmp_ln1494_14_fu_580_p2;
wire   [30:0] trunc_ln45_29_fu_586_p1;
wire   [30:0] select_ln45_29_fu_590_p3;
wire   [0:0] icmp_ln1494_15_fu_602_p2;
wire   [30:0] trunc_ln45_30_fu_608_p1;
wire   [30:0] select_ln45_30_fu_612_p3;
wire   [0:0] icmp_ln1494_16_fu_624_p2;
wire   [30:0] trunc_ln45_31_fu_630_p1;
wire   [30:0] select_ln45_31_fu_634_p3;
wire   [0:0] icmp_ln1494_17_fu_646_p2;
wire   [30:0] trunc_ln45_32_fu_652_p1;
wire   [30:0] select_ln45_32_fu_656_p3;
wire   [0:0] icmp_ln1494_18_fu_668_p2;
wire   [30:0] trunc_ln45_33_fu_674_p1;
wire   [30:0] select_ln45_33_fu_678_p3;
wire   [0:0] icmp_ln1494_19_fu_690_p2;
wire   [30:0] trunc_ln45_34_fu_696_p1;
wire   [30:0] select_ln45_34_fu_700_p3;
wire   [0:0] icmp_ln1494_20_fu_712_p2;
wire   [30:0] trunc_ln45_35_fu_718_p1;
wire   [30:0] select_ln45_35_fu_722_p3;
wire   [0:0] icmp_ln1494_21_fu_734_p2;
wire   [30:0] trunc_ln45_36_fu_740_p1;
wire   [30:0] select_ln45_36_fu_744_p3;
wire   [0:0] icmp_ln1494_22_fu_756_p2;
wire   [30:0] trunc_ln45_37_fu_762_p1;
wire   [30:0] select_ln45_37_fu_766_p3;
wire   [0:0] icmp_ln1494_23_fu_778_p2;
wire   [30:0] trunc_ln45_38_fu_784_p1;
wire   [30:0] select_ln45_38_fu_788_p3;
wire   [0:0] icmp_ln1494_24_fu_800_p2;
wire   [30:0] trunc_ln45_39_fu_806_p1;
wire   [30:0] select_ln45_39_fu_810_p3;
wire   [0:0] icmp_ln1494_25_fu_822_p2;
wire   [30:0] trunc_ln45_40_fu_828_p1;
wire   [30:0] select_ln45_40_fu_832_p3;
wire   [0:0] icmp_ln1494_26_fu_844_p2;
wire   [30:0] trunc_ln45_41_fu_850_p1;
wire   [30:0] select_ln45_41_fu_854_p3;
wire   [0:0] icmp_ln1494_27_fu_866_p2;
wire   [30:0] trunc_ln45_42_fu_872_p1;
wire   [30:0] select_ln45_42_fu_876_p3;
wire   [0:0] icmp_ln1494_28_fu_888_p2;
wire   [30:0] trunc_ln45_43_fu_894_p1;
wire   [30:0] select_ln45_43_fu_898_p3;
wire   [0:0] icmp_ln1494_29_fu_910_p2;
wire   [30:0] trunc_ln45_44_fu_916_p1;
wire   [30:0] select_ln45_44_fu_920_p3;
wire   [0:0] icmp_ln1494_30_fu_932_p2;
wire   [30:0] trunc_ln45_45_fu_938_p1;
wire   [30:0] select_ln45_45_fu_942_p3;
wire   [0:0] icmp_ln1494_31_fu_954_p2;
wire   [30:0] trunc_ln45_46_fu_960_p1;
wire   [30:0] select_ln45_46_fu_964_p3;
wire   [31:0] zext_ln45_fu_290_p1;
wire   [31:0] zext_ln45_16_fu_312_p1;
wire   [31:0] zext_ln45_17_fu_334_p1;
wire   [31:0] zext_ln45_18_fu_356_p1;
wire   [31:0] zext_ln45_19_fu_378_p1;
wire   [31:0] zext_ln45_20_fu_400_p1;
wire   [31:0] zext_ln45_21_fu_422_p1;
wire   [31:0] zext_ln45_22_fu_444_p1;
wire   [31:0] zext_ln45_23_fu_466_p1;
wire   [31:0] zext_ln45_24_fu_488_p1;
wire   [31:0] zext_ln45_25_fu_510_p1;
wire   [31:0] zext_ln45_26_fu_532_p1;
wire   [31:0] zext_ln45_27_fu_554_p1;
wire   [31:0] zext_ln45_28_fu_576_p1;
wire   [31:0] zext_ln45_29_fu_598_p1;
wire   [31:0] zext_ln45_30_fu_620_p1;
wire   [31:0] zext_ln45_31_fu_642_p1;
wire   [31:0] zext_ln45_32_fu_664_p1;
wire   [31:0] zext_ln45_33_fu_686_p1;
wire   [31:0] zext_ln45_34_fu_708_p1;
wire   [31:0] zext_ln45_35_fu_730_p1;
wire   [31:0] zext_ln45_36_fu_752_p1;
wire   [31:0] zext_ln45_37_fu_774_p1;
wire   [31:0] zext_ln45_38_fu_796_p1;
wire   [31:0] zext_ln45_39_fu_818_p1;
wire   [31:0] zext_ln45_40_fu_840_p1;
wire   [31:0] zext_ln45_41_fu_862_p1;
wire   [31:0] zext_ln45_42_fu_884_p1;
wire   [31:0] zext_ln45_43_fu_906_p1;
wire   [31:0] zext_ln45_44_fu_928_p1;
wire   [31:0] zext_ln45_45_fu_950_p1;
wire   [31:0] zext_ln45_46_fu_972_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln45_fu_290_p1;

assign ap_return_1 = zext_ln45_16_fu_312_p1;

assign ap_return_10 = zext_ln45_25_fu_510_p1;

assign ap_return_11 = zext_ln45_26_fu_532_p1;

assign ap_return_12 = zext_ln45_27_fu_554_p1;

assign ap_return_13 = zext_ln45_28_fu_576_p1;

assign ap_return_14 = zext_ln45_29_fu_598_p1;

assign ap_return_15 = zext_ln45_30_fu_620_p1;

assign ap_return_16 = zext_ln45_31_fu_642_p1;

assign ap_return_17 = zext_ln45_32_fu_664_p1;

assign ap_return_18 = zext_ln45_33_fu_686_p1;

assign ap_return_19 = zext_ln45_34_fu_708_p1;

assign ap_return_2 = zext_ln45_17_fu_334_p1;

assign ap_return_20 = zext_ln45_35_fu_730_p1;

assign ap_return_21 = zext_ln45_36_fu_752_p1;

assign ap_return_22 = zext_ln45_37_fu_774_p1;

assign ap_return_23 = zext_ln45_38_fu_796_p1;

assign ap_return_24 = zext_ln45_39_fu_818_p1;

assign ap_return_25 = zext_ln45_40_fu_840_p1;

assign ap_return_26 = zext_ln45_41_fu_862_p1;

assign ap_return_27 = zext_ln45_42_fu_884_p1;

assign ap_return_28 = zext_ln45_43_fu_906_p1;

assign ap_return_29 = zext_ln45_44_fu_928_p1;

assign ap_return_3 = zext_ln45_18_fu_356_p1;

assign ap_return_30 = zext_ln45_45_fu_950_p1;

assign ap_return_31 = zext_ln45_46_fu_972_p1;

assign ap_return_4 = zext_ln45_19_fu_378_p1;

assign ap_return_5 = zext_ln45_20_fu_400_p1;

assign ap_return_6 = zext_ln45_21_fu_422_p1;

assign ap_return_7 = zext_ln45_22_fu_444_p1;

assign ap_return_8 = zext_ln45_23_fu_466_p1;

assign ap_return_9 = zext_ln45_24_fu_488_p1;

assign icmp_ln1494_10_fu_492_p2 = (($signed(data_10_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_514_p2 = (($signed(data_11_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_536_p2 = (($signed(data_12_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_558_p2 = (($signed(data_13_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_580_p2 = (($signed(data_14_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_602_p2 = (($signed(data_15_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_624_p2 = (($signed(data_16_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_646_p2 = (($signed(data_17_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_668_p2 = (($signed(data_18_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_690_p2 = (($signed(data_19_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_294_p2 = (($signed(data_1_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_20_fu_712_p2 = (($signed(data_20_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_734_p2 = (($signed(data_21_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_756_p2 = (($signed(data_22_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_778_p2 = (($signed(data_23_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_24_fu_800_p2 = (($signed(data_24_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_822_p2 = (($signed(data_25_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_844_p2 = (($signed(data_26_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_866_p2 = (($signed(data_27_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_28_fu_888_p2 = (($signed(data_28_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_910_p2 = (($signed(data_29_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_316_p2 = (($signed(data_2_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_932_p2 = (($signed(data_30_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_954_p2 = (($signed(data_31_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_338_p2 = (($signed(data_3_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_360_p2 = (($signed(data_4_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_382_p2 = (($signed(data_5_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_404_p2 = (($signed(data_6_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_426_p2 = (($signed(data_7_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_448_p2 = (($signed(data_8_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_470_p2 = (($signed(data_9_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_272_p2 = (($signed(data_0_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign select_ln45_16_fu_304_p3 = ((icmp_ln1494_1_fu_294_p2[0:0] === 1'b1) ? trunc_ln45_16_fu_300_p1 : 31'd0);

assign select_ln45_17_fu_326_p3 = ((icmp_ln1494_2_fu_316_p2[0:0] === 1'b1) ? trunc_ln45_17_fu_322_p1 : 31'd0);

assign select_ln45_18_fu_348_p3 = ((icmp_ln1494_3_fu_338_p2[0:0] === 1'b1) ? trunc_ln45_18_fu_344_p1 : 31'd0);

assign select_ln45_19_fu_370_p3 = ((icmp_ln1494_4_fu_360_p2[0:0] === 1'b1) ? trunc_ln45_19_fu_366_p1 : 31'd0);

assign select_ln45_20_fu_392_p3 = ((icmp_ln1494_5_fu_382_p2[0:0] === 1'b1) ? trunc_ln45_20_fu_388_p1 : 31'd0);

assign select_ln45_21_fu_414_p3 = ((icmp_ln1494_6_fu_404_p2[0:0] === 1'b1) ? trunc_ln45_21_fu_410_p1 : 31'd0);

assign select_ln45_22_fu_436_p3 = ((icmp_ln1494_7_fu_426_p2[0:0] === 1'b1) ? trunc_ln45_22_fu_432_p1 : 31'd0);

assign select_ln45_23_fu_458_p3 = ((icmp_ln1494_8_fu_448_p2[0:0] === 1'b1) ? trunc_ln45_23_fu_454_p1 : 31'd0);

assign select_ln45_24_fu_480_p3 = ((icmp_ln1494_9_fu_470_p2[0:0] === 1'b1) ? trunc_ln45_24_fu_476_p1 : 31'd0);

assign select_ln45_25_fu_502_p3 = ((icmp_ln1494_10_fu_492_p2[0:0] === 1'b1) ? trunc_ln45_25_fu_498_p1 : 31'd0);

assign select_ln45_26_fu_524_p3 = ((icmp_ln1494_11_fu_514_p2[0:0] === 1'b1) ? trunc_ln45_26_fu_520_p1 : 31'd0);

assign select_ln45_27_fu_546_p3 = ((icmp_ln1494_12_fu_536_p2[0:0] === 1'b1) ? trunc_ln45_27_fu_542_p1 : 31'd0);

assign select_ln45_28_fu_568_p3 = ((icmp_ln1494_13_fu_558_p2[0:0] === 1'b1) ? trunc_ln45_28_fu_564_p1 : 31'd0);

assign select_ln45_29_fu_590_p3 = ((icmp_ln1494_14_fu_580_p2[0:0] === 1'b1) ? trunc_ln45_29_fu_586_p1 : 31'd0);

assign select_ln45_30_fu_612_p3 = ((icmp_ln1494_15_fu_602_p2[0:0] === 1'b1) ? trunc_ln45_30_fu_608_p1 : 31'd0);

assign select_ln45_31_fu_634_p3 = ((icmp_ln1494_16_fu_624_p2[0:0] === 1'b1) ? trunc_ln45_31_fu_630_p1 : 31'd0);

assign select_ln45_32_fu_656_p3 = ((icmp_ln1494_17_fu_646_p2[0:0] === 1'b1) ? trunc_ln45_32_fu_652_p1 : 31'd0);

assign select_ln45_33_fu_678_p3 = ((icmp_ln1494_18_fu_668_p2[0:0] === 1'b1) ? trunc_ln45_33_fu_674_p1 : 31'd0);

assign select_ln45_34_fu_700_p3 = ((icmp_ln1494_19_fu_690_p2[0:0] === 1'b1) ? trunc_ln45_34_fu_696_p1 : 31'd0);

assign select_ln45_35_fu_722_p3 = ((icmp_ln1494_20_fu_712_p2[0:0] === 1'b1) ? trunc_ln45_35_fu_718_p1 : 31'd0);

assign select_ln45_36_fu_744_p3 = ((icmp_ln1494_21_fu_734_p2[0:0] === 1'b1) ? trunc_ln45_36_fu_740_p1 : 31'd0);

assign select_ln45_37_fu_766_p3 = ((icmp_ln1494_22_fu_756_p2[0:0] === 1'b1) ? trunc_ln45_37_fu_762_p1 : 31'd0);

assign select_ln45_38_fu_788_p3 = ((icmp_ln1494_23_fu_778_p2[0:0] === 1'b1) ? trunc_ln45_38_fu_784_p1 : 31'd0);

assign select_ln45_39_fu_810_p3 = ((icmp_ln1494_24_fu_800_p2[0:0] === 1'b1) ? trunc_ln45_39_fu_806_p1 : 31'd0);

assign select_ln45_40_fu_832_p3 = ((icmp_ln1494_25_fu_822_p2[0:0] === 1'b1) ? trunc_ln45_40_fu_828_p1 : 31'd0);

assign select_ln45_41_fu_854_p3 = ((icmp_ln1494_26_fu_844_p2[0:0] === 1'b1) ? trunc_ln45_41_fu_850_p1 : 31'd0);

assign select_ln45_42_fu_876_p3 = ((icmp_ln1494_27_fu_866_p2[0:0] === 1'b1) ? trunc_ln45_42_fu_872_p1 : 31'd0);

assign select_ln45_43_fu_898_p3 = ((icmp_ln1494_28_fu_888_p2[0:0] === 1'b1) ? trunc_ln45_43_fu_894_p1 : 31'd0);

assign select_ln45_44_fu_920_p3 = ((icmp_ln1494_29_fu_910_p2[0:0] === 1'b1) ? trunc_ln45_44_fu_916_p1 : 31'd0);

assign select_ln45_45_fu_942_p3 = ((icmp_ln1494_30_fu_932_p2[0:0] === 1'b1) ? trunc_ln45_45_fu_938_p1 : 31'd0);

assign select_ln45_46_fu_964_p3 = ((icmp_ln1494_31_fu_954_p2[0:0] === 1'b1) ? trunc_ln45_46_fu_960_p1 : 31'd0);

assign select_ln45_fu_282_p3 = ((icmp_ln1494_fu_272_p2[0:0] === 1'b1) ? trunc_ln45_fu_278_p1 : 31'd0);

assign trunc_ln45_16_fu_300_p1 = data_1_V_read[30:0];

assign trunc_ln45_17_fu_322_p1 = data_2_V_read[30:0];

assign trunc_ln45_18_fu_344_p1 = data_3_V_read[30:0];

assign trunc_ln45_19_fu_366_p1 = data_4_V_read[30:0];

assign trunc_ln45_20_fu_388_p1 = data_5_V_read[30:0];

assign trunc_ln45_21_fu_410_p1 = data_6_V_read[30:0];

assign trunc_ln45_22_fu_432_p1 = data_7_V_read[30:0];

assign trunc_ln45_23_fu_454_p1 = data_8_V_read[30:0];

assign trunc_ln45_24_fu_476_p1 = data_9_V_read[30:0];

assign trunc_ln45_25_fu_498_p1 = data_10_V_read[30:0];

assign trunc_ln45_26_fu_520_p1 = data_11_V_read[30:0];

assign trunc_ln45_27_fu_542_p1 = data_12_V_read[30:0];

assign trunc_ln45_28_fu_564_p1 = data_13_V_read[30:0];

assign trunc_ln45_29_fu_586_p1 = data_14_V_read[30:0];

assign trunc_ln45_30_fu_608_p1 = data_15_V_read[30:0];

assign trunc_ln45_31_fu_630_p1 = data_16_V_read[30:0];

assign trunc_ln45_32_fu_652_p1 = data_17_V_read[30:0];

assign trunc_ln45_33_fu_674_p1 = data_18_V_read[30:0];

assign trunc_ln45_34_fu_696_p1 = data_19_V_read[30:0];

assign trunc_ln45_35_fu_718_p1 = data_20_V_read[30:0];

assign trunc_ln45_36_fu_740_p1 = data_21_V_read[30:0];

assign trunc_ln45_37_fu_762_p1 = data_22_V_read[30:0];

assign trunc_ln45_38_fu_784_p1 = data_23_V_read[30:0];

assign trunc_ln45_39_fu_806_p1 = data_24_V_read[30:0];

assign trunc_ln45_40_fu_828_p1 = data_25_V_read[30:0];

assign trunc_ln45_41_fu_850_p1 = data_26_V_read[30:0];

assign trunc_ln45_42_fu_872_p1 = data_27_V_read[30:0];

assign trunc_ln45_43_fu_894_p1 = data_28_V_read[30:0];

assign trunc_ln45_44_fu_916_p1 = data_29_V_read[30:0];

assign trunc_ln45_45_fu_938_p1 = data_30_V_read[30:0];

assign trunc_ln45_46_fu_960_p1 = data_31_V_read[30:0];

assign trunc_ln45_fu_278_p1 = data_0_V_read[30:0];

assign zext_ln45_16_fu_312_p1 = select_ln45_16_fu_304_p3;

assign zext_ln45_17_fu_334_p1 = select_ln45_17_fu_326_p3;

assign zext_ln45_18_fu_356_p1 = select_ln45_18_fu_348_p3;

assign zext_ln45_19_fu_378_p1 = select_ln45_19_fu_370_p3;

assign zext_ln45_20_fu_400_p1 = select_ln45_20_fu_392_p3;

assign zext_ln45_21_fu_422_p1 = select_ln45_21_fu_414_p3;

assign zext_ln45_22_fu_444_p1 = select_ln45_22_fu_436_p3;

assign zext_ln45_23_fu_466_p1 = select_ln45_23_fu_458_p3;

assign zext_ln45_24_fu_488_p1 = select_ln45_24_fu_480_p3;

assign zext_ln45_25_fu_510_p1 = select_ln45_25_fu_502_p3;

assign zext_ln45_26_fu_532_p1 = select_ln45_26_fu_524_p3;

assign zext_ln45_27_fu_554_p1 = select_ln45_27_fu_546_p3;

assign zext_ln45_28_fu_576_p1 = select_ln45_28_fu_568_p3;

assign zext_ln45_29_fu_598_p1 = select_ln45_29_fu_590_p3;

assign zext_ln45_30_fu_620_p1 = select_ln45_30_fu_612_p3;

assign zext_ln45_31_fu_642_p1 = select_ln45_31_fu_634_p3;

assign zext_ln45_32_fu_664_p1 = select_ln45_32_fu_656_p3;

assign zext_ln45_33_fu_686_p1 = select_ln45_33_fu_678_p3;

assign zext_ln45_34_fu_708_p1 = select_ln45_34_fu_700_p3;

assign zext_ln45_35_fu_730_p1 = select_ln45_35_fu_722_p3;

assign zext_ln45_36_fu_752_p1 = select_ln45_36_fu_744_p3;

assign zext_ln45_37_fu_774_p1 = select_ln45_37_fu_766_p3;

assign zext_ln45_38_fu_796_p1 = select_ln45_38_fu_788_p3;

assign zext_ln45_39_fu_818_p1 = select_ln45_39_fu_810_p3;

assign zext_ln45_40_fu_840_p1 = select_ln45_40_fu_832_p3;

assign zext_ln45_41_fu_862_p1 = select_ln45_41_fu_854_p3;

assign zext_ln45_42_fu_884_p1 = select_ln45_42_fu_876_p3;

assign zext_ln45_43_fu_906_p1 = select_ln45_43_fu_898_p3;

assign zext_ln45_44_fu_928_p1 = select_ln45_44_fu_920_p3;

assign zext_ln45_45_fu_950_p1 = select_ln45_45_fu_942_p3;

assign zext_ln45_46_fu_972_p1 = select_ln45_46_fu_964_p3;

assign zext_ln45_fu_290_p1 = select_ln45_fu_282_p3;

endmodule //relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s
