**/.*
!.gitignore

sim/rtl_sim/bin/modelsim.ini
sim/rtl_sim/bin/test/
sim/rtl_sim/bin/transcript
sim/rtl_sim/bin/work/
sim/rtl_sim/run/*
!sim/rtl_sim/run/Makefile
sim/rtl_sim/log/
sim/rtl_sim/out/
