
---------- Begin Simulation Statistics ----------
simSeconds                                   0.025618                       # Number of seconds simulated (Second)
simTicks                                  25617619590                       # Number of ticks simulated (Tick)
finalTick                                 25617619590                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     30.74                       # Real time elapsed on the host (Second)
hostTickRate                                833442146                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     855692                       # Number of bytes of host memory used (Byte)
simInsts                                     37233999                       # Number of instructions simulated (Count)
simOps                                       70720758                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1211361                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2300810                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                         81845789                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.198122                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.454934                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             37234412                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               70721228                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.198122                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.454934                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2906309                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          69100138                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         11864134                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         6476191                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         3039      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     50388354     71.25%     71.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       152258      0.22%     71.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3761      0.01%     71.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       687975      0.97%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       305310      0.43%     72.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          500      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       229482      0.32%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       152064      0.22%     73.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       305280      0.43%     73.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        76032      0.11%     73.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        76416      0.11%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     11098695     15.69%     89.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6168921      8.72%     98.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       765439      1.08%     99.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       307270      0.43%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     70721228                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      7171037                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      5285872                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1885165                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      3756384                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3414653                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1511947                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1511943                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       17750367                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          17750367                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      17750367                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         17750367                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        35275                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           35275                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        35275                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          35275                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     17785642                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      17785642                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     17785642                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     17785642                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001983                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001983                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001983                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001983                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        30266                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             30266                       # number of writebacks (Count)
system.cpu.dcache.replacements                  34765                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11610206                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11610206                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        15381                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         15381                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data     11625587                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     11625587                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001323                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001323                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      6140161                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6140161                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        19894                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        19894                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      6160055                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6160055                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003230                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003230                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.703639                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             17785948                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              35277                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             504.179720                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.703639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          266                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           35607173                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          35607173                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      3023890                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 81845788.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       18340325                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses      2906309                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        2673802                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2368889                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     69100138                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      82014434                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     50978461                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          18340325                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     33397598                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              37234412                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                70721228                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.454934                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            7171037                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.087616                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       48356394                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          48356394                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      48356394                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         48356394                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2562                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2562                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2562                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2562                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     48358956                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      48358956                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     48358956                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     48358956                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2050                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2050                       # number of writebacks (Count)
system.cpu.icache.replacements                   2050                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     48356394                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        48356394                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2562                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2562                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     48358956                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     48358956                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.246997                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             48358956                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2562                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           18875.470726                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.246997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998529                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998529                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          299                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           96720474                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          96720474                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                11864153                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6476212                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       879                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       720                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                48359030                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       536                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   129                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    746                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  20482                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     21228                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   746                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 20482                       # number of overall hits (Count)
system.l2.overallHits::total                    21228                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1816                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                14795                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   16611                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1816                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               14795                       # number of overall misses (Count)
system.l2.overallMisses::total                  16611                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2562                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              35277                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 37839                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2562                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             35277                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                37839                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.708821                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.419395                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.438992                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.708821                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.419395                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.438992                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             746                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                746                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1816                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1816                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2562                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2562                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.708821                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.708821                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data               8699                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  8699                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            11197                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               11197                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          19896                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             19896                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.562776                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.562776                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data          11783                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             11783                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3598                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3598                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data        15381                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         15381                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.233925                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.233925                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         2050                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2050                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2050                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2050                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        30266                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            30266                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        30266                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        30266                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 10168.534774                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        74654                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      16611                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.494251                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1606.056726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      8562.478048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.049013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.261306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.310319                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16610                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   84                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   56                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   49                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1146                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                15275                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.506897                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     613843                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    613843                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           116224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          2853260                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             2969484                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       116224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          116224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        456034                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           456034                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data            253138                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               254954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data           315733                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              315733                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             4536877                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           111378811                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              115915688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         4536877                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            4536877                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data           17801576                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              17801576                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            4536877                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          129180387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             133717264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               238343                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              243757                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              315733                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             315733                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              11197                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             11197                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5414                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1141375                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      1141375                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1141375                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3425518                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3425518                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3425518                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             570687                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   570687    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               570687                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          16612                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq              238343                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp             256286                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq             315733                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp            315733                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        30266                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2050                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4499                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             19896                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            19896                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2562                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         15381                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7174                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1213471                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1220645                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       295168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6557166                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 6852334                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            591916                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  591916    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              591916                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25617619590                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         74654                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        36815                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
