*** Start analyzing build configuration ***
Auto-config - Scanning: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - VLOG: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - VHDL: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - Wrote:
    F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build
    -f F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [199 ms] ***

*** Start VHDL build ***
*** Done parsing [115.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [2 ms] ...
*** Done VHDL build [120 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [16 ms, 215 lines, SystemVerilog_2012] ...
Loading (2) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.v [2 ms, 69 lines, Verilog_2001] ...
Loading (3) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v [1 ms, 52 lines, Verilog_2001] ...
Loading (4) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.v [1 ms, 78 lines, Verilog_2001] ...
Loading (5) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\delay_shifter.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\delay_shifter.v [1 ms, 23 lines, Verilog_2001] ...
Loading (6) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [7 ms, 271 lines, Verilog_2001] ...
Loading (7) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v [2 ms, 219 lines, Verilog_2001] ...
Loading (8) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_score.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_score.v [3 ms, 100 lines, Verilog_2001] ...
Loading (9) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v [2 ms, 171 lines, Verilog_2001] ...
Loading (10) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v [2 ms, 72 lines, Verilog_2001] ...
Loading (11) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.v ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.v [4 ms, 381 lines, Verilog_2001] ...
Loading (12) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\patch_transfer.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\patch_transfer.sv [1 ms, 17 lines, SystemVerilog_2012] ...
*** Done invocation #1 [40 ms] ***
*** Done parsing [LT 11.0 ms, PT 40.0 ms] ***
*** Total number of lines [1 668] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [47 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [2 ms] ...
Performing mixed post full build step (VHDL - RT) [60 ms] ...
Performing mixed post full build step (VHDL - RD) [1 ms] ...
Performing mixed post full build step (VHDL - FSC) [62 ms] ...
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
Performing mixed post full build step (MIXED - ELAB) [376 ms] ...
Performing mixed post full build step (MIXED - UNEL) [62 ms] ...
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_fast_fifo' of module 'fast_fifo' is missing port connection to output 'o00, o01, o05, o06, ...'
    at line 48 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v [compile index 7]
*** Warning: UNUSED_RETURN_VALUE: The return value of function '$fscanf' is not used
    at line 56 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 1]
Performing mixed post full build step (VHDL - ELPC) [0 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [62 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [62 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [62 ms] ...
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'img_gray_ram' is never written
    at line 13 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'cnt_i' is never read
    at line 79 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 1]
*** Warning: SIGNAL_NEVER_READ: Signal 'cnt_j' is never read
    at line 79 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst' is never used
    at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'comp22' is never used
    at line 17 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v [compile index 3]
*** Warning: OUTPUT_PORT_READ: Reading from an output port 'x_coord' is not recommended
    at line 51 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: OUTPUT_PORT_READ: Reading from an output port 'y_coord' is not recommended
    at line 51 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_0' is not reset
    at line 85 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_1' is not reset
    at line 86 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_2' is not reset
    at line 87 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_3' is not reset
    at line 88 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_4' is not reset
    at line 89 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram_5' is not reset
    at line 90 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'score_sol' using `default_nettype set to wire
    at line 213 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NEVER_READ: Signal 'score_sol' is never read
    at line 213 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'int33' is never used
    at line 26 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v [compile index 7]
*** Warning: SIGNAL_NEVER_READ: Signal 'int66' is never read (connected to sub-instance output port)
    at line 36 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v [compile index 7]
*** Warning: SIGNAL_NEVER_READ: Signal 'xy_coord' is never read (connected to sub-instance output port)
    at line 43 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v [compile index 7]
*** Warning: PARAMETER_NEVER_USED: Parameter 'FAST_SIZE' is never used
    at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v [compile index 9]
*** Warning: PARAMETER_NEVER_USED: Parameter 'FAST_DELAY' is never used
    at line 4 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v [compile index 9]
*** Warning: SIGNAL_NEVER_READ: Signal 'nms_xy_coord_vld' is never read (connected to sub-instance output port)
    at line 37 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v [compile index 9]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram0' is not reset
    at line 99 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v [compile index 9]
*** Warning: SIGNAL_NOT_RESET: Signal 'ram1' is not reset
    at line 106 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v [compile index 9]
*** Warning: PARAMETER_NEVER_USED: Parameter 'COL_NUM' is never used
    at line 2 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v [compile index 10]
*** Warning: PARAMETER_NEVER_USED: Parameter 'NMS_SIZE' is never used
    at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v [compile index 10]
*** Warning: SIGNAL_NEVER_READ: Signal 'nms_vld' is never read (connected to sub-instance output port)
    at line 24 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v [compile index 10]
*** Warning: SIGNAL_NEVER_USED: Signal 'patch_7x7_vld' is never used
    at line 12 in F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.v [compile index 11]
*** Done mixed mode extension build [937 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [1 ms] ***
*** Total build time [1s.397ms] ***
