================================================================================ 
Commit: 202d55451d03eb25895137b2cbaf2668a9220146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:56:17 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec file for ADL BIOS 2151.00
Removed redundand files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcCommon.asl
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 72fd3d50c6a3bac126e4832b023a2c16cff3d71e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:41 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.198

(cherry picked from commit 9afba69bb60a9bef68b2a449eee614fe2c4fe395)

Tue Apr 6 17:48:30 2021 +0000
Original commit date: Tue Apr 6 17:48:30 2021 +0000
Original commit hash: a20fec14c7064c3f642ed83a43fedbf639721812

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 050b8fd217482a1ac6b93b2751c5281628cf96ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509032355][ADL-S | DDR5] Update default memory speed for ADL-S: DDR5-1DPC-4800

Changes:
 Change default frequency to 4800 for ddr5 1dpc.

[
Hsd-es-id: 1509032355
Original commit date: Tue Apr 6 11:32:48 2021 +0800
Change-Id: Iaace7c20f909b160f8d83c1023c1684d12686587
Original commit hash: 275c11f247f0059d2deb4e7012f3a7d2503bb405

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 16b596ab03b4068046fbee305595cf02344ea674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:30 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]Debug messages getting printed after disabled serial debug message

This is FSP Dispatch mode issue that FSP debug message cannot be disabled by setup menu.
Note: Early phase debug message is expected to be always there because HOB/setup variable are not accessible, but SiInitPreMem/MRC/PCH/GFX.., those debug message should be able to skip.

Since FSP UPD is not available in Dispatch mode, we have to rely on StatusCodeHandler to skip FSP debug message when debug message was disabled by setup menu.
FSP in Dispatch mode is always sending debug message by ReportStatusCode service which cannot be disabled in FSP.Platform one can be controlled by setup menu already, but EDK2 one cannot be controlled.
To control EDK2 one,Created separate Serial Port library with BIOS setup check.

Hsd-es-id: 16013060611
Original commit date: Tue Apr 6 11:26:45 2021 +0530
Change-Id: I53952ed0f526fd81212f88123ca05fd08684dde8
Original commit hash: 4a2023943c197e19783efca293af5a0cd15f5293

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.c
AlderLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.inf

================================================================================ 
Commit: 2eaee9042b1a98f1f3408617911771bdda451e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] SPI Panel Touch not working and yellow bang is observed in Device Manager on LP5 RVP
	Added GPP_F7-Power pin configuration to ADL M LP5 Gpio table

Hsd-es-id: 16013038536
Original commit date: Tue Apr 6 14:40:59 2021 +0530
Change-Id: I0ea3fc57231f2d5907e69386dd3456feb65d9d98
Original commit hash: 4f527269b898bfd360bab3fa737f85a3016fa634

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc

================================================================================ 
Commit: 669d4997a028f9b87a3af57373824287b83f6814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:24 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLib: Disable VT-d if all VT-d engines are disabled

Background:
Disabling all VT-d engines (in debug setup) caused that a platform hangs.

Change:
If an user disables all VT-d engines (in debug setup), then bios will disable
whole VT-d functionality.

Hsd-es-id: 16012947617
Original commit date: Thu Apr 1 11:54:17 2021 +0200
Change-Id: I1bc05e1c243e9f4ee4accb256b894845478e3437
Original commit hash: 3b079347f2ee2c50e86efe6a46d077dfe443bf00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 92c06a5926417522bbdd3fbbc9b53cb2337e90ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Apr 6 01:37:27 2021 -0700
Change-Id: I458e009735c30695c668e80dbabde16ec08c493b
Original commit hash: 0e7b7034975ae7aba9412445d2e42bdf6c039d8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6013fd7eb5980162adfeee62ad146aa5c2d4204b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL/Trace hub]  Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012510615
Original commit date: Thu Mar 25 00:08:46 2021 +0530
Change-Id: I85d0ac16b12eeb4df4dee7102d3cab242689d803
Original commit hash: b30afb411801b30b31b5f1bf5c750c1df73217af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h

================================================================================ 
Commit: aaab3200e92ff896fdc44b087d49091a0549451d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]: CPU Configuration information incorrect in BIOS

Fixed a syntax error for show unsigned long.

Hsd-es-id: 1509003732
Original commit date: Tue Mar 30 11:42:29 2021 +0800
Change-Id: I5efe0d64e748f2037fab5707dc03577dcfd84f4d
Original commit hash: 32a06605235e60b18d883dd6c622d810a9279f72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
Features/Audio/NhltFeaturePkg/NhltInstallTable/NhltInstallTable.c

================================================================================ 
Commit: 0a10c47977024bb1d5cb29c5d5ae3c34f71d9920 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:20:05 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLake MeteorLake: Consume MdeLibs.dsc.inc for RegisterFilterLib

MdeLibs.dsc.inc was added for some basic/default library
instances provided by MdePkg and RegisterFilterLibNull Library
was also added into it as the first version of MdeLibs.dsc.inc.

So update platform dsc to consume MdeLibs.dsc.inc for
RegisterFilterLibNull which will be consumed by IoLib and BaseLib.

Hsd-es-id: 1508726930
Original commit date: Thu Apr 1 22:03:01 2021 +0800
Change-Id: Ia041ac374d72ffa3fe17e8b66695f9aa2cd417c0
Original commit hash: f761e2141527582be3415fa523609426e19c7bd8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: b47fcba576d7b442243ac5c600eea038199d4ecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:56 2021 +0530 
-------------------------------------------------------------------------------- 
[pch serial i2c] Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012511069
Original commit date: Fri Mar 26 01:54:00 2021 +0530
Change-Id: I8fc996339314788b35081d9b75617041e1ce0d67
Original commit hash: 9f48c96e4c6158179bc5f11106c0c5d0483c9865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cMasterCommonLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c

================================================================================ 
Commit: 2c8a588ef68678b74f6694747ecd3388a0cdb911 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:50 2021 +0530 
-------------------------------------------------------------------------------- 
[pch registers] Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012510857
Original commit date: Wed Mar 24 22:47:43 2021 +0530
Change-Id: I8bec143c4d9b099006fb6885233bf0c1e4a062cd
Original commit hash: 919cee8244b6206733e034b7181a85ec0088a750

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/FlashRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/PchRegsLpc.h

================================================================================ 
Commit: 3b8d143d177cf5f6fd89dd46bbd4d5dd7efde72e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:48 2021 +0530 
-------------------------------------------------------------------------------- 
[pch pci pmc libraries] Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012511121
Original commit date: Fri Mar 26 01:33:29 2021 +0530
Change-Id: Ida9f90e6b03f5adc7d8b4e4dc9fd14c7b3ec9acd
Original commit hash: 1ad0b4fb4a141a3ee11f5526692a636cd66e4c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PchAdrLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PchAdrLib.c

================================================================================ 
Commit: b7935e06d2e1b8db26edae68d5d2d322755d78ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:44 2021 +0530 
-------------------------------------------------------------------------------- 
[pch spi sps]Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012511097
Original commit date: Fri Mar 26 01:42:06 2021 +0530
Change-Id: I010f7e705d107b9cd9e504e98842cd4c9e8e1095
Original commit hash: f8fd606facf1e9daa8c0addfbac30b7f529da34a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c

================================================================================ 
Commit: 92fc6710db403b57b02d053058a87a5588719f21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][SBGA] Support Discrete DP Mux Configuration

Hsd-es-id: 1508962776
Original commit date: Mon Apr 5 17:47:35 2021 -0700
Change-Id: I6eeab0f0c208e8c6775902177704eff09b7715ae
Original commit hash: cbb977a5222b8237fdff5097e6503d9b3c881dcc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: aea3bbf60348131746a515f3e2587df75595ea69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:33 2021 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/AMT: AmtSetMacPassthrough() takes more than 600ms sometimes in fast boot path which increases the overall fast boot time

Issue: AMT responses the command after Fw Init Done, and it takes time to be ready.
Solution: Store the MAC passthrough configuration in variable and send the command only if the configuration is changed.

Hsd-es-id: 1508986122
Original commit date: Thu Mar 25 12:48:36 2021 +0800
Change-Id: Ic6c9b70d0def41d8bdc6f0b537f5162bc5b6d96b
Original commit hash: 1eedd8b876b7cc86cfe1a390481dd8e34d202a7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtMacPassThrough/AmtMacPassThrough.c
AlderLakePlatSamplePkg/Features/Amt/AmtMacPassThrough/AmtMacPassThrough.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 7cb9579bc827ff92a61fdd7b14e423f6ad3b8493 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2151_00

Hsd-es-id: N/A
Original commit date: Mon Apr 5 17:50:05 2021 -0700
Change-Id: I12b4283b3d27284ff806d724b580a3d515552c40
Original commit hash: c295a46c3fa5cea828b686ee83a471838b4fcc2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ab4b2f27ab2b6a16fbfe5d41f21ee36ec9d8af8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:19:06 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/Smbus: [pch SMBus] Change BIOS code and customer documentation for Inclusive Language support

Changes:  Master/Slave must be replaced with Host/Device

Hsd-es-id: 22012511092
Original commit date: Wed Mar 17 10:36:55 2021 +0530
Change-Id: I0893421085380af16453efcb47f3d11d0f552ae6
Original commit hash: a75325ec41cc06dd2488af74ed6d51cdb41d3f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusArp.c
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/SmbusCommonLib.h
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Register/SmbusRegs.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/SmbusExec.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusArp.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusArpDisabled.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSmbus.h

================================================================================ 
Commit: 478e72241273d4d9b10fe8762c752c650127880d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:58 2021 +0530 
-------------------------------------------------------------------------------- 
Please correct the register offset of peg registers.

Hsd-es-id: 22012598882
Original commit date: Wed Mar 24 10:26:07 2021 +0530
Change-Id: I499912be1e2813d505acefcb2a9a6fac0a69386e
Original commit hash: 805641d9d4aa4dd28306d6c7fcd37e363615a3b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 06324f745f2dae98cac4a6c6eaf3d1e91020cce1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M]- Enabling HEBC Option in BIOS Page for ADLP and AdlM Lp4x Rvp

Hsd-es-id: 16012962820
Original commit date: Wed Mar 31 13:18:20 2021 +0530
Change-Id: I51ee467b7aa131f6f89d203b043acb62527d2599
Original commit hash: 5344d67d777b34f845e6909182119df4b1d7afcb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: bd72e8241c4e8a93374b1106322351d8ae19a785 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1] - Training to gen1 only after hotplug event in NDA booting flow

Hsd-es-id: 16013038877
Original commit date: Wed Mar 31 13:51:26 2021 +0530
Change-Id: I66b8eb07cf1ffee3ec872abdeb0c14b2039f6d6c
Original commit hash: 15e97c61d557fc65a5e77d81177b768809780ba4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c

================================================================================ 
Commit: 140628d98056c7f47234b7bbbe4349d223d299a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:50 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Apr 5 01:26:40 2021 -0700
Change-Id: I6256df28ffe670abb01af205763feb624fa57d7b
Original commit hash: 5d9f10eb984925b04e0c8c722e62b7715d69e409

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 529fcdf1779bcfda9728b70bf819a22afb6e0d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:45 2021 +0530 
-------------------------------------------------------------------------------- 
Change BIOS code and customer documentation for Inclusive Language support

Updated the comments to use inclusive language.

Hsd-es-id: 22012511050
Original commit date: Wed Mar 31 13:53:04 2021 -0700
Change-Id: Id185ec0ca0701382161cfcc104b69f8d7b549adf
Original commit hash: 73c277a4abacb46fddc7b50837066e1a74b0d4ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 40ac55826463e7efec41e4545ead6ed529e564dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:43 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PSS][C1S] BIOS WA removal of AVX3 Disable for PSS platforms"

This reverts commit 782cb5da302e6f540d9333519fa2de416a42ab41.

Hsd-es-id: 22012784485
Original commit date: Sun Apr 4 22:43:46 2021 -0700
Change-Id: I74c660dd569399ac52ebabbed1f429d64e4f4270
Original commit hash: 826a0f71069a93eefdf8e5c16ccfb24958171fae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 2750581b4fd5c4cb9fea2e3f20d09e6d0a9916bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:39 2021 +0530 
-------------------------------------------------------------------------------- 
[bios guard] Change BIOS code and customer documentation for Inclusive Language support

Rename "master" word occurence

Hsd-es-id: 22012510871
Original commit date: Wed Mar 24 16:59:35 2021 +0100
Change-Id: I1144acf60f45e4c050b83162419c67d353ab549e
Original commit hash: 4058b00aa951f4b35c69e6f469727319e0571252

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/Include/Protocol/BiosGuard.h

================================================================================ 
Commit: 192d0d16c3c4a94ad9de99dbbb2f3307b3fe9a7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:37 2021 +0530 
-------------------------------------------------------------------------------- 
[pch spi and serial]]Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012510850
Original commit date: Wed Mar 24 11:57:20 2021 +0530
Change-Id: I03156eae412220b846e7d4a0225155476a6f9a12
Original commit hash: ea40acf188405d318b228bb7ee597db24c7b1283

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SerialIoI2cMasterLib.h
ClientOneSiliconPkg/Include/Library/SpiAccessLib.h

================================================================================ 
Commit: 2a915a174d9b54e4f246064c457ac877b700437f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:35 2021 +0530 
-------------------------------------------------------------------------------- 
[pch config/library] Change BIOS code and customer documentation for Inclusive Language support

Hsd-es-id: 22012510829
Original commit date: Wed Mar 24 11:39:36 2021 +0530
Change-Id: Ie29705f24c42a655339f91f8c0bd7b0b39fa4735
Original commit hash: 6b6263c8770966719b64f452637a8853ff3102f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/Library/EspiLib.h
ClientOneSiliconPkg/Include/Library/GpioLib.h

================================================================================ 
Commit: a1339199b4c442a4f11554fcee6bce3d3f47dc9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:33 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-P: [AEP] LP5 Marble Beach Board DQS mapping change

- Update DQS mapping based on document change

Hsd-es-id: 16013020351
Original commit date: Mon Mar 29 17:44:08 2021 +0530
Change-Id: I36c16d1d68337d17045a3ed7154b8764356cbbd6
Original commit hash: 3d83dedefe130c420597e497be0312e76ffe713c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc

================================================================================ 
Commit: 62b6fe2b0efd904dec6f44896ab3170d65ed9d54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS exposing by default a LPC SuperIO legacy COM port ( ACPI\PNP0501 - \_SB.PC00.LPCB.H8S2.UAR9 )

Remove the default exposure of the device ACPI\PNP0501

Hsd-es-id: 22012736781
Original commit date: Wed Mar 31 17:48:20 2021 +0530
Change-Id: I16bb7a1b22cfdcbed848e5d96ddb37251622f95e
Original commit hash: 59fe36c3c118a015403e65c3a59b2299eb0ed7f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/H8S2113Sio.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 19c4a79ea95c43ce63e667cc063a07f9d552fed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2147_00

Hsd-es-id: N/A
Original commit date: Sun Apr 4 17:49:23 2021 -0700
Change-Id: I4ea4c14f196bbc0055590e8238427d9bc238978c
Original commit hash: 17cca9d68b97a5afc832a8ee0d0bcda240dacfd8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd45bea39957a6fe2d0e27ad4a82ee28c02d6728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Apr 4 01:29:20 2021 -0700
Change-Id: Iad91f1342ff50c0a4bec56560861e580462b1c98
Original commit hash: c27c7bd452061ca29c7ef9e5f6dc330dee9f08d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9d5e378782a5734e13ea84f5cf0ad1a8e8cd0a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2146_00

Hsd-es-id: N/A
Original commit date: Sat Apr 3 17:49:23 2021 -0700
Change-Id: I747ccc36ce1a42cb2dc986baf6585f88b72688b2
Original commit hash: d10a0cf8de34eeb4d80716ea554542620058c786

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9171bd6fcf65ade5287a2a59294e69a14980bcd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Apr 3 01:28:58 2021 -0700
Change-Id: Ib681f022283c38f9edce8d6b47bc28423e4dbc8d
Original commit hash: 60002894cddf38afd3b6044cec3112cacd3d99f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0cd4fb77ed03e8d36b08c779990fc384a63b57c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:18:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2145_00

Hsd-es-id: N/A
Original commit date: Fri Apr 2 17:49:48 2021 -0700
Change-Id: I9d9372ba7dc8d1aaacd56c1309c7ec272da853d9
Original commit hash: c3d1d25a1079c5a0d3719f8453bef535d638a776

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9b4db30e0b270592c07dee7d72458cd668c407e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:17:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS] Code cleanup unrequired _DSM Method for UCMC device.

Hsd-es-id: 22012589696
Original commit date: Wed Mar 10 03:50:51 2021 -0800
Change-Id: Ibf62e1092dd1a516be73bcea483ac4326aaaf50a
Original commit hash: d3541704fb303c04950a0a642185fd82148a624f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl

================================================================================ 
Commit: ce8408f0dde69966755f166430ea5424876a76c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:17:33 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: BIOS to program AECR2G3 bit8 to 1 when PCH sku is having Gen3 x4 DMI

This change applies WA to limit number of DLLPs request lines to 1 DLLP per clock on TX.

Hsd-es-id: 18015488718
Original commit date: Wed Mar 31 14:01:17 2021 +0200
Change-Id: I9de1bfe95ecd2affbdb9d9f6c9c34b3fa45062d2
Original commit hash: ccf1e967a2592b600d00c07e2395dd9ebf167a74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 60fd40eb458c8f878c1a3e937b0437b6a17c4885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:17:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Apr 2 01:34:51 2021 -0700
Change-Id: I829dba6dee5cbcab3765cceedc2074c3bde1885d
Original commit hash: 940fe4490a8ae14e80f680f10aeaeb788a49f741

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c229cf2fe9d10ce39031a52c875cd6009c7ba166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:17:04 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/Ebg Implement missing parts in DMI init flow

- Implement DMI early init flow
- Implement DMI relaxed order enabling for PCIe init flow
- Implement DMI lock flow for IOE

Hsd-es-id: 22011889730
Original commit date: Thu Apr 1 22:28:25 2021 +0200
Change-Id: I043392dc5d113f54f629dc106a75a5c19ac736c7
Original commit hash: cf0a5568218c2fa0be0d7b1da82e758735d80202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 8d8cc2cc7a890dcbb1901d129ba1c5fadde74037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:16:57 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] fix the \_SB.PR32 AE_NOT_FOUND in fwts test

[Description]
the error log is:
Critical failures:
 klog: CRITICAL Kernel message: [    1.022458] ACPI BIOS Error (bug):
 Could not resolve symbol [\_SB.PR32], AE_NOT_FOUND (20190816/dswload2-162)
 klog: CRITICAL Kernel message: [    1.238402] ACPI BIOS Error (bug):
 Could not resolve symbol [\_SB.PR33], AE_NOT_FOUND (20190816/dswload2-162)
 ...
 klog: CRITICAL Kernel message: [    7.694089] ACPI BIOS Error (bug):
 Could not resolve symbol [\_SB.PR63], AE_NOT_FOUND (20190816/dswload2-162)

[Resolution]
To Fix Critical Issues.
Adding for condition check \_SB.PR##INDEX

[Impacted Platform]
ADL/RPL

Hsd-es-id: 16012988286
Original commit date: Thu Apr 1 13:43:52 2021 +0800
Change-Id: I83cd9edfb2dda430107371a47f1fc1877aa0fc7b
Original commit hash: 06adee04bbd359add97147c3c484d27a3b84c932

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl

================================================================================ 
Commit: 3d1920decbddbfc955d6a9c9855176c3da9c446f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:16:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.197

(cherry picked from commit fed67b2a6a98610fd9c3750e912aa85753ff01ab)

Fri Apr 2 04:24:13 2021 +0000
Original commit date: Fri Apr 2 04:24:13 2021 +0000
Original commit hash: b04542145d9eb952b30b70b8809baca6bb568118

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99bc228f8741e70f417f238ea6d5286a1bfb2f98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:16:53 2021 +0530 
-------------------------------------------------------------------------------- 
MRC OverClock: Work around incorrect CAS Latency mask

[Title]
Work around incorrect CAS Latency mask

[Issue/Feature Description]
Some XMP memory reports weird CAS Latency mask.
Lower tCL can pass, but bigger tCL can't.

[Resolution]
Work around it.

[Impacted Platform]
ADL-S.

Hsd-es-id: 1508971349
Original commit date: Mon Mar 22 22:09:33 2021 +0800
Change-Id: I25bc663bfea09b180a6bc5885a161bf5b133c0e0
Original commit hash: 6aba7428bfec8ae1d46160fb7cde9444a95102aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 3eb42710ad33f81eb63526d429bec2dc2eb00ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:16:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA ERB PO] board change #1

Set GPP_R_10/GPP_R_11 output high.
Remove audio I2S codec config.
Add M80 WWAN config.

Hsd-es-id: 1508992624
Original commit date: Mon Mar 22 14:03:13 2021 +0800
Change-Id: Iefef4bfdcd9665fcd20491f4150092a6d3a7310b
Original commit hash: 24705513f0b8c93bb93a530a8e1bf1a886c1ed03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 0236b7233243a68a6747c4bdb4aee2b3ebb5a549 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:16:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2144_00

Hsd-es-id: N/A
Original commit date: Thu Apr 1 17:50:16 2021 -0700
Change-Id: Ifa0928ed225eab351fe3c910f751eb1ad4e5076d
Original commit hash: 4f81ae713683b912d94d943e7f6991f36c479958

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e78b605312fe939b58bf6f76922a4f62b635f47d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:16:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.196

(cherry picked from commit 671d824934e8dbf211fdb2ba4c33eec5a2411627)

Thu Apr 1 23:22:05 2021 +0000
Original commit date: Thu Apr 1 23:22:05 2021 +0000
Original commit hash: c60622d742ba98f86e9235de7d0b9be7a9ec7b86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c05f7f1e8dcc4447ac40189d2e9bc70adddc9aa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:16:28 2021 +0530 
-------------------------------------------------------------------------------- 
MRC OverClock: DDR4 MR6 tCCD_L need be in the range [4-8]

[Title]
OverClock: DDR4 MR6 tCCD_L need be in the range [4-8]

[Issue/Feature Description]
tCCD_L may exceed the range [4-8] when frequency above 3200

[Resolution]
Port the patch from RKL and TGL 1.0.13.7.

[Impacted Platform]
ADL-S DDR4.

Hsd-es-id: 1508971308
Original commit date: Mon Mar 29 18:41:04 2021 +0800
Change-Id: I4d5b68b68820ea6eadf79af42dd3f6db3ffc592e
Original commit hash: 168243778fbc7f063502b7d6cc8349d0faa1d469

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 565069da75dea0ca978e84dd4007420d4ad093d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:54 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiVtdInitLib: BIOS needs to program vtden in CPU PSF registers

Vtden bit will force all upstream transaction to go to IOMMU so will no bypass
vtd logic. This has been necessary since PSF 2.0.

Changes:
1. Implement function CpuPsfEnableVtd which programs vtden bit for CPU PSFs
   (programming doesn't take place in the Simics environment).
2. CpuPsfEnableVtd is called in VtdInit if VT-d is supported and enabled.

Hsd-es-id: 18014799750
Original commit date: Thu Feb 4 13:09:32 2021 +0100
Change-Id: I6e76761bb7fd6a3bc87461e1a54f1b7daccf6d77
Original commit hash: 33f950a835e5fa31cfba6005d7b59c337b7a98f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf

================================================================================ 
Commit: 6f737114c0db65936032af2b19de97c6ec36b1be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.195

(cherry picked from commit cd671a598586991c766236e4a564d6e46908fe70)

Thu Apr 1 18:24:55 2021 +0000
Original commit date: Thu Apr 1 18:24:55 2021 +0000
Original commit hash: 3f7da1243cc35ecfae62dbd95a10ffea7337f1c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef53a22b5c6750bd26fd369b6b674cc2d8681268 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:47 2021 +0530 
-------------------------------------------------------------------------------- 
MRC:Fix the shift ASSERT in ValidtCL for DDR4

[Title]
Fix the shift ASSERT in ValidtCL for DDR4

[Issue/Feature Description]

[Resolution]

[Impacted Platform]
ADL-S DDR4.

Hsd-es-id: 1508917378
Original commit date: Mon Mar 8 18:13:29 2021 +0800
Change-Id: Ic7b95482ada66b8fa8f12807776d9a7367806108
Original commit hash: 81dabb336ad6f0d9b739f0708791a2b41157724b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 9de4be9e5f7f48616bf665ae4fa3e3bd7ac94898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Clean up Board rework setup option for ADL P and M

Setup option: SecondConfigReworkOption removal.

Rework based features are not implemented end-end and also not part
of SIV delta configs. Hence needs cleanedup setup option and associated code
from AlderLakeBoardPkg.

Hsd-es-id: 22012727164
Original commit date: Wed Mar 24 16:19:38 2021 +0530
Change-Id: I387fb4953c313a207a9daa832aeb187a536cdac8
Original commit hash: 5b882ee90455573570562cd57d97f1f4a32366ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 805f06714715e1af4142f7b26409c0f380a4d256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC]Remove ATOM L2 MAX OC Ratio from OC BIOS Setup.

Domain for ATOM L2 does not use a ratio, Only voltage override is supported.

Hsd-es-id: 22012745044
Original commit date: Tue Mar 30 13:34:40 2021 -0700
Change-Id: I297066dfe3844564115b6347d990c2f82dabb261
Original commit hash: 1e371c147b759495837fc18db4c49535836b7d0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 7ce482407b86c1aba9c43fdf21a28bf73f4502d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:29 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: Use DMI with IO Expander

This change enables PCH DMI to be used on IO Expander.
When using IO Expander, it is required to initialize
several DMI IPs, each for different CPU Stack.
This change allows for appropriate address space access
for each DMI.
It implements DMI SIP 15 and 17 initialization.

Hsd-es-id: 22011889688
Original commit date: Mon Mar 1 10:01:11 2021 +0100
Change-Id: I9ca28b7d738974ab46dd12b69606dd5b407c2a6e
Original commit hash: 094a0feba34431d2222940449f60526869b55314

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: dca15f9c5d9adcf407c25842617c328b56a3016e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S RVP] External BIOS v2081 once any PCIe device attached at PEG port, CPU is limited at PC3, but internal BIOS v2081 is good to PC10

Hsd-es-id: 16013036272
Original commit date: Thu Apr 1 12:52:49 2021 +0530
Change-Id: I05da392eed7cedffe478b9dd63963fb4cb59f7ec
Original commit hash: ac39fe917e948ac53060485404b0be98d8e37381

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 6b00d159f59338abb79486edeaab6aab636fc324 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:17 2021 +0530 
-------------------------------------------------------------------------------- 
[PSS][C1S] BIOS WA removal of AVX3 Disable for PSS platforms

 - Removed AVX3 Disable BIOS WA for PSS platforms

Hsd-es-id: 1509019192
Original commit date: Thu Feb 4 10:39:47 2021 +0530
Change-Id: Ib9c1ca32665bca6dfb928170d047c0451361cb9a
Original commit hash: 703addbfd151e893bcd72b7514d4ba3ee516d87b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 59799c1a63e15f45e040fe064f0ed1282c32e11c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:15 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/DxeTelemetryAcpiLib:

1: After updating the capsule, set the last update time in the PHAT table.
2: Keep the last update time after update other capsule or restart.

Hsd-es-id: 1508987387
Original commit date: Wed Mar 24 16:39:12 2021 +0800
Change-Id: I401347e0614f6f58d8e64abb477f006f82977330
Original commit hash: 1da5af1273b3295c456b7b300d02eeb7dd61bc3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.h
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf

================================================================================ 
Commit: 686373be7dc502d41b2c72892d8e63b915967e34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:10 2021 +0530 
-------------------------------------------------------------------------------- 
ADL S/P B0 & beyond - Programmability to disable New FOM scheme

Hsd-es-id: 22012646586
Original commit date: Tue Mar 23 00:12:35 2021 +0530
Change-Id: I0aee8746f9e265b0b31e37604a0a125cf635548c
Original commit hash: 816fc9bf46d08ee087f509638c83681c289f2e62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiCpuDmiDekelInitLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieDekelInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c

================================================================================ 
Commit: 91e2e45be6dfe52d399208cbdcd6543a3c73e453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:13:07 2021 +0530 
-------------------------------------------------------------------------------- 
Converged Test Menu for MTL PCIe

Hsd-es-id: 16013036775
Original commit date: Wed Mar 3 22:35:44 2021 +0530
Change-Id: Ife9473540c5e5bb4f4f16635e540bc5de33b2e26
Original commit hash: 2e9dc39c1582ab73936c9778c05c65da2563c750

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 97a9e4c270da4aca049794bd0c9be2bb77fe0085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Apr 1 01:38:48 2021 -0700
Change-Id: I50f963684bfb538133b9d0c28039d26dcae98305
Original commit hash: 32204b240dc8e0e812a7ed387051f1594512dc46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1bdb07517db7f0d0d39dbc655f4f5150860dfeca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.194

(cherry picked from commit e4a2349300b7d931e3244f558454e503052dea32)

Thu Apr 1 06:36:58 2021 +0000
Original commit date: Thu Apr 1 06:36:58 2021 +0000
Original commit hash: ee5385c3e6296e6f8cccec9662a5376c679c22c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7416f1ee09d18d7c9e0930ee405cdd2b37800eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]- Adding Dqs and Dq MRC changes for  ADL-P Lp5 T3 Rvp

Hsd-es-id: 16013033851
Original commit date: Wed Mar 31 10:35:59 2021 +0530
Change-Id: I19e6978ecf354fc318033a7c5b8e46a4d4ec6409
Original commit hash: 54765859561ea10f05694b9bf463e923a8fd2a78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc

================================================================================ 
Commit: 4b1e1dced5b243d7cf447b413d41ebc7f1f8aeec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2143_00

Hsd-es-id: N/A
Original commit date: Wed Mar 31 23:24:15 2021 -0700
Change-Id: Iac00b417b324fac56a27b4ef982f93f4d113d7e8
Original commit hash: 65b2773b392eec50dc0ec60c226560a57734c5d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b8070d00a02ecb4491967b4bdc40151a92fe144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:31 2021 +0530 
-------------------------------------------------------------------------------- 
MRC [ADL]: Move the calling to MrcEnableDimmPmic to JedecReset

[Title]
Move the calling to MrcEnableDimmPmic to JedecReset

[Issue/Feature Description]

[Resolution]

[Impacted Platform]
ADL-S DDR5.

Hsd-es-id: 1509011008
Original commit date: Wed Mar 31 21:32:10 2021 +0800
Change-Id: I4e4ae28013615049cfcb8a2e2000054411642535
Original commit hash: 8205f5fbeede9f514e520d87a34694f3bd6ef5a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0fff9b7ffa15ec58d2b8761081bb137e0b225fa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:23 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL] Remote Platform Erase - Clearing all UEFI Variables

Added functions to support Clear all UEFI variables erase action.

Hsd-es-id: 22012223011
Original commit date: Wed Mar 31 14:36:26 2021 +0530
Change-Id: I92daff9db51e30af848c913e54b2cdd935ba4ccd
Original commit hash: 73651412b12d9cc93db2729c3d1b576d4ecad615

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: d5bfec177dabd178d1ea4ef7fd18607a8a877ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:19 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLP] Temporary WA for LP5 to put DDR Frequency to 3200Mhz"

This reverts commit e8352c282c70432e67399d16b5bb0ff6b9e209ed.

Reverting this WA as uCode Patch 0x16 available.

Hsd-es-id: N/A
Original commit date: Fri Mar 5 11:45:14 2021 +0530
Change-Id: I676ad1405f91d8d6031f791a1d04ed46c60c217a
Original commit hash: 08980b894bc555179225ced410bde2e128b4ab61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 2cea94862570fed20691c1247fea83168b736ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:17 2021 +0530 
-------------------------------------------------------------------------------- 
Microcode patch m_82_90671_00000019 update for ADLS B1 and ADL P J1

Updated uCode for ADLS and ADLP to m_82_90671_00000019.pdb

Hsd-es-id: 16013038110
Original commit date: Wed Mar 31 17:31:37 2021 +0530
Change-Id: I3be811a811d7be3641c7e59c2af0b5dcd6a3b727
Original commit hash: 89c7e459464b4bd517b45949354099153e41be32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fe5f595e823145d052f8969e5be2512e97af6dd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:12 2021 +0530 
-------------------------------------------------------------------------------- 
[Tatlow] PAM Lock is not set in SA Code

Hsd-es-id: 16012982311
Original commit date: Wed Mar 24 12:33:58 2021 +0530
Change-Id: I4c9bb5803a5302033d127df5fc7a7ed1e3046509
Original commit hash: 087b5592f7c21ab759a4af1f516e52aae407fdb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c

================================================================================ 
Commit: 5f19e616945ca7c2191d2230a1a827116283a624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:10 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.193

(cherry picked from commit 302d7bc29474c7c45597dbe0b288adeba411d332)

Thu Apr 1 03:55:02 2021 +0000
Original commit date: Thu Apr 1 03:55:02 2021 +0000
Original commit hash: f378847fa4bbde45c58d3460998525cda0adff9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc7400eaa3b0c3b27cfe5262ad807ec55a8e7e60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:08 2021 +0530 
-------------------------------------------------------------------------------- 
MRC [ADL]: Change tWR to a correct value by GetDdr5tWR

[Title]
Change tWR to a correct value by GetDdr5tWR

JEDEC MR6.tWR supports a few values.
Add GetDdr5tWR to return values JEDEC allows.

[Issue/Feature Description]

[Resolution]

[Impacted Platform]
ADL-S DDR5.

Hsd-es-id: 22012740828
Original commit date: Mon Mar 29 18:37:03 2021 +0800
Change-Id: I02022d6ecad8d9a645386c8202fb933196a460af
Original commit hash: cce119f5118b7ad761f35fcdfc5408c1126873ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 376900eec5df49e4532d79a8c2f5dc4f65ea23d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:12:02 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Cleanup BootGuardLibVer1

Remove unused (undefined) API declaration UpdateBootGuardTpmPolicy
 in bootguard library

Hsd-es-id: 22012454096
Original commit date: Fri Mar 26 13:06:46 2021 -0700
Change-Id: Ic6caaa1c83fcda3be02fd94cdf4f915230f0b2cc
Original commit hash: c65cb26396e3dc828cacccb35270bec175fd4363

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/BootGuardLibVer1.h

================================================================================ 
Commit: 84f8ebf4b0a410af02fcde27bf724f9c1d91204e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:11:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 0143_00

Hsd-es-id: N/A
Original commit date: Wed Mar 31 17:47:48 2021 -0700
Change-Id: I54b7043d0e2adb2324cebb22e1eac600c85b4f32
Original commit hash: 82bab074912f52d7ebd358429f32528386a9707f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b87e21d2e37401d8c4202f4d96bfd9639f042184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:11:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS] dTbt BIOS setup option default value finalization -2

USB Booton option should be removed. It's not supported on MR
The whole cleanup will happen on dTBT C1S

Hsd-es-id: 22012685758
Original commit date: Wed Mar 24 12:15:49 2021 -0700
Change-Id: Iebda5cf2e8ac73453c22b7ab7e04ec2b4fa1691d
Original commit hash: b1c2d04fbc44087d05a5b87fa4a5c1af7065a6bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/TbtSetup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 94429676437657085b956e14450f1b09943d6b99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:11:10 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL][OC]Addition of PVD Mode and FLL override Mode.

1. BIOS to provide control knobs to configure PVD and FLL override modes.
2. Removing duplicate OCMB structure definition.

Hsd-es-id: 14013357454
Original commit date: Tue Jan 19 10:22:35 2021 -0800
Change-Id: I8304a78a8de442c73a3f44ab35781b99cbcf8576
Original commit hash: bd50f9170c34ed13b75bc5ef7f1b1fed95a87aa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/OcLibraryNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: f216d33439a23000e00e8652927c29b249781cc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:11:05 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-S Sku8: Support onboard foxville I225 RTD3

Ported from rocketlake_permanent Commit
0511d2ae5c5998f7b740c8adedc8b10c70d2d2a6

Hsd-es-id: 16012832867
Original commit date: Wed Mar 31 08:43:39 2021 +0800
Change-Id: I66d0b7c6f142d25e3496697a550c75f1873f784c
Original commit hash: 8e8116146d82dff8108c1d2b2293c695bfb4e8c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 1dfcfb06a08036c8ea8464bea42e29a9625162f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 31 03:00:29 2021 -0700
Change-Id: I249e46d65899bcd3a838f89e67e4dbbd25583233
Original commit hash: 08e8987530e1c64a1f7c1fd334473b316efd3f76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da138ae03121090a850250df8e404673916b3565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:55 2021 +0530 
-------------------------------------------------------------------------------- 
UsbLib: improve UsbLib check after PDO write

Improved PDO check after programming so only port count is checked
instead of value of whole register. This change also makes
UsbDisablePorts function to use UsbDisablePortsEx under the hood to
minimize code duplication and reuse as much code as possible.

Hsd-es-id: 14013914319
Original commit date: Mon Mar 29 14:10:06 2021 +0200
Change-Id: I7b6c04c68d45dd069183051f0b7729631c652d99
Original commit hash: db9db89f18332d345180ca6245e4601d28e8d106

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/UsbLib.c

================================================================================ 
Commit: 7d73a28ce2f53c34d08b84d083954a51d1abf946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Using error code operations in the code.

 Report error status code defined by PI spec.

Hsd-es-id: 1508818129
Original commit date: Wed Mar 24 13:24:13 2021 +0800
Change-Id: Id2b2c0e113b96c63278bf33ec97da2ff6f262e3b
Original commit hash: 8916645cfdd95642de29d8f3ec0ccc2f64468e43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf

================================================================================ 
Commit: 7fa200a78885a88ba3472e8a1b68c0b9c07b6741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:38 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:PCIe: Clear DCTL2.AEB as a workaround

Douglas PCIe controller need to program AtomicOP Egress Blocking to 0,
regardless of upstream direction support, due to bug 1508865536.

Hsd-es-id: 1508899593
Original commit date: Tue Mar 16 11:00:39 2021 +0100
Change-Id: I84c80cf1ecd77b2ebb941ce9b833a75b75ad625f
Original commit hash: 293dec339c7113354b422cd8d0121d15dea53df2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 6450aad69b9614fa52ae5561210ea1a681fc2cc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.192

(cherry picked from commit 1c46035eaea2309e9a5e5729d9a7649e191b4e2a)

Wed Mar 31 05:52:09 2021 +0000
Original commit date: Wed Mar 31 05:52:09 2021 +0000
Original commit hash: fbae25609dfe2b92ba7fa758e646303309d39b16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 725e1674f70469c60a42a350d2616cfe125d773d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012222685] MRC [ADL-S]: User selectable voltages through BIOS Menu

[Title]
User selectable voltages through BIOS Menu

[Issue/Feature Description]
Allow DDR5 VDD/VDDQ/VPP change via policy / Setup using default / standard profile.
Current code only allows this in User/Custom profile.

[Resolution]

[Impacted Platform]
ADL-S DDR5.

Hsd-es-id: 22012222685
Original commit date: Thu Feb 18 19:22:47 2021 +0800
Change-Id: I24df30a45a31b892e84f771e785db9688a310f2d
Original commit hash: 31f1df8ed6e612bee09fb5d3b74bb98abc789281

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8dce1daa2a4820c831b177ff9b1367c762d5efe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][TCSS]- Disable the  iTBT Root Port controller and one DMA controller support.

           1)Platform does not support iTBT Root Port controller and one DMA controller.
           2)Updated the OC mapping for ADL-N
           3)Updated the UsbPortXhciAdlMLp4Rvp.asl file for Adl-N

Hsd-es-id: 16012653605
Original commit date: Thu Mar 25 15:34:17 2021 +0530
Change-Id: Ib62f4b5913d487899d2ee834034099911b5013a7
Original commit hash: 5b237fba0deb51141ffdfa0ac44b0ea48d8c142f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlNLp4Rvp.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlNUsbOC.dsc

================================================================================ 
Commit: b8050883a7ccf2dfa5bdbf6cb1ce0c9e7ec2bf0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:14 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/CNVi: After S3 and S4 Bluetooth 4.0 (keyboard and Mouse) not Working

Issue: After S3 and S4, not able to pair and connect the device again
Solution: Skip setting BT_EN to 0 in S3/S4 boot path to prevent BT entering D3 state, reloading FW and causing the connection lost.

Hsd-es-id: 1508652975
Original commit date: Fri Mar 26 15:58:28 2021 +0800
Change-Id: Id30acb41cab2a70709a53ea9b3c7f7cfd7244653
Original commit hash: 0da0e3d8d2bdf3b43a446c1e58f48d691914281d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.inf

================================================================================ 
Commit: 46c6a34bfa2aa8a2644c8783c6c2eb55b065b700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Refine FSP-M CPU block

Move CPU relative UPD to CPU pre-mem block

Hsd-es-id: 1508998392
Original commit date: Mon Mar 29 13:51:20 2021 +0800
Change-Id: Ieb15815113e263a913ac7c80c4a03ffb91d09a06
Original commit hash: 0cc2531182a669833b61a447e5df1c9fcac54132

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: d2a33526895f5dd31b2d4aa5cc8bdf579f6fc95e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2142_00

Hsd-es-id: N/A
Original commit date: Tue Mar 30 17:51:07 2021 -0700
Change-Id: Idd1bd572116ace3bc37be001086afae0cc04b6e0
Original commit hash: c4e52e5c91dbe0e6a8fce5bfe9e8b49c05e41c9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 023933ba6ae1c0b04a8bcefdbfcb1b4b19310c26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:10:04 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Wake on Touch functionality is not working with SPI touch enabled panel

- Restored Hob updates for Thc, which caused ACPI IRQ to remain as 0
- Aligned GPIO Configuration in Pei Phase for VGPIO Wake Pad
- Changed GPIO wake Pad descriptor from Interrupt to GpioInt

Hsd-es-id: 16012746931
Original commit date: Tue Mar 9 08:07:23 2021 -0800
Change-Id: I3c3db44484e2f649ab7fec6ebdfb2759b98577dd
Original commit hash: 64513893d0d2ac26033abfa36159933d055319ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/ThcAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 6981b8df45516f1cb8fdc20773e5a3f93bd3d3ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:09:37 2021 +0530 
-------------------------------------------------------------------------------- 
[SPS] Read clock configuration

SPS will update spec. for ICC SET/GET clock settings to make this call available.
1. Update ICC communication structures to read ClockMode
2. Remove from SPS API hybir clock information. Platform code updated for this.
3. Clear SpsSetGetCurrenClockingMode () function code
   For REQUESTED_CLOCK_IS_CLK_BCLK, SPS returns error 0x501
   Switch to REQUESTED_CLOCK_GEN2_PCIE

Hsd-es-id: 18015534894
Original commit date: Mon Mar 15 09:42:22 2021 +0100
Change-Id: I0a5595f62a8cf8eb5b3ade190d1c4098f649a301
Original commit hash: f3bf23e62b2afd11b885e5459cc5ff9ab9c510fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/IccMsgs.h

================================================================================ 
Commit: 7e28768b5246a2ccdf6ed3f55cf09a982de2f575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:09:21 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInfoLib: Unused functions cleanup

Unused functions have been removed from PchInfoLib. It is a public library,
and should reflect real needs.

Hsd-es-id: 18015646260
Original commit date: Mon Mar 29 12:45:54 2021 +0200
Change-Id: I8b8b56f846b3511996bc3cb52d8c41f46e8ae643
Original commit hash: 10ea5a3b28015ba1cdb6ef98d59c5a03d184790e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/IpBlock/Sata/IncludePrivate/Library/PeiSataLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 6039512c33bfe7afb5d91c5abc95d6004ae84e3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:09:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 30 01:38:01 2021 -0700
Change-Id: I10e89e3478f91d6b42727e6d6ad7e5efe6f6d158
Original commit hash: b5ad420bb02b4c3c4a4062b1a24ecbae29e253e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ec5fb8a68b3a555ed95146b983a5b34d3858b10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:08:56 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/S3M/ILMI: Add Null ILMI library for RAS

RAS code assums common code for PCH and IBL and
needs Null ILMI for his design.
Also needs Bus, Device interface for eSPI device.

Hsd-es-id: 18015675172
Original commit date: Mon Mar 29 09:22:20 2021 +0200
Change-Id: I81ceca61cd41004d8cd10a3b169a34136d3d6fd5
Original commit hash: a931624c9b8986f07cf57731ae13a592a9142a11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h

================================================================================ 
Commit: c37b587ae73b230f4d2b0a086f7031327858efef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:08:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]KW issue-Uninitialized Local variable

Issue: KW reporting critical issue for Uninitialized local variable
Resolution: Initialized variable.

Hsd-es-id: 16013002988
Original commit date: Fri Mar 26 16:04:12 2021 +0530
Change-Id: I751b56d9d37cc9c6499ebb558a1ed09fc6141a0d
Original commit hash: 77eff7b74a320711b6ca070d433a69172c3c173a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: ab17d8f07d91e6ed3138765225e344da169c3b76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:08:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.191

(cherry picked from commit 7a912ca76759b66c476257511dabe8087a27e1b6)

Tue Mar 30 01:09:09 2021 +0000
Original commit date: Tue Mar 30 01:09:09 2021 +0000
Original commit hash: 962ccc6f7cb378beb29fca0a57e563c60b0dac22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e826cf3dd8fd8bf2877bc741a0d6b1e5f1d80f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:08:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508899385][MRC][ADL-S] Switch DDR5 DIMM VDD/VDDQ/VPP voltages

[Title]
Switch DDR5 DIMM VDD/VDDQ/VPP voltages

[Issue/Feature Description]
DDR5 DIMM has a HUB to connect to a few sub-devices, including PMIC.
To tune DIMM's VDD/VDDQ/VPP voltage, MRC need access PMIC registers, per PMIC5100 spec.

[Resolution]
- Follow the flowchart defined by XMP3 owner: when PMIC programmable mode is not enabled, don't program voltages.
- Don't configure PMIC at WarmReset and S3
- Add MrcEnableDimmPmic
- In MrcMemorySsInit, call MrcEnableDimmPmic to set PMIC programmable mode and send VR_ENABLE command.
- Add MrcCall->MrcSetMemoryPmicVoltage for OEM overrides.
 If this function pointer is NULL or it returns a failure, MRC will use the default PMIC programming.
- Implement default voltage config function which assume the DIMM has only one PMIC
  and the host region registers in PMIC are enough for software to configure it.

[Impacted Platform]
ADL-S DDR5.

Hsd-es-id: 1508899385
Original commit date: Mon Mar 22 22:52:29 2021 +0800
Change-Id: I6cd6d56a308c800fc0c6b315b7787184b9badb27
Original commit hash: b61842e9020685d8cd01c3b5b9ebd58e86c559a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPmic.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c

================================================================================ 
Commit: 944c67157aaf1848100ff560b0fe1189ada7c67d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:08:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2141_00

Hsd-es-id: N/A
Original commit date: Mon Mar 29 17:52:15 2021 -0700
Change-Id: Ie7c80048fc4c01fab02c736c8d75ad0365d45c5b
Original commit hash: f31a0fbc25409c41bd2080d05cd77be2434a7a0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be90dd8f8628b8742fab952381a87bca442faba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:08:02 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.190

(cherry picked from commit d423eb06678e8149bb10b434bdeee65451a6c2d6)

Mon Mar 29 23:12:58 2021 +0000
Original commit date: Mon Mar 29 23:12:58 2021 +0000
Original commit hash: b5c1d7ac31f329b664fd8f541214165b87f38bc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1536f6ca61588f607d0fbcc1157bb4e9dbd451a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:08:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][B0][DDR5] ENTERING PKGC8 causing BSOD/MCA/FLICKERING SCREEN with 2DPC 1R/2R DIMMS - FIL_READY_TIMEOUT

Skip MrcWriteEqDsTraining also on DDR5
It was closed for DDR4 in MRC version 1.180

Hsd-es-id: 1308290910
Original commit date: Mon Mar 29 16:01:23 2021 +0300
Change-Id: I741e6964e1160989caf3b8f1534cf4c331b42b0b
Original commit hash: 271ae4f7e1642b6650ae3966a2f3eb3d4ff7fec4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 34ee67aa04349c8403f37a81e2569023c4c0f144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:07:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.189

(cherry picked from commit 92d1eec0f47a7640491d4cba8c76beb1a233f7b7)

Mon Mar 29 20:22:42 2021 +0000
Original commit date: Mon Mar 29 20:22:42 2021 +0000
Original commit hash: dc8eae5ddd92ba1d58c025b6b392518f4977a256

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82439203aabbf966ffe2324d75e6762abc1e5ec7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:07:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508992761][ADL-s ADL-p][DQS DCC update for C0]

Changes:
1. Do the DQS DCC update following the design recipe for C0.
2. Skip DQS diff DCC and only do the DQS Clock alignment for G0 and Q0

[
Hsd-es-id: 1508992761
Original commit date: Fri Mar 26 00:23:31 2021 +0800
Change-Id: I85ed5897a2dc6e8a875bddcfc1ec763b59137b55
Original commit hash: 1b01299d1826555039f645981963ccc9d5bf4649

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 33583624d2d87d1f5d14b1e88aec204298bfcaf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:07:49 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/Ebg Thermal support - Implement init and lock thermal device for IOE

- Implemented init flow for IOE thermal device
- Changed API for init thermal

Hsd-es-id: 22011889733
Original commit date: Mon Mar 29 16:39:11 2021 +0200
Change-Id: I975795ae972a509ef2c781f39662629416917583
Original commit hash: 7b5dd18324f2ecb97049bef5f1b6165a42f734db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Library/PeiThermalLib.h
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c

================================================================================ 
Commit: 59a9ca4bfefc50aea0715778e61a5e3bfb8ef51a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:07:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Hang at PC=0018 when AVX disabled in BIOS Setup

Hang when AVX disabled in BIOS Setup due to AVX was enabled in XCR0

Hsd-es-id: 22012069015
Original commit date: Sat Mar 27 21:22:44 2021 +0800
Change-Id: I288310cf1a94d6a3f500f65ae6398e886ede0288
Original commit hash: 864459dce13e64346598a71c017983f803eb1b71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Ia32/ReadXcr.nasm
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Ia32/WriteXcr.nasm
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: f57e7efd69f2bcd668e33459bc34116398193dff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:07:18 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Need to assign VariableSize to get variable in FmpDeviceLib

Resolution: Found that GetVariable() function have a wrong parameter.
            Need to set an initial value to VariableSize of FmpDeviceGetLowestSupportedVersion() in FmpDeviceLib.

Hsd-es-id: 1508972924
Original commit date: Mon Mar 22 18:21:10 2021 +0800
Change-Id: Ie21aebe9a71b8680b81338c2778fe304206c25ef
Original commit hash: eb9b82161b24f1889b46b7b9725ed7160cbea0d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c

================================================================================ 
Commit: c06cdf98f48554a4755957c1270dcc0de42bc58d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:07:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Set AVX policy to disable

Fix policy default for Change-Id: Id55d6295e16ed7cce0c259594646ecb4779c9b65

Hsd-es-id: 16013000537
Original commit date: Mon Mar 29 14:28:26 2021 +0800
Change-Id: If788100df0328096fb08f5d6a5e3462a4f3c786c
Original commit hash: 49db7d2810237dbb55a9870bdd0c60482aafd040

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: fdb68f3d4e3a940480039756c55aea5c0e448d1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:07:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 29 01:42:43 2021 -0700
Change-Id: I3658096be072177435be5564c0332ee99ac72b98
Original commit hash: 34ed0a106cdfc7c47dd4d5a5e98cf8b26e66a5e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 726af10e3b4000ae611431b278ed7ce79d4011d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:50 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.188

(cherry picked from commit fb4311ac4c888001f2c565c35e89d98c4093a7b1)

Mon Mar 29 07:03:48 2021 +0000
Original commit date: Mon Mar 29 07:03:48 2021 +0000
Original commit hash: 342c30f130cd7b23239f77c2e7bd499137dd3204

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1055a2829959743ca59bcb35b463bd49b99c39e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012222679][ADL-S] update disable DIMM to disable Channel in BIOS setup menu

[Issue/Feature Description]
  Need to remove disable DIMMS from BIOS setup menu and replace with channel disable

[Resolution]
  Change knobs from disabling dimms to disabling channels and adjust the logic of related C code.

[Impacted Platform]
  ADL

Registers impacted:

[
Hsd-es-id: 22012222679
Original commit date: Mon Mar 1 13:34:26 2021 +0800
Change-Id: I2ad265f17080740864c30e43115257c852e1e62d
Original commit hash: e6c967bbb06361dec6108e30f1e65c8979b729ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/UpdList/FSPM.txt
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 558e838d39b3bc4772a694b5519d34af86ea6683 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:39 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [ADL-S+ADP-S][20H2][DC2][DC5][HLK] USB Exposed Port System Test is failing with error "Failing Exposed Connector"

Correct USB port mapping data for ADL-S10

Hsd-es-id: 16012929942
Original commit date: Wed Mar 24 17:58:28 2021 +0800
Change-Id: Ib662dc5fdd2791a03e876557de89472079ffbbcc
Original commit hash: 7ff4227fc9e18fb57bfaa9570ae2a6b34b9effe0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl

================================================================================ 
Commit: b24502b987beecb191bae5bcbf49304865fab6a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.187

(cherry picked from commit 8949df586a08ceded49142ff4e30dbed746c7a2c)

Mon Mar 29 05:10:39 2021 +0000
Original commit date: Mon Mar 29 05:10:39 2021 +0000
Original commit hash: 9481d9a530795a03a520e939321cb2a0da607fd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8aeee3f08354fc86c82887eb351f87ce8bed7187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:32 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1308485724][ADL-P ADL-M][Hash undefined Error for Group CmdVref(53) on Fastboot]

Issue: HAL layer expects correct rank value while accessing DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCHx_REG.
       Current MRC is passing 'MRC_IGNORE_ARG' for rank parameter in GetSet while getting DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCHx_REG.ca0vref
       in saverestore flow. This is resulting in 'Hash is undefined Error. Group CmdVref(53)' during fastboot.

Fix: Pass correct rank value in GetSet for CmdVref
Other changes: Fix arguments passing order in MrcGetSetMcChRnk for CmdVref.

[
Hsd-es-id: 1308485724
Original commit date: Sun Mar 28 13:19:46 2021 +0530
Change-Id: I8890a43023609fb86308e6d5ab21471f78be1626
Original commit hash: a5d6659a3f3dc0b403a7a071617f531d9b318734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d53884f5204cf45ce5c781f84a0594bbdaba0232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2137_00

Hsd-es-id: N/A
Original commit date: Sun Mar 28 17:50:35 2021 -0700
Change-Id: I58b87f8a633e521dfe6366061f98b759ec2688bc
Original commit hash: 51f682a1380fc26c7bfeeea0cfcd3785553cad15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9411c1fd21c278cd22371706d6984f239566d6b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][ PM ][PO] PC10 is blocked when Gatkex card is connected (disable INT for PROCHOT GPIO)

GPP_B2 i.e PROCHOT pin should be Native pin and not the GPIO. Enabled PCD to program it to Native and remove GPIO config from Gpio tables

Hsd-es-id: 16012989709
Original commit date: Sun Mar 28 07:55:53 2021 +0530
Change-Id: I3ebe1729195a50e7cd20eaabc039e3870ee60292
Original commit hash: 55dd96d3532bf133792d235b662edd2e4d32ef3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc

================================================================================ 
Commit: f5ef3c5fbb271545a2aff997b613ff4beed61600 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:06:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 28 01:30:13 2021 -0700
Change-Id: I0aafa18d2d76043312c7c5696360b686b1853b8a
Original commit hash: b950691928c8058c388f8a380d5fa1d8a487fb60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d73fe9f00b5b975fad0d91d1907a485d645a2b54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:05:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2136_00

Hsd-es-id: N/A
Original commit date: Sat Mar 27 17:49:19 2021 -0700
Change-Id: Ib72797e01dc117d53b07f0ef4209289f652f718c
Original commit hash: e962c11083baca0181aee1f17c4a4bb3107d35d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 38f00a3acdd5429145a0ee8a2eb6dc56788ee71d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:05:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Mar 27 01:29:23 2021 -0700
Change-Id: I8da0a545cc0345b22665939de3ff457c09d940cb
Original commit hash: 247812980251810a2821f060f3f2b34aee6ed83d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c0cb3ae4c0a44bdc9360e9a1343b7c5b482dce02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:05:45 2021 +0530 
-------------------------------------------------------------------------------- 
Add USB4 platform settings to CMOS map

- Add USB4 platform settings in CMOS offset 0xF2 to CMOS map

Hsd-es-id: 22012132886
Original commit date: Thu Mar 25 11:30:10 2021 +0800
Change-Id: I1da443ab47ba3fa3dff6b03afd5508bf798c91a5
Original commit hash: 38209a8123fce6a88871d007c966a0a957eba91f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
ClientOneSiliconPkg/Include/TcssDataHob.h

================================================================================ 
Commit: e566e3e41616805f623fea25f8dac2f8ebe0747d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:05:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2135_00

Hsd-es-id: N/A
Original commit date: Fri Mar 26 17:51:33 2021 -0700
Change-Id: Ic80b568f62886d23eaa253c6c89114c4e5c8f7e6
Original commit hash: 8454917d90f6ddca08f934953694d02fdfa6c5cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e1cb5e7de6a2f08811f6971b29a87b2fa70c1d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:05:20 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [ADL-S][PSF] Add Ingress/Egress FRO programming in Relaxed Ordering

Add Ingress/Egress FRO programming table for ADL-S in PSF

Hsd-es-id: 18015604686
Original commit date: Wed Mar 24 09:14:04 2021 +0100
Change-Id: I6bce302039574298cab0fb1dc5dddedb33d45bb6
Original commit hash: e3f1556cd1462684cb4397cdedc0de2aa8814ff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c

================================================================================ 
Commit: 23450de02c555954780effe92e667c1e49f1f9b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:05:12 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/MtlSoc: Update IP disabling through PMC

Update PMC disabling for LPSS, CNVI, GBE and ISH

Hsd-es-id: 18015633147
Original commit date: Thu Mar 25 18:47:02 2021 +0100
Change-Id: I6e3e26d7e9e7e6ed5f911a6148c5d42848139024
Original commit hash: aba1b3e85255c24cd5d1b7557bc1de390d3fb206

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 54d76ca71a550b165bfc0d6bd0171b6def4e4dd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:05:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] AVX should be disabled by default

Hsd-es-id: 16013000537
Original commit date: Fri Mar 26 14:31:37 2021 +0800
Change-Id: Id55d6295e16ed7cce0c259594646ecb4779c9b65
Original commit hash: bf49cbceaa0b0dc96585c8620f36a6620868f662

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 161afafc0ec4f22cf1cadd0c92358888aad3ad99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:57 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: BIOS RCR implementation for RTD3 to assign LAN Power control and individual Wake pin #1

Implementing GPP_R_20 as Foxville LAN Enable pin and GPD2 as Foxville LAN Wake pin:
1.) Foxville I225 LAN controller: Enabled/Disabled based on status of GPP_R_20.
2.) Foxville I225 Wake on LAN support: Enabled/Disabled based on status of PCH GPIO GPD2 which should be configured as SCI Wake pin.

Impacted: ADL-S S08/S12.

Hsd-es-id: 16012832867
Original commit date: Mon Mar 8 11:18:17 2021 +0800
Change-Id: I0781e613ce585f59e1fd3cdb92052446197d353e
Original commit hash: ce1c02e875ce71e01b7000ce16dbb1430b9a7be6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 02365970947fa5442c7d2d9cbc1f90732ea922e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:47 2021 +0530 
-------------------------------------------------------------------------------- 
EBG IO Expander - Enable sending PMC message to disable TraceHub

Uncommenting fuction call which sends PMC message in orger to disable TraceHub.

Hsd-es-id: 22011887246
Original commit date: Wed Mar 24 07:55:44 2021 -0700
Change-Id: Ifd75019619abe2af5cd4af898851aa6cd334614f
Original commit hash: 09ccb3dd462a4209e9ea19047e25cdd344199294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: 65af9b383e60f4a2b0264c7d2f64276bfd3f631b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:44 2021 +0530 
-------------------------------------------------------------------------------- 
VR_TDC BIOS configuration doesn't hit the actual status
 - Set TDC Enable in BIOS menu by default
 - Added Option to display the current VccInAux IccMax
 - Fixed the TDC time for higher values(In case of iRMS enabled with IA domain)

Hsd-es-id: 16012993616
Original commit date: Thu Mar 25 13:15:28 2021 +0530
Change-Id: I15d6f0f8dabee6971695b05e8b948fb66eddb990
Original commit hash: f2daf920bfcbe58373c7fd7b8bb9cb330afabca1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: ec6a5500756d654359e088382f11b7b145aba859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:41 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 26 01:28:21 2021 -0700
Change-Id: I511faed4f681272bea746bec4e9222ef45fb3831
Original commit hash: 27223e92765593aadb2728bf949515bbb6e89277

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 67f774f3b7f3860c9f96e5302ecd81db2844e001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:30 2021 +0530 
-------------------------------------------------------------------------------- 
Features/Audio/SndwFeaturePkg: Replace offensive terms

Replace "master" with "manager".
Replace "slave" with "peripheral".

Hsd-es-id: 16012773690
Original commit date: Thu Mar 25 12:58:48 2021 +0100
Change-Id: I50300850cbbfeb0e70313df05fce6d45cc3a5735
Original commit hash: 46ab9aa4f8c4996cebb1fc8ebd5a02bf64f91275

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/IncludePrivate/Library/PeiDxeSndwCommonLib.h
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwCadenceRegs.h
Features/Audio/SndwFeaturePkg/IncludePrivate/SndwBeep.h
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwInitLib/PeiDxeSndwInitLib.c
Features/Audio/SndwFeaturePkg/Readme.md
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: 7d4d7c880593a08b1a6f9d02f84de4ce1275f696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Extend FSP size for CPU block before API mode lock

Hsd-es-id: 1508991391
Original commit date: Wed Mar 24 15:14:53 2021 +0800
Change-Id: I167bd6e0846285808554056924744f1a79949655
Original commit hash: 7bd76dce31dea566b1050b7294b0cbbf307b6b20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: b4a72825ffc0f099205f3ed1050703bb77016be0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:25 2021 +0530 
-------------------------------------------------------------------------------- 
Gna Capabity Bit Defination

Hsd-es-id: 16012832795
Original commit date: Thu Mar 25 14:37:28 2021 +0530
Change-Id: I720ee9bb689b84e6e7934173b93223fa0f41adcc
Original commit hash: 5c46a92e0ecf44eac3b51b42ed021f8fbb1fee8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/PeiSaInitFruLib.h
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf

================================================================================ 
Commit: 81f95e966e0a8fb9a5d5c031af6812ece1da8eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2134_00

Hsd-es-id: N/A
Original commit date: Thu Mar 25 17:50:48 2021 -0700
Change-Id: I5efafcca8dadd1a83e9276dbf743447f61e39ce1
Original commit hash: 7c349540cf6936d316c6c7227bf4cfe766e96363

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 151fb2b9a2b25c29c24e25fbada342f52ea77066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:06 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Vtd: Updated VT-d enabling flow

Background:
BIOS stucks after enabling pre-boot DMA protection with DE/IPU IOMMUs fused off.

Change:
For IGD and IPU IOMMUs BIOS must verify if there are not fused off. If there are
fused off, then BIOS must clean their VT-d BAR values from MCHBAR.

Hsd-es-id: 18015408304
Original commit date: Tue Mar 16 11:52:33 2021 +0100
Change-Id: Iea66f19591f1280cb5ca53e3b861adbb5e08c11f
Original commit hash: 2e9e36d1ca3f337cb6e14705b6bf2c57757ae36c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 0fba77175fe5454e638196305b6b8389255c5775 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:04:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]System hangs intermittently with post code 00AF(1 out of 5 times) in Pre-PO EV board

Reset prep registers were not being correctly programmed, fixed reset prep message programming and updated the programming to correct values mentioned in bios writers guide.

Hsd-es-id: 22012657058
Original commit date: Thu Mar 11 11:59:15 2021 -0800
Change-Id: I367aebe8f9c0ac48be22fdc662935254e333eb0f
Original commit hash: 9bb3869de659807ea64bbf85e76493b208f6950e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 054fd3e28b020d8c9ac512d9ee91b61a6b5007b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:03:54 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 2:
- Hid Over SPI support
-- New BIOS menus
-- New Policy
-- New ACPI for THC

[
Hsd-es-id: 22012132029
Original commit date: Fri Mar 19 00:10:24 2021 -0700
Change-Id: Id5f3cacd534ec631ae9e35ad950303403f5d6e17
Original commit hash: c4beb329e2a7c76b290f55ff2f21152b0daaa925

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcCommon.asl
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: e142fa815c141f1ec57ef97325be04485b23dddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:03:29 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-P: [AEP] Config Patch table for AEP boards

- Primary display as HG
- Audio SSID and SNDW enabling

Hsd-es-id: 16012944323
Original commit date: Fri Mar 19 09:57:14 2021 +0530
Change-Id: Id313173e16d45b47bd778cc57b9ca6a5e0b47176
Original commit hash: 273e1dc3389358ada9f54d9296cc01c179de5107

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: ada4e271e06ecc628f91ba2028f30466bf78be05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:03:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Mar 25 01:30:23 2021 -0700
Change-Id: I285b88dbb063f980cf1074ff0c2aff284f15ece3
Original commit hash: 4de1ae3d822331f8af8dd256f8920ee0644fd28d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bcd9506f3ab0482cacff4fb6a9b9607a1e9e42da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:03:13 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: Change BIOS code for replacing inclusive language support

[Description]
1. "Master" term would be replaced to "Controller".
   "Slave" term would be replaced to "Peripheral".
   "White list" term would be replaced to "Accept list".
   "Black list" term would be replaced to "Reject list".
   (All above changes except the variable names.)
2. Update these changed files copyright year to 2021.

Hsd-es-id: 22012508161
Original commit date: Wed Mar 24 16:06:21 2021 +0800
Change-Id: Ie5909602498ec4147a8ced358143d22e4f26246e
Original commit hash: a386954a6563368240af3790b3aa75bbe04e9772

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireCodec.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: adecc7ad12c1599876ee4bf32328ea6e9478af16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:03:08 2021 +0530 
-------------------------------------------------------------------------------- 
Reducing the dependecy on MdeModulePkg in case of StatusCodeHandlers

Moving status code macro to C1S to resolve the dependency on MdeModulePkg

Hsd-es-id: 16012700173
Original commit date: Wed Mar 24 14:16:25 2021 +0530
Change-Id: Ie3352538b653fdcff82ddbc94e971e7fea20fe24
Original commit hash: 03af0be1a59ac0cc27bb101a893b17999a765a66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/PeiTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/RuntimeDxeTraceHubStatusCodeHandlerLib.inf
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.c
ClientOneSiliconPkg/Library/TraceHubStatusCodeHandlerLib/SmmTraceHubStatusCodeHandlerLib.inf

================================================================================ 
Commit: 71d92ce6250ba596c20ae5a721ec5e99219fe0cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:03:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] LTR Policies in SMM flow is not updating correctly

Hsd-es-id: 16012641948
Original commit date: Mon Mar 22 17:08:15 2021 +0530
Change-Id: I690b4a791a0be48849030bf61cec294e7f466074
Original commit hash: bea6dd43eb48b0dca190a0641f4a02a4a10879d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: ccc835ff810b9731f9f8494062221fa8629fa257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:03:02 2021 +0530 
-------------------------------------------------------------------------------- 
BluetoothPkg/BluetoothBusDxe: Change BIOS code for replacing inclusive language support

[Description]
1. Based on the guidance for technologists in bluetooth standard.
   "Master" term would be replaced to "Central".
   "Slave" term would be replaced to "Peripheral".
   "White list" term would be replaced to "Accept list".
   "Black list" term would be replaced to "Reject list".
   (All above changes except the variable names.)
2. Update these changed files copyright year to 2021.

Hsd-es-id: 22012510943
Original commit date: Thu Mar 25 12:17:38 2021 +0800
Change-Id: If3e73be3d5dbf78da88dfbc1b247dc2e1a7ba49e
Original commit hash: a06d88df8c5e3c02d987fdae320504326a550e7c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_locator.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/interface.h
Features/BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
Features/BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c

================================================================================ 
Commit: b2ebaf5c7ad75b979ab4204a0c1d535f5ad9199d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:47 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.186

(cherry picked from commit 50ef439184d3d563698c485547c4684843510c06)

Thu Mar 25 04:11:19 2021 +0000
Original commit date: Thu Mar 25 04:11:19 2021 +0000
Original commit hash: e6973f1a83f6c888c8fe132d3f0c79b35f1d1787

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 071e05c55fde9b77306e1f4c04422206ffa65a03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:45 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][ADL][22012510933]MRC Inclusive Language support

[Issue/Feature Description]
  Not implement Inclusive Language support in MRC code.

[Resolution]
  MRC change for Inclusive Language support.

[Impacted Platform]
  ADL

Hsd-es-id: 22012510933
Original commit date: Wed Mar 3 14:28:35 2021 +0800
Change-Id: Id774e3df3de566a3a93801b1811d6d4c79710fe8
Original commit hash: 93f2d13d0ee66b90bbb7f5ea7c11840f8e29ef26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b071d1a044276cc14d9a37959c50372880790a21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.185

(cherry picked from commit 758886dd291f94211a9093fa28099db0d21b03a0)

Thu Mar 25 02:49:50 2021 +0000
Original commit date: Thu Mar 25 02:49:50 2021 +0000
Original commit hash: a2db0a324b00d433a0d7792138ce230472fc796e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59b655caa8cd279525ed9db21bbc7a2909100d36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:37 2021 +0530 
-------------------------------------------------------------------------------- 
OverClocking : [ADLP] Limit overclocking support on ADL-P to CPU and Graphics.

ADL-P BIOS to support above OC features accordingly.
Memory and BCLK overclocking are resource intensive efforts. With availability of S-BGA
Overclocking scope of P SKU can be reduced.

Hsd-es-id: 16012910704
Original commit date: Fri Mar 19 16:02:31 2021 +0800
Change-Id: I582669e9cabf1c7ee07983717e527b11c881a175
Original commit hash: 7d2a954942d61353ac7a3bfbbc147aaae3428ec1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 967efea190ec1458adc1b837488868acc2a765b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508973836][RPL][Add RPL CPUIDs in MRC]

Changes:
1. Add csRplA0 and csRplDtHaloLast in MrcCpuStepping.
2. Add RPL A0 support in function MrcSetCpuInformation.

[
Hsd-es-id: 1508973836
Original commit date: Tue Mar 23 00:14:24 2021 +0800
Change-Id: I15ba56a41426082e21bd079f0b6811b003e51107
Original commit hash: 88fce17f3b20fa83dbc8ac9602ce016033fd062b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fc1b6bdb770e01c6568923784b6c420938c6b43e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.184

(cherry picked from commit 14bb10900543807dbaaf622e331714a2bbc8639f)

Thu Mar 25 01:35:30 2021 +0000
Original commit date: Thu Mar 25 01:35:30 2021 +0000
Original commit hash: 0b336e435e2def0002fa9e34061cebfc9def0b38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fa657171e15b5f77cd3d570608f24e41e7c3793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2133_01

Hsd-es-id: N/A
Original commit date: Wed Mar 24 17:50:23 2021 -0700
Change-Id: I398e0145e7cd492cb19232d1feb9536c75dcd1a5
Original commit hash: f390ec2ba37eecfc381a40fbddd5212291db95a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e6665fa198f8cd6153ed711ab633dee04336eb60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:02:02 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Remove \Isct from PlatSamplePkg

Isct is not applicable to current projects. Currently we are maintaining only a Readme.doc in our version control, which is not needed anymore.

Hsd-es-id: 22012713809
Original commit date: Tue Mar 23 15:54:52 2021 -0700
Change-Id: I42cb0aa4e5697887b335e8a89787dd8841214d61
Original commit hash: 7a1a25da0101618b2903960df9048506e0819a57

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/Isct/Docs/IsctReadme.docx

================================================================================ 
Commit: 468a2ee85087f970d19fe0f20de2c30f3557e165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP V1060

Hsd-es-id: 16012979504
Original commit date: Tue Mar 23 19:36:00 2021 +0530
Change-Id: Ib980700ad9562cb36919e8d234b916d19445b164
Original commit hash: 3c2f4c8fb1ec065361e61905d528af295b0787ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: a7f5024c409749b8822920d59aac05f6ac1179cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:56 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/Ebg EBG IO Expander - PSF code update - Support VTd

- PSF API change to call FRU from IIO instead directly to FRU IP block
  This allow override call to IP in FRU
- Moved and corrected file name for IOE library
- Added IOE internal config structure to allow pass params from ServerSiliconPkg
- Implemented IOE caller for enabling VTd

Hsd-es-id: 22011889659
Original commit date: Tue Mar 23 23:23:38 2021 +0100
Change-Id: I141fa74268e495b870c06f1d314337fce1819930
Original commit hash: a07d4b6995f01bb04c8b8d40774301484d535539

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 46c478a25e52ccc4433bf7349ac772a855f08574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:47 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/VT-d: Remove updating DMAR ACPI table on ReadyToBoot event

Background:
There is no longer need to skip enabling pre-boot DMA protection for
Gfx IOMMU. Thanks to that bios is no longer required to do update of
DMAR ACPI table on ReadyToBoot event.

1. Removed DisableTeIgd from VT-d DXE policy.
2. Removed calling UpdateDmarEndOfPcieEnum() function in EndOfDxe
   callback.
3. Removed code related to DisableTeIgd.

Hsd-es-id: 18015598027
Original commit date: Tue Mar 23 14:32:48 2021 +0100
Change-Id: I2edeafb6ad6efe713f5075c9ee13c49a203855da
Original commit hash: 2f0f126eca5a558d66bbec847d193621e520ee80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 1add0916fd5d2756ea9c304356afd7ef4ac2bbcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.183

(cherry picked from commit 67042182f6e6cab5402127cdad5f3056074ff548)

Wed Mar 24 11:19:08 2021 +0000
Original commit date: Wed Mar 24 11:19:08 2021 +0000
Original commit hash: 2b0c533431ce4710693f59667a428f2f9f9ad816

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66f46c411c22dc11f50b58b4f3de0c64a40de7c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:36 2021 +0530 
-------------------------------------------------------------------------------- 
Enable ADL-P SBS DDR5 RVP

Hsd-es-id: 16012880236
Original commit date: Mon Mar 15 12:24:52 2021 +0200
Change-Id: I07743fb9e1a4d8dbd9b51bbbaf68db717436c3ae
Original commit hash: db9b226227d071c5aa669f0f1e5be951ad78a3d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc

================================================================================ 
Commit: 14204d1f453e337121a427f8fddc75ddf1b95731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:32 2021 +0530 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: Update xHCI programming

Increase FPSAW to 32 us (20h) for xHCI used in Low Power programs.

Hsd-es-id: 18015493344
Original commit date: Tue Mar 16 16:19:53 2021 +0100
Change-Id: Ia3a54b37ee2bd64102802e26974b18874567e9c6
Original commit hash: e412148e5ff57899e87ab282cf255a7b6770c493

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: e8da98882be2cf5ed1f47561730a5005d74d8840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:28 2021 +0530 
-------------------------------------------------------------------------------- 
USB/Audio: Setup option for USB audio offload control

Previous change was missing UPD update and this change fixes that so the
USB config block value controlling USB Audio Offload capability enabling
should be now fully functional in FSP API mode.

Hsd-es-id: 22012542841
Original commit date: Tue Mar 23 09:53:11 2021 +0100
Change-Id: I814ce29f80f3d383d3a928811cbf451f744ced62
Original commit hash: 2700fec952b57f561948756f08a39ec84342828d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 653a8864199c89f5029872789f8b43499e908d71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][A2][BROOKS][Gen1x1] RXL0s going to L0 trough recovery

Hsd-es-id: 22012646718
Original commit date: Tue Mar 23 17:03:43 2021 +0530
Change-Id: I7afb8c75278b11e96f64f3c56689fc900cd3901c
Original commit hash: c4ffeffeb3b67ccce637a48eb5eb03985971302e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: 82e66449a32684e55274cfe8f65b8e1a0281b456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 24 01:33:00 2021 -0700
Change-Id: I53585ada3d6c3d3e29363f2d3721ad9b68dafbed
Original commit hash: 2fceeb52a4306e651ec695b117204daa674915b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b49f170f32545be044b535f26a912a431a684e28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2133_00

Hsd-es-id: N/A
Original commit date: Wed Mar 24 00:46:23 2021 -0700
Change-Id: I103d31cc1aebed4f7478f7ae87bbc92541a4d068
Original commit hash: c2540f87a209e11b524580d6d06a1f42ad77e5ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3dfd7c3293fdb029f15379d47619e3e8b6f56bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:07 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-P: [AEP] LP5 Marble Beach Board TCP0 - DP1.4 to HDMI throught PCON VBT and DDI change

- Changes to DDI config
- VBT Cleanup to remove overriding where not needed.

Hsd-es-id: 16012783374
Original commit date: Fri Mar 19 16:30:16 2021 +0530
Change-Id: Ic977b5c836d5be542b8f3736b3ceb2aa74e58534
Original commit hash: 489c2b940fb6fcec0eba57aa6e76ee6e6021307c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: a6d88780259f1b82b14474beb10f8f37272c201b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Solves "Status GetDebugTokenData = Device Error" in BIOS log

Changed the debug string to No BIOS payload present in system when Status = EFI_DEVICE_ERROR

Hsd-es-id: NA
Original commit date: Tue Mar 23 13:59:18 2021 +0530
Change-Id: I7833297ed4c68726c3b597985cd7293bd581e92e
Original commit hash: 3a7e8d52b3a249d61d2c657e8ba29740c5aaa591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c

================================================================================ 
Commit: a7f1d9115d56e5b026a1d9b3d06412f311f9d991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:01:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Support ADL-P LP5 T4 Board configuration for OEMx Memory

Hsd-es-id: 16012912027
Original commit date: Tue Mar 16 13:25:31 2021 +0200
Change-Id: Iab9d1277e41d568a376839339abeec7b81b35188
Original commit hash: a0887c6172e42d5890884b2270689ee9fd59159f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc

================================================================================ 
Commit: d5f620b85f635709820df551129882a89d7b0728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:54 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLake/Board: Code clean up due to EDKII Native Mode is unsupported

Keep EDKII Native Mode is unsupported, remove the PcdFspWrapperEnable relative code
 - Remove FSP_WRAPPER_BUILD_OPTIONS and FSP_WRAPPER_FLAG from BoardPkgBuildOption.dsc
Keep PcdFspWrapperEnable = True on BoardPkg.dsc
Keep PcdFspWrapperEnable = False on FspPkg.dsc

Hsd-es-id: 1508444151
Original commit date: Tue Mar 23 14:46:46 2021 +0800
Change-Id: If81f740650de1e2d328bc7094c573fd319621cc7
Original commit hash: 1bf237f967ef9566336223c9b0101f8e5e903554

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgBuildOption.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: ca8739fc2182a7be192bb2c061e9faf46824aa4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Set correct TCSS PD type in PCD for DDR4 and DDR5MR RVP

Hsd-es-id: 1508971645
Original commit date: Wed Mar 10 10:59:49 2021 +0800
Change-Id: I564253f22b3daa37ceba2c3f5ad0a0e10284902d
Original commit hash: 834fdd25b8a110f52d43017ad0c4f0ceaaabe092

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: e6422ad3a498d93167c8ec493c14679619dd0c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:33 2021 +0530 
-------------------------------------------------------------------------------- 
Client: Add SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.inf in CoreDxeInclude.dsc

In MinPlatform, Tcg2Smm.inf is added to CoreSecurityLateInclude.fdf, so
Tcg2Smm.inf should be added to corresponding dsc files.

Hsd-es-id: N/A
Original commit date: Tue Mar 23 14:00:37 2021 +0800
Change-Id: Iba8c5bc5a3b7ae7243d0ca5dcd74784c509d8274
Original commit hash: 1513b1a981e7ffd56669f7a77fc9cf9526654409

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc

================================================================================ 
Commit: 6b5108600c857f2486dd5c52ee3bd2107790d34a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2132_00

Hsd-es-id: N/A
Original commit date: Tue Mar 23 17:50:00 2021 -0700
Change-Id: I4d2e4dd2bf07d008fa045628746ce7def1f0708a
Original commit hash: 67647b33be42c3387ad7c637ae393b5d69b5fbed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec06052f194d665433e077edeaaeff29520b2669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.182

(cherry picked from commit 49573bc5b3c8b752680cfb15ff8c3833e3b27996)

Tue Mar 23 18:58:30 2021 +0000
Original commit date: Tue Mar 23 18:58:30 2021 +0000
Original commit hash: 5e6274b3151d880a618ed0b68301319d513b5139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6154200011741b10363942beeb7e3bc47fc7c1c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-S | DDR4 DDR5][Add support for C0 stepping]

Add support for ADL-S C0 stepping.
Registers are same as Q0 stepping, with very minor updates.
Additional changes:
 - DqsDccWaQ0: This is need for G0 and Q0 only
 - MiniBios: Add C0 ucode patch 0x82000001

Hsd-es-id: 22012702996
Original commit date: Mon Mar 22 16:52:30 2021 -0700
Change-Id: Ieec61075534ebe971560f75149e883ac8b168c72
Original commit hash: 2bdf06098a5bfe5526efe9692521c8765de7dc17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/Pci000Adl.h

================================================================================ 
Commit: ce4ffd8b3964cd17cb3392ca595c76ed0decb23d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.181

(cherry picked from commit 68e0039275c84b04119e953048b79ed0d7e24887)

Tue Mar 23 18:34:36 2021 +0000
Original commit date: Tue Mar 23 18:34:36 2021 +0000
Original commit hash: f8237ac332d71af423e5b779b14476b988f0983d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 30f257a9be540b40a3d4d2223eb4969d93839061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1308557118][ADL-S][C0][DDR5][SAGV] Disable WA: MRS FSM send ACT instead of NOP

Issue:
Remove MRS FSM send ACT instead of NOP bug WA for C0/G0/Q0 and later.
W/A is needed on A0/B0/J0.

Solution:
Keep TC_RFP.HPRefOnMRS at default value ('1).

[
Hsd-es-id: 1308557118
Original commit date: Thu Mar 18 14:36:24 2021 +0200
Change-Id: Iec5ef8acdbc544c9689833cd5b05587b92b92b8d
Original commit hash: 090362884ee41af1b0594748bb28f678211c34b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: eca929dd99de908b997bc772e42cf2243b3acf3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 16:00:01 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MtlSoc: Add support for IOE isCLK

To allow access to devices located on IOE die sideband channel this
commit refactors the PCR library in a way that allows usage from
multiple P2SB devices. Clock management functions have been moved to FRU
to allow different implementations. IsClk control methods have been
moved to new IpBlock.

Hsd-es-id: 22012132030
Original commit date: Tue Feb 2 15:58:43 2021 +0100
Change-Id: I36bc225247dbe6a97b7052e26d1f84f6143bb32a
Original commit hash: 258ecec14032e9f9555d5108fc6ed66daf300edb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/IsClkAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PchFru.asl
ClientOneSiliconPkg/IpBlock/P2sb/AcpiTables/PcrLib.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pcr.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: cf6cf5550af4eaf2a37bab166dd9042d92a16fa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:49 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2SB Program endpoint mask for particular endpoints

- Program endpoint mask for particular endpoints per PCH
  Mask configured in P2SB PCH FRU

Hsd-es-id: 18015427004
Original commit date: Tue Mar 23 09:49:05 2021 +0100
Change-Id: I51a249072ee5eaa410a02a4d8ee90979b639ea5d
Original commit hash: fd847ec4c6443bd2889c9619a5a16b987550a884

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: ec6f5b814ece9ede278ec25e75eb78609347c314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:46 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Add Support to Convert CPU XHCI Type-C Port To Type-A, And Port wise USCI Driver Support.

[ADL-P] Unused Integrated TCSS SOC ports support USB3.2 Gen2 x1 over Type-A connector. So to convert CPU XHCI Type-C Port to Type-A,
BIOS need to send command to PMC with the PCH USB 2.0 port number connected to it. So adding support to Collect Platform data about
PCH USB 2.0 Port connected to corresponding CPU XHCI Port and pass it to TCSS Policy.

[ADP-P] Adding support to Force Disable USCI Driver support Type-C Port Connector wise through BIOS Test Menu setup option.

Hsd-es-id: 22012222959, 16012973340
Original commit date: Tue Mar 23 10:29:20 2021 +0530
Change-Id: I9813cc5e790d0b31c03de7ed184a9130ae30503a
Original commit hash: a110017065c09cceb92f0976dacd2e9fda50a7cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: d8bc947b1f575659027abf7b0107cc6b3ccb0cbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL 601] Atom Core and Core speed is displaying 0 Core / 0 Threads under Platform info menu

Hsd-es-id: 16012907238
Original commit date: Tue Mar 23 15:16:29 2021 +0530
Change-Id: I2a752e5660cf42d7e18b4f97a7dbf1d30fcbb142
Original commit hash: afe8a0d361fd50e84b38f19eff347d2db6e2e02e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: ed9f824f6ec0cf7767e015b26f0260f610740ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:40 2021 +0530 
-------------------------------------------------------------------------------- 
Added Initial Production ucode for ADL S G0

Hsd-es-id: N/A
Original commit date: Tue Mar 23 11:26:31 2021 +0530
Change-Id: Ib616ca599afc6efb36f6cd09451528732628603a
Original commit hash: b7de66d815a51ae1a8d79ad04a801ff9acbbe964

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8cb37988e3a3029d8e376526234db9ce98cca8f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:35 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru: Clock 6- 9 should be disabled

CLK6-9 is not used in ADL M and should be disabled.

Hsd-es-id: 16012976805
Original commit date: Tue Mar 23 12:55:38 2021 +0530
Change-Id: I653661a3a29b8e1797715a136631b4e0f96f2e22
Original commit hash: 61f567fad9c5f4d983115eac2ef41c24ca0d3572

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 0337dd9be0edb970a5c7b3bce19ce9ba799be5e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:33 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ChasmFalls: Resiliency debug BIOS V2111 is not able to boot.

Resiliency Flashmap is differentiated by build target in V2111. However FSP rebase script is not handling this accordingly.

Hsd-es-id: 16012962064
Original commit date: Tue Mar 23 14:08:51 2021 +0800
Change-Id: I598ac10bc1932ce49b87084f4bc584a68462075d
Original commit hash: 6357483833b5ad7c642a4e0ca2bbceb740176e46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: 95a6e97bc9f9fc5433ad8caaa0fec54eedfbb20a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][FSP][API] ERROR: HsPhy FW download failed!!!

HsPhy initialization function is executed before bootloader reads Hsphy FW download status.

Hsd-es-id: 22012550560
Original commit date: Tue Mar 23 15:52:25 2021 +0800
Change-Id: Ide0b19d8422f6593cd8b1d159a30b24ac8d584c1
Original commit hash: 939d15cd8da20627654dc76765b9319f03f6828e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a060f5048fe763b8aeb859ddb92a34ca9cdf968c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 23 01:57:49 2021 -0700
Change-Id: I731345c936f38f2a5af307f5ee1fa4bc40f7533c
Original commit hash: 88ddc9d495f6e626e4c41ef47859e92e79bb2613

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 994f45b7e7fa7a787040980f601454485f340e87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:19 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PSF Lib API refactor

Refactor PSF Lib API to be more friendly to IOE: replace PSF Dev with PSF Number
in mPchPsfPcieRegBase table

Hsd-es-id: 18015581325
Original commit date: Mon Mar 22 11:58:18 2021 +0100
Change-Id: I131a3eb1dcdf75d8d26d6b3c28a02a464b0c1a0c
Original commit hash: c40e178825ccb0da3f35db8132ba8742099dfb40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 54dd16f114113e3504ddd71640cb9f2e09a71aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:15 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Hsio: Enable I/O Margining tool support

Added BIOS knob to write into WMPHY register to enable I/O Margining tool
support on EBG.

Hsd-es-id: 18013689988
Original commit date: Mon Nov 9 11:15:56 2020 +0100
Change-Id: I5b6eff8b4c698b44192028635e33fbc02c0241ec
Original commit hash: 720d2d52c6bb1688bf8f689d57dc73e6e5727190

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hsio/HsioConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioHandle.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c

================================================================================ 
Commit: be5224861e0c9b98da797d443d9489f5799a2849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][GCS] System hang at PC 0054 with BIOS v2117_00_100

To solve MRC Assert with 4400Mhz frequency on LP5,
setting DDR Frequency to 3200Mhz for LP5 from PatchTable.

Hsd-es-id: 1508956678
Original commit date: Mon Mar 22 14:12:57 2021 +0800
Change-Id: I7eb8dc92c6c4254c3cf6943fc82512f4a8b032b1
Original commit hash: e643cc34138bf6646832363ba2926e73ceb2a3e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 18753e4e8cf9f1f083d41619f031cc3d497f0823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:04 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: Support RPMC Status API and reference code

Add RPMC Status API.

Hsd-es-id: 22012106672
Original commit date: Tue Mar 23 11:43:53 2021 +0800
Change-Id: I245fa2e9a2eb0ad6f2889f131ebf6dce8d55c4b3
Original commit hash: 2ff0ea22fc34d7720e7a9c3e5485bff74d27e52c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: ac46cb8682d1a2f7ebb7c4a48de2ed64afb53f7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:59:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS-601]: BtG5 msr(0x13A) value incorrect in BIOS

To correct the code function that prints the BTG info.

Hsd-es-id: 16012907886
Original commit date: Mon Mar 22 14:32:05 2021 +0800
Change-Id: I32afadb38607c7de88bb88d855eb7615be3a4222
Original commit hash: 454145a1615d85e16aca3d42e2b9865c40fb04b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: a0fc048267152fa01f7aa98123b10deddd631106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix the _SB.PC00.XHCI.RHUB.HS11/13 AE_NOT_FOUND in fwts test

[Description]
the error log is:
FAILED [CRITICAL] KlogAcpiNamespaceLookupFailure: Test 1, CRITICAL Kernel
message:
[ 37.067850] ACPI BIOS Error (bug): Could not resolve symbol
[\_SB.PC00.XHCI.RHUB.HS11._PLD.DTFS],
 AE_NOT_FOUND

FAILED [CRITICAL] KlogAcpiNamespaceLookupFailure: Test 1, CRITICAL Kernel
message:
[ 37.351028] ACPI BIOS Error (bug): Could not resolve symbol
[\_SB.PC00.XHCI.RHUB.HS13._PLD.DTFS],
 AE_NOT_FOUND

[Resolution]
To Fix Critical Issues.
Adding "Object Reference Condition of DTFS in _UPC/_PLD method

[Impacted Platform]
ADL

Hsd-es-id: 22012125195
Original commit date: Sat Mar 20 18:25:30 2021 +0800
Change-Id: Id91272b936393c8318a1655dadc8db458e76e08f
Original commit hash: 816f84f66027d0efde1a45ab795f0d54c7e4fe6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl

================================================================================ 
Commit: b816f09128bb52ddf0b2631faf6172c3c90a153e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:56 2021 +0530 
-------------------------------------------------------------------------------- 
Microcode patch m_82_90671_00000017 update for ADLS B1 and ADL P J1

Updated uCode for ADLS and ADLP to m_82_90671_00000017.pdb

Hsd-es-id: N/A
Original commit date: Tue Mar 23 10:07:22 2021 +0530
Change-Id: I0d3b0fa58d9fde306b955dd8ae2b70e23e31f0bf
Original commit hash: 0af446bb1795348d82a9422a196e7e390e52e367

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7379cd2e109168e35f33a14b887fdca347d56766 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] TBT PCIE struct duplication

Remove duplicate struct "ITBT_PCIE_CONFIG".

Hsd-es-id: 22012606375
Original commit date: Fri Mar 19 10:59:09 2021 +0800
Change-Id: I52774c12cada2aa3cdb8669add23e34d11c08a1b
Original commit hash: 8aaeb4a9a66f6683c67491eda4f5f7d4301c111b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: d163c839ccd8bba4804a1df66753a0ea54ba32b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.1.180

(cherry picked from commit 95394c0dbee99f3573d7dc09944b66f4a0ede9fe)

Tue Mar 23 04:41:21 2021 +0000
Original commit date: Tue Mar 23 04:41:21 2021 +0000
Original commit hash: 8efec066830fcbf7f2460ab4293a68706b16d515

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddb53fb9354c1d5a59186b9657857b9ed07afef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][B0][DDR4] ENTERING PKGC8 causing BSOD/MCA/FLICKERING SCREEN with 2DPC 1R/2R DIMMS - FIL_READY_TIMEOUT

Skip MrcWriteEqDsTraining on DDR4:
 - Currently EV is using comp offset to compensate for Power training . EV should be using VREF as it is VT compensated unlike offset.
   Comp offset is restored after PKGC8 comp msg causing the failure. Vref will be restored before PKGC8 comp msg.
 - Fix needed: update needed to use Vref instead of comp offset in the power training to avoid this failing scenario during pkgc8 transition.

Additional:
 - Fix PolicyUpdate for WRDSEQT param

Hsd-es-id: 1308290910
Original commit date: Mon Mar 22 14:23:07 2021 +0200
Change-Id: I053379ed842b8cfdef1e3bbec7399ae5afd26ede
Original commit hash: 8ec6c34fea2caccdbb5d3146275dae79ca6ab5ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: e9ce4077268172cac806a8123cba821e2f45f56a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:43 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/CNVi: DDR DVFS RFI not getting disabled via BIOS

Issue: DDR_DVFS_RFI_CONFIG_PCU_REG register is locked during MRC training, it can't be updated in post-mem phase.
Resolution: Create CNVi PreMem Config with DdrRfim setting in order to program the register in pre-mem phase.

Hsd-es-id: 1308502150
Original commit date: Tue Mar 9 19:41:29 2021 +0800
Change-Id: I3ce2f63dbad306453b16fbd72cc8dcf91c2b0b3f
Original commit hash: 9d61e5f3abb14e0b59a7323af880044f5f951082

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Cnvi/CnviConfig.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviPolicyLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibHelper.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviPreMem.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviPreMemLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h

================================================================================ 
Commit: fde0fb909eee49f02aa3bccf8821495e80776ea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:33 2021 +0530 
-------------------------------------------------------------------------------- 
Switch CM mode to OS preferred CM mode in _OSC.

Switch CM mode to OS preferred CM mode when _OSC with query bit cleared.
Bit 18 of platform-wide capabilities is set if OS supports native USB4.
OS preferred CM mode is SW CM if OS supports native USB4.
Otherwise, OS preferred CM mode is FW CM.

Hsd-es-id: 22012163654
Original commit date: Sat Feb 6 23:36:29 2021 +0800
Change-Id: I4705c7fc36ca11ac53db6fa9aa836967297e96b8
Original commit hash: 2bc6de69b3e0e889a94a8d29da2832af365209d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl

================================================================================ 
Commit: 7835c8cb87a36963a286d4c93ec44d11f509fb1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:30 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2131_00

Hsd-es-id: N/A
Original commit date: Mon Mar 22 17:51:07 2021 -0700
Change-Id: Ibc0a31aa8ee5ee17178307d58f64d00f85ff2a26
Original commit hash: 0e2af1af680ff5c9cce4a503aed79fa81c5088fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4bec16317f7cf3ead225d8168f6b34079082ff45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:19 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-S][ADLS+ADP][DDR5][CONS][20H2][TBT]: TBT/Type C devices not enumerating when connected behind MR Card.

Hsd-es-id: 16012938365
Original commit date: Mon Mar 22 17:34:55 2021 +0530
Change-Id: I8f7f2a7b95efb361433c2ccf78e269f3ef754311
Original commit hash: 615d7a16517e7d3a4488de91aa780006ae5304c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl

================================================================================ 
Commit: 48960c04b0ec446977e88faa32630f556f6af4ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:58:09 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/EbgPch: Add PchTraceHubDisable implementation for IOE

The IoExpanderPchTraceHubDisable function has been added.
PmcLockHostSwPgCtrl has beed adjusted.

Hsd-es-id: N/A
Original commit date: Wed Mar 10 09:57:04 2021 +0100
Change-Id: I3c25c67ef03092c868ff8620186351423b57b30e
Original commit hash: 6b2cdab1edd9d149d1dbffc8454b500c1b3bfdda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: ac8cce7d960e28d3dece5f3e67490c65161c45c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:52 2021 +0530 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/Pmc: Disabling the VccinAUX Retention

VccinAUX Retention should be disabled.

Hsd-es-id: 16012966808
Original commit date: Mon Mar 22 17:43:04 2021 +0530
Change-Id: I5c3d3edd2fd33980e6508a6ab212652b977ca1c4
Original commit hash: fe5e76f9bbe2cc59b1e5678ad125957d06942c2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 521172240b64a2f3de0ce7da2eca9b63cb5c21e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][ADL-P AEP/BEP+] : CVF PCDs missing in AEP & BEP+
Added Pcd for CVF support in ADL P AEP and BEP+

Hsd-es-id: 16012945125
Original commit date: Mon Mar 22 17:22:10 2021 +0530
Change-Id: Ie0258828194266b6640896d149aac69f18c12aff
Original commit hash: 8deddf51a4a4054035f9b544d75800c1ce126df4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 799411e77edbce2f1ee926c4048bac3978f150e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:48 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/AdlPch: Add LPC DID that support RST

1. PCH DID - 0x7A8A is to be used for FishhawkFalls(FHF) Workstation as per HAS
2. FHF has RST support as POR
3. This change makes RST supported to return RST Premium to allow Sata GC register
to be set so as to expose RAID device id

Hsd-es-id: 16012915090
Original commit date: Wed Mar 17 15:27:43 2021 +0530
Change-Id: Iebd609ae26910d5e3b55a52769816d533652ce62
Original commit hash: 2fb45da3d84004f7f04ec0cb03a244f765ffe599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 0284666f4ce38a9cbcf11c12bbe4ea8cbeee46fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:43 2021 +0530 
-------------------------------------------------------------------------------- 
Enabling FSP Pkg postcodes with SyS-T tracing on release bios

FSP Pkg post codes sent as catalog format using SyS-T

Hsd-es-id: 22012131947
Original commit date: Mon Mar 22 14:05:25 2021 +0530
Change-Id: Id5c04ab31568b707f56ea403f711b456c6fa3d79
Original commit hash: 7c77f15776d1f433c2ea0ac0392905e299cae368

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c

================================================================================ 
Commit: 3aa603a81d6184ecd1c462867fda7defa038f41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ORS EPO][OEMx][Anton] PCIE GEN4 is running under GEN1 speed.

Hsd-es-id: 1508932153
Original commit date: Sat Mar 20 02:28:36 2021 +0530
Change-Id: I5f8736e271f848ea389510a7f75ef003f8c953dc
Original commit hash: c049b02282dccdaab99be292365f319ab389aa25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf

================================================================================ 
Commit: 6fd3f7f55da961f1c9da3e36ff6769c25551a76e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:30 2021 +0530 
-------------------------------------------------------------------------------- 
Set LCTL3.PE to "1" before LCTL3.TLS programming

Hsd-es-id: 16012963962
Original commit date: Thu Mar 18 12:27:27 2021 +0530
Change-Id: Ic165e249de6b13d80e1fc5d288889ff4766859ee
Original commit hash: 87d6f7847132ccd81fdea2449fd04de956a2cbbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 6c9ab7fdebe912707beccf68a1ba826a1fdb018d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:27 2021 +0530 
-------------------------------------------------------------------------------- 
[System Agent] Change BIOS code for Inclusive Language support

The commit changes code comments to support inclusive language.

Hsd-es-id: 22012510799, 22012510757
Original commit date: Fri Mar 19 16:11:42 2021 +0530
Change-Id: I1e2f302968ac9501b51fd48d6052f3d1ea389a9a
Original commit hash: 4a609283a85b2e1de3b20342fc46fcd5531c0f73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 232fdc951683c4fc02ebda7f50f7d23a277decff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:25 2021 +0530 
-------------------------------------------------------------------------------- 
Features/RPE: Keep Simulated SSD Erase by Default

-Make the Simulated Erase value to "0" and real mode to "1" in hfr file

Hsd-es-id: 16012947996
Original commit date: Mon Mar 22 12:27:41 2021 +0530
Change-Id: I4993588bc49e58fcaecbe8e2dd07903e673148d9
Original commit hash: 4915618a331a6a79206a553585962628997ce02e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr

================================================================================ 
Commit: 4d89d3bb3eac680a1e0e3f89f6f5f68922225a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:24 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PMC: Remove workaround for vGPIO BAR implementation in Simics model

We had missing Virtual GPIO implementation in Simics BlackBox model.
This results some workarounds in BIOS to allow platform to be bootable.
This change removes workaround for vGPIO BAR reading.

Hsd-es-id: 18015544624
Original commit date: Fri Mar 19 09:42:26 2021 +0100
Change-Id: I8c9305bc92ce09573d193622c8e07c0e877103a9
Original commit hash: a34c08eeeea4e4866ce5db2bf71e5967c25d42b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 6bcfa156652e0d1b3ae285a0f1bb9761d071e8a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 22 01:44:19 2021 -0700
Change-Id: I32a8e7f9bccbae0d7269809ceb0e3d492e868993
Original commit hash: db8b9713eef5b72bef6e1a28bacbf2fdd47e7b42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4e47270aac73843232117a2c38a6e7e5f7feb588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:10 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PMC/vGPIO: Enable eSPI GPIO expander Virtual Wire

Enable IBL's Virtual GPIO (vGPIO) feature
by configuring eSPI interface mode to "eSPI GPIO expander Virtual Wire"
Register vGPIO_CFG (Offset 0x2010)
Bit vGPIO Mode for Interrupts & Events (vGPIO_eSPI_MODE) (bit0)

Hsd-es-id: 18015551102
Original commit date: Fri Mar 19 12:36:53 2021 +0100
Change-Id: Ic1177b9bba2980ee3655f889a6648de892f6cc36
Original commit hash: a5e8bfe16f1b9b3779848014eda7cc0a3e93ac83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 9fca02164d742f02663e7ceb6d38ccd45a6a7f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:05 2021 +0530 
-------------------------------------------------------------------------------- 
Remove from BIOS the option to program VCCSA TDC.

Hsd-es-id: 16012867613
Original commit date: Fri Mar 12 19:08:39 2021 +0530
Change-Id: I172d1097835c1e8d0da96050bcdae74dc5564ded
Original commit hash: 04d6be842100dd2b47a19e6134575578b93d1294

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 0ea122c4dd1058c488029842da2038c7d843e2a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:57:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Security - FirmwareManagementProtocol test fail with Self Certification tool

[Description]
1. Change FmpDeviceGetSize () and FmpDeviceGetImage ()
   as EFI_UNSUPPORTED in FmpDeviceLibBios and FmpDeviceLibEc
   to prevent SCT test fail.
2. Update the copyright year to 2021.

Hsd-es-id: 22012125324
Original commit date: Fri Mar 12 17:12:43 2021 +0800
Change-Id: I2ed65de070847d11f3e3c3e4607749b07d55aae6
Original commit hash: 01ea7cfb6fa67e1f3390c93c872eebf1bd364554

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c

================================================================================ 
Commit: e20cd254c6d3033145ae7ef0d4b1bb5ebee3a738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:56:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][20H2][PM][ES1]: CPU frequency is displaying as irrelevant on BIOS page.

The frequency get from MCHBAR is KHz, it should transfer to MHz.

Hsd-es-id: 16012891560
Original commit date: Thu Mar 18 17:42:08 2021 +0800
Change-Id: Id8243ed3f4ae1b8c363561ce28e06a23722a98e2
Original commit hash: 7f7db9ca68f3906863ef40ff61d7bcd5288957b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 36ddf4b00b79768c25cc93e38d11dfd4f6161475 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:56:54 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: PolicyCheck Enable

Missed for include define, it will cause the header file include twice have re-definition isse.

Hsd-es-id: 16012826254
Original commit date: Mon Mar 22 09:07:06 2021 +0800
Change-Id: I356e04672c8bad68424761b4a9bd06825bef7844
Original commit hash: cfd9fc45f78c6720f60cb8a2aa1d33b4bcf03188

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/TcgSetup.h
AlderLakePlatSamplePkg/Setup/SioNat87393VSetup.h

================================================================================ 
Commit: 46f8b766b7175be563c608bc75b3b13150a152c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:56:53 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/ConfigBlock: Enable PolicyCheck rule

(a) Below Structure is ConfigBlock, it need to follow PolicyCheck rule
(b) Add missed <Structure Name>_Revision and reset to 1

For LockDownConfig.h, PeiPchPolicyLib.c
1. Follow (b), Rename LOCK_DOWN_CONFIG_REVISION to PCH_LOCK_DOWN_CONFIG_REVISION

For CpuPcieConfig.h
1. Remove redundant define CPU_PCIE_CONFIG2_REVISION

For PcieConfig.h, PchPcieRpConfig.h, , PeiPchPolicyLib.c
1. Remove redundant define PCIE_CONFIG2_REVISION
2. Move PCIE_CONFIG_REVISION from PcieConfig.h to PchPcieRpConfig.h and
    rename from PCIE_CONFIG_REVISION to PCH_PCIE_CONFIG_REVISION
    Add revision code snippet for PCH_PCIE_CONFIG_REVISION
3. Add revision code snippet for PCH_PCIE_RP_PREMEM_CONFIG_REVISION and PCIE_RP_DXE_CONFIG_REVISION

For MemoryDxeConfig.h
1. Add revision code snippet for MEMORY_DXE_CONFIG_REVISION

Hsd-es-id: 16012826254
Original commit date: Mon Mar 22 09:03:45 2021 +0800
Change-Id: I9cf3685fff0b34dba04d278c9f62ebf2a207a71d
Original commit hash: fbe1da1850acbb6aabf42180a4e93e2f88f5a2ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryDxeConfig.h

================================================================================ 
Commit: 391beec73694ce4ee2a8f54bf777d0b3fa725fe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 21 15:56:46 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Apr 5 23:13:56 2021 -0700
Original commit date: Mon Apr 5 23:13:56 2021 -0700
Original commit hash: 4ea171155535a266746569beb2d7dc5cb7b884da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
