// Seed: 1688412119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output reg id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_12 = 0;
  input wire id_1;
  assign id_5 = 1;
  initial begin : LABEL_0
    id_5 = 1 - id_2;
  end
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_19 = 32'd50,
    parameter id_20 = 32'd62,
    parameter id_35 = 32'd28,
    parameter id_8  = 32'd78
) (
    output tri0 id_0,
    input  tri0 id_1
);
  reg   id_3;
  logic id_4;
  initial begin : LABEL_0
    id_3 = 1;
  end
  parameter id_5 = !1;
  assign id_0 = id_3;
  initial begin : LABEL_1
    if (-1) id_3 <= 1'd0;
  end
  wire  [  1  :  -1  ]  id_6  ,  id_7  ,  _id_8  ,  id_9  ,  _id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  _id_19  ,  _id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  wire [-1 : 1 'b0 ==  1] id_34;
  logic [id_8 : id_20  ?  1 'b0 : {  -1  ==  -1  ,  id_19  ,  1  }] _id_35;
  ;
  always begin : LABEL_2
    $signed(43);
    ;
  end
  assign id_17 = -1;
  int [1 : id_10] id_36;
  ;
  assign id_27 = 1;
  wire id_37;
  wire [id_35 : -1  &  1] id_38;
  module_0 modCall_1 (
      id_38,
      id_26,
      id_6,
      id_16,
      id_3
  );
  localparam id_39 = id_5;
  initial $clog2(77);
  ;
endmodule
