Analysis & Synthesis report for K1mod
Fri Mar 23 21:10:59 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated
 17. Source assignments for ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: VGA:inst14|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: U_expansionIF:inst8|F_mem_register:addressStorage
 22. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1
 23. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_unsigned_add:u_add
 24. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_unsigned_sub:u_sub
 25. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_unsigned_multi:u_mul
 26. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_and:op_and
 27. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_or:op_orr
 28. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_nand:op_nan
 29. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_xor:op_xor
 30. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_iterative_uns_inc:uns_inc
 31. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_iterative_uns_dec:uns_dec
 32. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_rotleft:log_rol
 33. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_rotright:log_ror
 34. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_shiftleft:log_sll
 35. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_shiftright:log_srl
 36. Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|F_mux_array:out_mux
 37. Parameter Settings for User Entity Instance: U_mem_page2p:inst2
 38. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:0:REGX
 39. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:1:REGX
 40. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:2:REGX
 41. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:3:REGX
 42. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:4:REGX
 43. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:5:REGX
 44. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:6:REGX
 45. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:7:REGX
 46. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:8:REGX
 47. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:9:REGX
 48. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:10:REGX
 49. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:11:REGX
 50. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:12:REGX
 51. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:13:REGX
 52. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:14:REGX
 53. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:15:REGX
 54. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:16:REGX
 55. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:17:REGX
 56. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:18:REGX
 57. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:19:REGX
 58. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:20:REGX
 59. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:21:REGX
 60. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:22:REGX
 61. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:23:REGX
 62. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:24:REGX
 63. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:25:REGX
 64. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:26:REGX
 65. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:27:REGX
 66. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:28:REGX
 67. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:29:REGX
 68. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:30:REGX
 69. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:31:REGX
 70. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:32:REGX
 71. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:33:REGX
 72. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:34:REGX
 73. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:35:REGX
 74. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:36:REGX
 75. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:37:REGX
 76. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:38:REGX
 77. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:39:REGX
 78. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:40:REGX
 79. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:41:REGX
 80. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:42:REGX
 81. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:43:REGX
 82. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:44:REGX
 83. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:45:REGX
 84. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:46:REGX
 85. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:47:REGX
 86. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:48:REGX
 87. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:49:REGX
 88. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:50:REGX
 89. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:51:REGX
 90. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:52:REGX
 91. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:53:REGX
 92. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:54:REGX
 93. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:55:REGX
 94. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:56:REGX
 95. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:57:REGX
 96. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:58:REGX
 97. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:59:REGX
 98. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:60:REGX
 99. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:61:REGX
100. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:62:REGX
101. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:63:REGX
102. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_onehot_enc:clk_mux
103. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_demux_array:in_mux
104. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mux_array:out_mux
105. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_onehot_enc:clk_muxM
106. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_demux_array:in_muxM
107. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mux_array:out_muxM
108. Parameter Settings for User Entity Instance: U_mem_page2p:inst2|OP_array_or:reg_or
109. Parameter Settings for User Entity Instance: main:inst15|main_0002:main_inst|altera_pll:altera_pll_i
110. Parameter Settings for User Entity Instance: ROMip:inst3|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: U_adjustcounter:inst
112. Parameter Settings for User Entity Instance: U_adjustcounter:inst|F_mem_register:PC_reg
113. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
114. altsyncram Parameter Settings by Entity Instance
115. Port Connectivity Checks: "U_ALU_unsigned:inst1|F_mux_array:out_mux"
116. SignalTap II Logic Analyzer Settings
117. In-System Memory Content Editor Settings
118. Post-Synthesis Netlist Statistics for Top Partition
119. Elapsed Time Per Partition
120. Connections to In-System Debugging Instance "auto_signaltap_0"
121. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 23 21:10:59 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; K1mod                                       ;
; Top-level Entity Name           ; K1mod                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1730                                        ;
; Total pins                      ; 18                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 798,720                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; K1mod              ; K1mod              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; ModularBlocks/expander.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd                                         ;             ;
; ModularBlocks/Unit/unit_memory.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd                                 ;             ;
; ModularBlocks/Unit/unit_counter.vhd                                ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd                                ;             ;
; ModularBlocks/Unit/unit_alu.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd                                    ;             ;
; ModularBlocks/Operation/operation_xor.vhd                          ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_xor.vhd                          ;             ;
; ModularBlocks/Operation/operation_or.vhd                           ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_or.vhd                           ;             ;
; ModularBlocks/Operation/operation_nand.vhd                         ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_nand.vhd                         ;             ;
; ModularBlocks/Operation/operation_and.vhd                          ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_and.vhd                          ;             ;
; ModularBlocks/Math/maths_unsigned.vhd                              ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_unsigned.vhd                              ;             ;
; ModularBlocks/Math/maths_signed.vhd                                ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_signed.vhd                                ;             ;
; ModularBlocks/Math/maths_logical.vhd                               ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd                               ;             ;
; ModularBlocks/Math/maths_iterative.vhd                             ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd                             ;             ;
; ModularBlocks/Function/function_onehot.vhd                         ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_onehot.vhd                         ;             ;
; ModularBlocks/Function/function_mux.vhd                            ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_mux.vhd                            ;             ;
; ModularBlocks/Function/function_memory.vhd                         ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_memory.vhd                         ;             ;
; ModularBlocks/Function/function_demux.vhd                          ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_demux.vhd                          ;             ;
; ModularBlocks/pack_global.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/pack_global.vhd                                      ;             ;
; program.mif                                                        ; yes             ; User Memory Initialization File              ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/program.mif                                                        ;             ;
; ROMip.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ROMip.vhd                                                          ;             ;
; InstructionDecoder.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd                                             ;             ;
; K1mod.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/K1mod.bdf                                                          ;             ;
; VGA_S.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA_S.vhd                                                          ;             ;
; fivetoten.vhd                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten.vhd                                                      ; fivetoten   ;
; fivetoten/fivetoten_0002.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten/fivetoten_0002.v                                         ; fivetoten   ;
; VGA.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA.vhd                                                            ;             ;
; image.mif                                                          ; yes             ; User Memory Initialization File              ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/image.mif                                                          ;             ;
; main.vhd                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main.vhd                                                           ; main        ;
; main/main_0002.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main/main_0002.v                                                   ; main        ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                              ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                ;             ;
; db/altsyncram_pt04.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_pt04.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/decode_61a.tdf                                                  ;             ;
; db/mux_tfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/mux_tfb.tdf                                                     ;             ;
; db/altsyncram_o944.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_o944.tdf                                             ;             ;
; db/altsyncram_vu43.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                           ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                      ;             ;
; db/altsyncram_8k84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_8k84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/mux_dlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                             ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                     ;             ;
; db/cntr_gai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_gai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                 ; altera_sld  ;
; db/ip/sld96bac52c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1392                                                                                  ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 1816                                                                                  ;
;     -- 7 input functions                    ; 4                                                                                     ;
;     -- 6 input functions                    ; 653                                                                                   ;
;     -- 5 input functions                    ; 616                                                                                   ;
;     -- 4 input functions                    ; 140                                                                                   ;
;     -- <=3 input functions                  ; 403                                                                                   ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 1730                                                                                  ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 18                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 798720                                                                                ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 2                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 2                                                                                     ;
;     -- PLLs                                 ; 2                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 761                                                                                   ;
; Total fan-out                               ; 17931                                                                                 ;
; Average fan-out                             ; 4.75                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |K1mod                                                                                                                                  ; 1816 (6)            ; 1730 (0)                  ; 798720            ; 2          ; 18   ; 0            ; |K1mod                                                                                                                                                                                                                                                                                                                                            ; K1mod                             ; work         ;
;    |Addr_combine:inst9|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |K1mod|Addr_combine:inst9                                                                                                                                                                                                                                                                                                                         ; Addr_combine                      ; work         ;
;    |ID:inst4|                                                                                                                           ; 127 (127)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|ID:inst4                                                                                                                                                                                                                                                                                                                                   ; ID                                ; work         ;
;    |ROMip:inst3|                                                                                                                        ; 46 (0)              ; 50 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |K1mod|ROMip:inst3                                                                                                                                                                                                                                                                                                                                ; ROMip                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 46 (0)              ; 50 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_o944:auto_generated|                                                                                               ; 46 (0)              ; 50 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_o944                   ; work         ;
;             |altsyncram_vu43:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1                                                                                                                                                                                                                                     ; altsyncram_vu43                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 46 (28)             ; 50 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |U_ALU_unsigned:inst1|                                                                                                               ; 58 (4)              ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |K1mod|U_ALU_unsigned:inst1                                                                                                                                                                                                                                                                                                                       ; U_ALU_unsigned                    ; work         ;
;       |F_mux_array:out_mux|                                                                                                             ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_ALU_unsigned:inst1|F_mux_array:out_mux                                                                                                                                                                                                                                                                                                   ; F_mux_array                       ; work         ;
;       |M_iterative_uns_inc:uns_inc|                                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_ALU_unsigned:inst1|M_iterative_uns_inc:uns_inc                                                                                                                                                                                                                                                                                           ; M_iterative_uns_inc               ; work         ;
;       |M_unsigned_add:u_add|                                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_ALU_unsigned:inst1|M_unsigned_add:u_add                                                                                                                                                                                                                                                                                                  ; M_unsigned_add                    ; work         ;
;       |M_unsigned_multi:u_mul|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |K1mod|U_ALU_unsigned:inst1|M_unsigned_multi:u_mul                                                                                                                                                                                                                                                                                                ; M_unsigned_multi                  ; work         ;
;    |U_adjustcounter:inst|                                                                                                               ; 14 (14)             ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_adjustcounter:inst                                                                                                                                                                                                                                                                                                                       ; U_adjustcounter                   ; work         ;
;       |F_mem_register:PC_reg|                                                                                                           ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_adjustcounter:inst|F_mem_register:PC_reg                                                                                                                                                                                                                                                                                                 ; F_mem_register                    ; work         ;
;    |U_expansionIF:inst8|                                                                                                                ; 27 (27)             ; 33 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_expansionIF:inst8                                                                                                                                                                                                                                                                                                                        ; U_expansionIF                     ; work         ;
;       |F_mem_register:addressStorage|                                                                                                   ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_expansionIF:inst8|F_mem_register:addressStorage                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;    |U_mem_page2p:inst2|                                                                                                                 ; 1112 (64)           ; 512 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2                                                                                                                                                                                                                                                                                                                         ; U_mem_page2p                      ; work         ;
;       |F_demux_array:in_mux|                                                                                                            ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_demux_array:in_mux                                                                                                                                                                                                                                                                                                    ; F_demux_array                     ; work         ;
;       |F_mem_register:\GEN_REG:0:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:0:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:10:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:10:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:11:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:11:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:12:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:12:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:13:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:13:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:14:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:14:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:15:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:15:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:16:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:16:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:17:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:17:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:18:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:18:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:19:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:19:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:1:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:1:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:20:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:20:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:21:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:21:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:22:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:22:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:23:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:23:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:24:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:24:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:25:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:25:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:26:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:26:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:27:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:27:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:28:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:28:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:29:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:29:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:2:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:2:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:30:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:30:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:31:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:31:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:32:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:32:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:33:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:33:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:34:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:34:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:35:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:35:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:36:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:36:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:37:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:37:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:38:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:38:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:39:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:39:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:3:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:3:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:40:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:40:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:41:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:41:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:42:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:42:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:43:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:43:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:44:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:44:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:45:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:45:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:46:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:46:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:47:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:47:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:48:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:48:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:49:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:49:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:4:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:4:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:50:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:50:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:51:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:51:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:52:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:52:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:53:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:53:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:54:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:54:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:55:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:55:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:56:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:56:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:57:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:57:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:58:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:58:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:59:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:59:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:5:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:5:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:60:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:60:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:61:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:61:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:62:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:62:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:63:REGX|                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:63:REGX                                                                                                                                                                                                                                                                                         ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:6:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:6:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:7:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:7:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:8:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:8:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mem_register:\GEN_REG:9:REGX|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mem_register:\GEN_REG:9:REGX                                                                                                                                                                                                                                                                                          ; F_mem_register                    ; work         ;
;       |F_mux_array:out_muxM|                                                                                                            ; 232 (232)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mux_array:out_muxM                                                                                                                                                                                                                                                                                                    ; F_mux_array                       ; work         ;
;       |F_mux_array:out_mux|                                                                                                             ; 176 (176)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_mux_array:out_mux                                                                                                                                                                                                                                                                                                     ; F_mux_array                       ; work         ;
;       |F_onehot_enc:clk_muxM|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_onehot_enc:clk_muxM                                                                                                                                                                                                                                                                                                   ; F_onehot_enc                      ; work         ;
;       |F_onehot_enc:clk_mux|                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|F_onehot_enc:clk_mux                                                                                                                                                                                                                                                                                                    ; F_onehot_enc                      ; work         ;
;       |OP_array_or:reg_or|                                                                                                              ; 512 (512)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|U_mem_page2p:inst2|OP_array_or:reg_or                                                                                                                                                                                                                                                                                                      ; OP_array_or                       ; work         ;
;    |VGA:inst14|                                                                                                                         ; 16 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |K1mod|VGA:inst14                                                                                                                                                                                                                                                                                                                                 ; VGA                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 16 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |K1mod|VGA:inst14|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_pt04:auto_generated|                                                                                               ; 16 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |K1mod|VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_pt04                   ; work         ;
;             |decode_61a:rden_decode_b|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated|decode_61a:rden_decode_b                                                                                                                                                                                                                                         ; decode_61a                        ; work         ;
;             |decode_dla:decode2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated|decode_dla:decode2                                                                                                                                                                                                                                               ; decode_dla                        ; work         ;
;    |fivetoten:inst11|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|fivetoten:inst11                                                                                                                                                                                                                                                                                                                           ; fivetoten                         ; fivetoten    ;
;       |fivetoten_0002:fivetoten_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|fivetoten:inst11|fivetoten_0002:fivetoten_inst                                                                                                                                                                                                                                                                                             ; fivetoten_0002                    ; fivetoten    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                     ; altera_pll                        ; work         ;
;    |main:inst15|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|main:inst15                                                                                                                                                                                                                                                                                                                                ; main                              ; main         ;
;       |main_0002:main_inst|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|main:inst15|main_0002:main_inst                                                                                                                                                                                                                                                                                                            ; main_0002                         ; main         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|main:inst15|main_0002:main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                    ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 120 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (76)            ; 114 (86)                  ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 237 (2)             ; 969 (103)                 ; 208896            ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 235 (0)             ; 866 (0)                   ; 208896            ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 235 (67)            ; 866 (490)                 ; 208896            ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 208896            ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8k84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 208896            ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8k84:auto_generated                                                                                                                                                 ; altsyncram_8k84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (10)             ; 172 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_gai:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_gai:auto_generated                                                             ; cntr_gai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 102 (102)                 ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vga_switch:inst13|                                                                                                                  ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |K1mod|vga_switch:inst13                                                                                                                                                                                                                                                                                                                          ; vga_switch                        ; work         ;
;    |vga_sync:inst10|                                                                                                                    ; 35 (35)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |K1mod|vga_sync:inst10                                                                                                                                                                                                                                                                                                                            ; vga_sync                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|ALTSYNCRAM                                                                                     ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; program.mif ;
; VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; image.mif   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8k84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 102          ; 2048         ; 102          ; 208896 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |K1mod|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |K1mod|ROMip:inst3                                                                                                                                                                                                                                                         ; ROMip.vhd       ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |K1mod|fivetoten:inst11                                                                                                                                                                                                                                                    ; fivetoten.vhd   ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |K1mod|VGA:inst14                                                                                                                                                                                                                                                          ; VGA.vhd         ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |K1mod|main:inst15                                                                                                                                                                                                                                                         ; main.vhd        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; U_expansionIF:inst8|bufferIn[0]                     ; ID:inst4|Mux25      ; yes                    ;
; U_expansionIF:inst8|bufferIn[1]                     ; ID:inst4|Mux25      ; yes                    ;
; U_expansionIF:inst8|bufferIn[2]                     ; ID:inst4|Mux25      ; yes                    ;
; U_expansionIF:inst8|bufferIn[3]                     ; ID:inst4|Mux25      ; yes                    ;
; U_expansionIF:inst8|bufferIn[4]                     ; ID:inst4|Mux25      ; yes                    ;
; U_expansionIF:inst8|bufferIn[5]                     ; ID:inst4|Mux25      ; yes                    ;
; U_expansionIF:inst8|bufferIn[6]                     ; ID:inst4|Mux25      ; yes                    ;
; U_expansionIF:inst8|bufferIn[7]                     ; ID:inst4|Mux25      ; yes                    ;
; ID:inst4|PCOut[0]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[10]                                  ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[11]                                  ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[1]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[2]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[3]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[4]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[5]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[6]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[7]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[8]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|PCOut[9]                                   ; ID:inst4|Mux43      ; yes                    ;
; ID:inst4|EQ_LAT                                     ; ID:inst4|Mux30      ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                               ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1730  ;
; Number of registers using Synchronous Clear  ; 141   ;
; Number of registers using Synchronous Load   ; 326   ;
; Number of registers using Asynchronous Clear ; 324   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 415   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |K1mod|ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; No         ; |K1mod|ID:inst4|Mux41                                                                                                                                                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |K1mod|vga_switch:inst13|Ro[0]                                                                                                                                                 ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |K1mod|U_mem_page2p:inst2|F_mux_array:out_mux|output[0]                                                                                                                        ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |K1mod|U_mem_page2p:inst2|F_mux_array:out_muxM|output[1]                                                                                                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |K1mod|U_ALU_unsigned:inst1|F_mux_array:out_mux|output[2]                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; General                ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:inst14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Signed Integer              ;
; WIDTHAD_B                          ; 16                   ; Signed Integer              ;
; NUMWORDS_B                         ; 65536                ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; image.mif            ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_pt04      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_expansionIF:inst8|F_mem_register:addressStorage ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; word_width     ; 8     ; Signed Integer                           ;
; control_width  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_unsigned_add:u_add ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_unsigned_sub:u_sub ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_unsigned_multi:u_mul ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_and:op_and ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_or:op_orr ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_nand:op_nan ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|OP_vector_xor:op_xor ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_iterative_uns_inc:uns_inc ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_iterative_uns_dec:uns_dec ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_rotleft:log_rol ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_rotright:log_ror ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_shiftleft:log_sll ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|M_logical_shiftright:log_srl ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_ALU_unsigned:inst1|F_mux_array:out_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; word_no        ; 16    ; Signed Integer                                               ;
; word_width     ; 8     ; Signed Integer                                               ;
; addr_width     ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; word_width     ; 8     ; Signed Integer                         ;
; addr_width     ; 6     ; Signed Integer                         ;
; mem_size       ; 64    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:0:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:1:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:2:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:3:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:4:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:5:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:6:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:7:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:8:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:9:REGX ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:10:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:11:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:12:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:13:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:14:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:15:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:16:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:17:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:18:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:19:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:20:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:21:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:22:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:23:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:24:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:25:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:26:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:27:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:28:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:29:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:30:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:31:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:32:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:33:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:34:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:35:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:36:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:37:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:38:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:39:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:40:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:41:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:42:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:43:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:44:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:45:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:46:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:47:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:48:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:49:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:50:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:51:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:52:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:53:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:54:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:55:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:56:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:57:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:58:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:59:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:60:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:61:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:62:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mem_register:\GEN_REG:63:REGX ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; word_width     ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_onehot_enc:clk_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; addr_width     ; 6     ; Signed Integer                                              ;
; word_width     ; 64    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_demux_array:in_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; word_no        ; 64    ; Signed Integer                                              ;
; word_width     ; 8     ; Signed Integer                                              ;
; addr_width     ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mux_array:out_mux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; word_no        ; 64    ; Signed Integer                                             ;
; word_width     ; 8     ; Signed Integer                                             ;
; addr_width     ; 6     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_onehot_enc:clk_muxM ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; addr_width     ; 6     ; Signed Integer                                               ;
; word_width     ; 64    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_demux_array:in_muxM ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; word_no        ; 64    ; Signed Integer                                               ;
; word_width     ; 8     ; Signed Integer                                               ;
; addr_width     ; 6     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|F_mux_array:out_muxM ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; word_no        ; 64    ; Signed Integer                                              ;
; word_width     ; 8     ; Signed Integer                                              ;
; addr_width     ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_mem_page2p:inst2|OP_array_or:reg_or ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; word_no        ; 64    ; Signed Integer                                            ;
; word_width     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst15|main_0002:main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------+
; Parameter Name                       ; Value                  ; Type                                 ;
+--------------------------------------+------------------------+--------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                               ;
; fractional_vco_multiplier            ; false                  ; String                               ;
; pll_type                             ; General                ; String                               ;
; pll_subtype                          ; General                ; String                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                       ;
; operation_mode                       ; direct                 ; String                               ;
; deserialization_factor               ; 4                      ; Signed Integer                       ;
; data_rate                            ; 0                      ; Signed Integer                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                       ;
; output_clock_frequency0              ; 5.000000 MHz           ; String                               ;
; phase_shift0                         ; 0 ps                   ; String                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                               ;
; phase_shift1                         ; 0 ps                   ; String                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                               ;
; phase_shift2                         ; 0 ps                   ; String                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                               ;
; phase_shift3                         ; 0 ps                   ; String                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                               ;
; phase_shift4                         ; 0 ps                   ; String                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                               ;
; phase_shift5                         ; 0 ps                   ; String                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                               ;
; phase_shift6                         ; 0 ps                   ; String                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                               ;
; phase_shift7                         ; 0 ps                   ; String                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                               ;
; phase_shift8                         ; 0 ps                   ; String                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                               ;
; phase_shift9                         ; 0 ps                   ; String                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                               ;
; phase_shift10                        ; 0 ps                   ; String                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                               ;
; phase_shift11                        ; 0 ps                   ; String                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                               ;
; phase_shift12                        ; 0 ps                   ; String                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                               ;
; phase_shift13                        ; 0 ps                   ; String                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                               ;
; phase_shift14                        ; 0 ps                   ; String                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                               ;
; phase_shift15                        ; 0 ps                   ; String                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                               ;
; phase_shift16                        ; 0 ps                   ; String                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                               ;
; phase_shift17                        ; 0 ps                   ; String                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                       ;
; clock_name_0                         ;                        ; String                               ;
; clock_name_1                         ;                        ; String                               ;
; clock_name_2                         ;                        ; String                               ;
; clock_name_3                         ;                        ; String                               ;
; clock_name_4                         ;                        ; String                               ;
; clock_name_5                         ;                        ; String                               ;
; clock_name_6                         ;                        ; String                               ;
; clock_name_7                         ;                        ; String                               ;
; clock_name_8                         ;                        ; String                               ;
; clock_name_global_0                  ; false                  ; String                               ;
; clock_name_global_1                  ; false                  ; String                               ;
; clock_name_global_2                  ; false                  ; String                               ;
; clock_name_global_3                  ; false                  ; String                               ;
; clock_name_global_4                  ; false                  ; String                               ;
; clock_name_global_5                  ; false                  ; String                               ;
; clock_name_global_6                  ; false                  ; String                               ;
; clock_name_global_7                  ; false                  ; String                               ;
; clock_name_global_8                  ; false                  ; String                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; m_cnt_bypass_en                      ; false                  ; String                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                       ;
; n_cnt_bypass_en                      ; false                  ; String                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en0                     ; false                  ; String                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en1                     ; false                  ; String                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en2                     ; false                  ; String                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en3                     ; false                  ; String                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en4                     ; false                  ; String                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en5                     ; false                  ; String                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en6                     ; false                  ; String                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en7                     ; false                  ; String                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en8                     ; false                  ; String                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en9                     ; false                  ; String                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en10                    ; false                  ; String                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en11                    ; false                  ; String                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en12                    ; false                  ; String                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en13                    ; false                  ; String                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en14                    ; false                  ; String                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en15                    ; false                  ; String                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en16                    ; false                  ; String                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                       ;
; c_cnt_bypass_en17                    ; false                  ; String                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                       ;
; pll_slf_rst                          ; false                  ; String                               ;
; pll_bw_sel                           ; low                    ; String                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                               ;
; mimic_fbclk_type                     ; gclk                   ; String                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                               ;
+--------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROMip:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; program.mif          ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_o944      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_adjustcounter:inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; word_width     ; 12    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: U_adjustcounter:inst|F_mem_register:PC_reg ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; word_width     ; 12    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                 ;
+-------------------------------------------------+------------------------------+----------------+
; Parameter Name                                  ; Value                        ; Type           ;
+-------------------------------------------------+------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                ; String         ;
; sld_node_info                                   ; 805334528                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0              ; String         ;
; SLD_IP_VERSION                                  ; 6                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                            ; Signed Integer ;
; sld_data_bits                                   ; 102                          ; Untyped        ;
; sld_trigger_bits                                ; 1                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                            ; Untyped        ;
; sld_sample_depth                                ; 2048                         ; Untyped        ;
; sld_segment_size                                ; 2048                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                         ; Untyped        ;
; sld_state_bits                                  ; 11                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                            ; Signed Integer ;
; sld_trigger_level                               ; 1                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                         ; String         ;
; sld_inversion_mask_length                       ; 28                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd    ; String         ;
; sld_state_flow_use_generated                    ; 0                            ; Untyped        ;
; sld_current_resource_width                      ; 1                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 148                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                            ; Signed Integer ;
+-------------------------------------------------+------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; VGA:inst14|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 65536                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 8                                           ;
;     -- NUMWORDS_B                         ; 65536                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; ROMip:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "U_ALU_unsigned:inst1|F_mux_array:out_mux" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; q1[2] ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 102              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; 0              ; ROM         ; 16    ; 4096  ; Read/Write ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 641                         ;
;     CLR               ; 6                           ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 20                          ;
;     ENA SLD           ; 16                          ;
;     SLD               ; 28                          ;
;     plain             ; 543                         ;
; arriav_lcell_comb     ; 1466                        ;
;     arith             ; 69                          ;
;         1 data inputs ; 61                          ;
;         3 data inputs ; 8                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 1388                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 112                         ;
;         4 data inputs ; 109                         ;
;         5 data inputs ; 561                         ;
;         6 data inputs ; 563                         ;
;     shared            ; 8                           ;
;         2 data inputs ; 8                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 134                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 11.70                       ;
; Average LUT depth     ; 7.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                      ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+---------+
; Name                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                              ; Details ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+---------+
; Enable                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Enable                                                                                                         ; N/A     ;
; ID:inst4|CIR[0]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[0]  ; N/A     ;
; ID:inst4|CIR[10]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[10] ; N/A     ;
; ID:inst4|CIR[11]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[11] ; N/A     ;
; ID:inst4|CIR[12]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[12] ; N/A     ;
; ID:inst4|CIR[13]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[13] ; N/A     ;
; ID:inst4|CIR[14]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[14] ; N/A     ;
; ID:inst4|CIR[15]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] ; N/A     ;
; ID:inst4|CIR[1]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[1]  ; N/A     ;
; ID:inst4|CIR[2]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[2]  ; N/A     ;
; ID:inst4|CIR[3]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[3]  ; N/A     ;
; ID:inst4|CIR[4]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[4]  ; N/A     ;
; ID:inst4|CIR[5]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[5]  ; N/A     ;
; ID:inst4|CIR[6]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[6]  ; N/A     ;
; ID:inst4|CIR[7]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[7]  ; N/A     ;
; ID:inst4|CIR[8]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[8]  ; N/A     ;
; ID:inst4|CIR[9]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[9]  ; N/A     ;
; Reset                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reset                                                                                                          ; N/A     ;
; U_adjustcounter:inst|AddressOut[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[0]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[10]                                                               ; N/A     ;
; U_adjustcounter:inst|AddressOut[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[11]                                                               ; N/A     ;
; U_adjustcounter:inst|AddressOut[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[1]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[2]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[3]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[4]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[5]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[6]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[7]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[8]                                                                ; N/A     ;
; U_adjustcounter:inst|AddressOut[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_adjustcounter:inst|F_mem_register:PC_reg|Q[9]                                                                ; N/A     ;
; U_adjustcounter:inst|ControlIn[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID:inst4|Mux43~0                                                                                               ; N/A     ;
; U_adjustcounter:inst|ControlIn[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst17                                                                                                         ; N/A     ;
; U_adjustcounter:inst|ControlIn[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; inst17                                                                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[0]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[10]                                                        ; N/A     ;
; U_expansionIF:inst8|AddressOut[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[11]                                                        ; N/A     ;
; U_expansionIF:inst8|AddressOut[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[12]                                                        ; N/A     ;
; U_expansionIF:inst8|AddressOut[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[13]                                                        ; N/A     ;
; U_expansionIF:inst8|AddressOut[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[14]                                                        ; N/A     ;
; U_expansionIF:inst8|AddressOut[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[15]                                                        ; N/A     ;
; U_expansionIF:inst8|AddressOut[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[1]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[2]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[3]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[4]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[5]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[6]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[7]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[8]                                                         ; N/A     ;
; U_expansionIF:inst8|AddressOut[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[9]                                                         ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[0]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[10]                                                                               ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[11]                                                                               ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[12]                                                                               ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[13]                                                                               ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[14]                                                                               ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[15]                                                                               ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[1]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[2]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[3]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[4]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[5]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[6]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[7]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[8]                                                                                ; N/A     ;
; U_expansionIF:inst8|F_mem_register:addressStorage|D[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|AddressR[9]                                                                                ; N/A     ;
; VGA:inst14|data[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[0]                                                                                ; N/A     ;
; VGA:inst14|data[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[1]                                                                                ; N/A     ;
; VGA:inst14|data[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[2]                                                                                ; N/A     ;
; VGA:inst14|data[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[3]                                                                                ; N/A     ;
; VGA:inst14|data[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[4]                                                                                ; N/A     ;
; VGA:inst14|data[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[5]                                                                                ; N/A     ;
; VGA:inst14|data[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[6]                                                                                ; N/A     ;
; VGA:inst14|data[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|bufferIn[7]                                                                                ; N/A     ;
; VGA:inst14|wraddress[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[0]                                                         ; N/A     ;
; VGA:inst14|wraddress[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[10]                                                        ; N/A     ;
; VGA:inst14|wraddress[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[11]                                                        ; N/A     ;
; VGA:inst14|wraddress[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[12]                                                        ; N/A     ;
; VGA:inst14|wraddress[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[13]                                                        ; N/A     ;
; VGA:inst14|wraddress[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[14]                                                        ; N/A     ;
; VGA:inst14|wraddress[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[15]                                                        ; N/A     ;
; VGA:inst14|wraddress[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[1]                                                         ; N/A     ;
; VGA:inst14|wraddress[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[2]                                                         ; N/A     ;
; VGA:inst14|wraddress[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[3]                                                         ; N/A     ;
; VGA:inst14|wraddress[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[4]                                                         ; N/A     ;
; VGA:inst14|wraddress[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[5]                                                         ; N/A     ;
; VGA:inst14|wraddress[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[6]                                                         ; N/A     ;
; VGA:inst14|wraddress[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[7]                                                         ; N/A     ;
; VGA:inst14|wraddress[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[8]                                                         ; N/A     ;
; VGA:inst14|wraddress[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|F_mem_register:addressStorage|Q[9]                                                         ; N/A     ;
; VGA:inst14|wrclock                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; U_expansionIF:inst8|clkO                                                                                       ; N/A     ;
; VGA:inst14|wren                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Enable                                                                                                         ; N/A     ;
; VGAB[0]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                           ; N/A     ;
; VGAB[1]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                           ; N/A     ;
; VGAB[2]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                           ; N/A     ;
; VGAB[3]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                           ; N/A     ;
; VGAG[0]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Go[0]~11                                                                                     ; N/A     ;
; VGAG[1]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Go[1]~8                                                                                      ; N/A     ;
; VGAG[2]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Go[2]~5                                                                                      ; N/A     ;
; VGAG[3]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Go[3]~2                                                                                      ; N/A     ;
; VGAR[0]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Ro[0]~13                                                                                     ; N/A     ;
; VGAR[1]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Ro[1]~10                                                                                     ; N/A     ;
; VGAR[2]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Ro[2]~7                                                                                      ; N/A     ;
; VGAR[3]                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vga_switch:inst13|Ro[3]~4                                                                                      ; N/A     ;
; fivetoten:inst11|outclk_0                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i|outclk_wire[0]                          ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A     ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Mar 23 21:10:27 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off K1mod -c K1mod
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 2 entities, in source file modularblocks/expander.vhd
    Info (12022): Found design unit 1: U_expansionIF-func File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 32
    Info (12022): Found design unit 2: U_PAL-versionone File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 117
    Info (12023): Found entity 1: U_expansionIF File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 12
    Info (12023): Found entity 2: U_PAL File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 103
Info (12021): Found 2 design units, including 1 entities, in source file modularblocks/unit/unit_pipe.vhd
    Info (12022): Found design unit 1: U_pipe_buffer-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_pipe.vhd Line: 47
    Info (12023): Found entity 1: U_pipe_buffer File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_pipe.vhd Line: 17
Info (12021): Found 4 design units, including 2 entities, in source file modularblocks/unit/unit_memory.vhd
    Info (12022): Found design unit 1: U_mem_page1p-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 49
    Info (12022): Found design unit 2: U_mem_page2p-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 115
    Info (12023): Found entity 1: U_mem_page1p File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 17
    Info (12023): Found entity 2: U_mem_page2p File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 80
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/unit/unit_counter.vhd
    Info (12022): Found design unit 1: U_incrementer-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 32
    Info (12022): Found design unit 2: U_decrementer-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 66
    Info (12022): Found design unit 3: U_adjustcounter-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 115
    Info (12023): Found entity 1: U_incrementer File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 17
    Info (12023): Found entity 2: U_decrementer File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 51
    Info (12023): Found entity 3: U_adjustcounter File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 85
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/unit/unit_alu.vhd
    Info (12022): Found design unit 1: U_ALU_unsigned-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 51
    Info (12022): Found design unit 2: U_ALU_signed-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 158
    Info (12022): Found design unit 3: U_ALU_super-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 260
    Info (12023): Found entity 1: U_ALU_unsigned File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 18
    Info (12023): Found entity 2: U_ALU_signed File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 124
    Info (12023): Found entity 3: U_ALU_super File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 227
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/operation/operation_xor.vhd
    Info (12022): Found design unit 1: OP_array_xor-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_xor.vhd Line: 32
    Info (12022): Found design unit 2: OP_vector_xor-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_xor.vhd Line: 66
    Info (12022): Found design unit 3: OP_bit_xor-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_xor.vhd Line: 91
    Info (12023): Found entity 1: OP_array_xor File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_xor.vhd Line: 17
    Info (12023): Found entity 2: OP_vector_xor File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_xor.vhd Line: 52
    Info (12023): Found entity 3: OP_bit_xor File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_xor.vhd Line: 81
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/operation/operation_or.vhd
    Info (12022): Found design unit 1: OP_array_or-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_or.vhd Line: 32
    Info (12022): Found design unit 2: OP_vector_or-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_or.vhd Line: 66
    Info (12022): Found design unit 3: OP_bit_or-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_or.vhd Line: 89
    Info (12023): Found entity 1: OP_array_or File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_or.vhd Line: 17
    Info (12023): Found entity 2: OP_vector_or File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_or.vhd Line: 52
    Info (12023): Found entity 3: OP_bit_or File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_or.vhd Line: 79
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/operation/operation_nand.vhd
    Info (12022): Found design unit 1: OP_array_nand-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_nand.vhd Line: 32
    Info (12022): Found design unit 2: OP_vector_nand-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_nand.vhd Line: 66
    Info (12022): Found design unit 3: OP_bit_nand-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_nand.vhd Line: 91
    Info (12023): Found entity 1: OP_array_nand File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_nand.vhd Line: 17
    Info (12023): Found entity 2: OP_vector_nand File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_nand.vhd Line: 52
    Info (12023): Found entity 3: OP_bit_nand File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_nand.vhd Line: 81
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/operation/operation_and.vhd
    Info (12022): Found design unit 1: OP_array_and-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_and.vhd Line: 32
    Info (12022): Found design unit 2: OP_vector_and-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_and.vhd Line: 66
    Info (12022): Found design unit 3: OP_bit_and-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_and.vhd Line: 91
    Info (12023): Found entity 1: OP_array_and File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_and.vhd Line: 17
    Info (12023): Found entity 2: OP_vector_and File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_and.vhd Line: 52
    Info (12023): Found entity 3: OP_bit_and File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Operation/operation_and.vhd Line: 81
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/math/maths_unsigned.vhd
    Info (12022): Found design unit 1: M_unsigned_add-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_unsigned.vhd Line: 33
    Info (12022): Found design unit 2: M_unsigned_sub-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_unsigned.vhd Line: 68
    Info (12022): Found design unit 3: M_unsigned_multi-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_unsigned.vhd Line: 102
    Info (12023): Found entity 1: M_unsigned_add File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_unsigned.vhd Line: 17
    Info (12023): Found entity 2: M_unsigned_sub File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_unsigned.vhd Line: 53
    Info (12023): Found entity 3: M_unsigned_multi File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_unsigned.vhd Line: 88
Info (12021): Found 6 design units, including 3 entities, in source file modularblocks/math/maths_signed.vhd
    Info (12022): Found design unit 1: M_signed_add-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_signed.vhd Line: 32
    Info (12022): Found design unit 2: M_signed_sub-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_signed.vhd Line: 88
    Info (12022): Found design unit 3: M_signed_multi-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_signed.vhd Line: 143
    Info (12023): Found entity 1: M_signed_add File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_signed.vhd Line: 17
    Info (12023): Found entity 2: M_signed_sub File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_signed.vhd Line: 73
    Info (12023): Found entity 3: M_signed_multi File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_signed.vhd Line: 129
Info (12021): Found 8 design units, including 4 entities, in source file modularblocks/math/maths_logical.vhd
    Info (12022): Found design unit 1: M_logical_rotleft-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 31
    Info (12022): Found design unit 2: M_logical_rotright-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 60
    Info (12022): Found design unit 3: M_logical_shiftleft-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 89
    Info (12022): Found design unit 4: M_logical_shiftright-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 118
    Info (12023): Found entity 1: M_logical_rotleft File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 17
    Info (12023): Found entity 2: M_logical_rotright File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 46
    Info (12023): Found entity 3: M_logical_shiftleft File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 75
    Info (12023): Found entity 4: M_logical_shiftright File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_logical.vhd Line: 104
Info (12021): Found 8 design units, including 4 entities, in source file modularblocks/math/maths_iterative.vhd
    Info (12022): Found design unit 1: M_iterative_uns_inc-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 30
    Info (12022): Found design unit 2: M_iterative_sin_inc-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 58
    Info (12022): Found design unit 3: M_iterative_uns_dec-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 86
    Info (12022): Found design unit 4: M_iterative_sin_dec-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 114
    Info (12023): Found entity 1: M_iterative_uns_inc File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 17
    Info (12023): Found entity 2: M_iterative_sin_inc File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 45
    Info (12023): Found entity 3: M_iterative_uns_dec File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 73
    Info (12023): Found entity 4: M_iterative_sin_dec File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Math/maths_iterative.vhd Line: 101
Info (12021): Found 4 design units, including 2 entities, in source file modularblocks/function/function_onehot.vhd
    Info (12022): Found design unit 1: F_onehot_enc-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_onehot.vhd Line: 32
    Info (12022): Found design unit 2: F_onehot_dec-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_onehot.vhd Line: 66
    Info (12023): Found entity 1: F_onehot_enc File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_onehot.vhd Line: 18
    Info (12023): Found entity 2: F_onehot_dec File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_onehot.vhd Line: 52
Info (12021): Found 4 design units, including 2 entities, in source file modularblocks/function/function_mux.vhd
    Info (12022): Found design unit 1: F_mux_array-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_mux.vhd Line: 33
    Info (12022): Found design unit 2: F_mux_vector-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_mux.vhd Line: 76
    Info (12023): Found entity 1: F_mux_array File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_mux.vhd Line: 17
    Info (12023): Found entity 2: F_mux_vector File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_mux.vhd Line: 61
Info (12021): Found 4 design units, including 2 entities, in source file modularblocks/function/function_memory.vhd
    Info (12022): Found design unit 1: F_mem_register-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_memory.vhd Line: 31
    Info (12022): Found design unit 2: F_mem_sr-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_memory.vhd Line: 66
    Info (12023): Found entity 1: F_mem_register File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_memory.vhd Line: 17
    Info (12023): Found entity 2: F_mem_sr File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_memory.vhd Line: 52
Info (12021): Found 4 design units, including 2 entities, in source file modularblocks/function/function_latch.vhd
    Info (12022): Found design unit 1: F_latch_sr-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_latch.vhd Line: 29
    Info (12022): Found design unit 2: F_latch_dff-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_latch.vhd Line: 68
    Info (12023): Found entity 1: F_latch_sr File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_latch.vhd Line: 19
    Info (12023): Found entity 2: F_latch_dff File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_latch.vhd Line: 58
Info (12021): Found 4 design units, including 2 entities, in source file modularblocks/function/function_demux.vhd
    Info (12022): Found design unit 1: F_demux_array-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_demux.vhd Line: 33
    Info (12022): Found design unit 2: F_demux_vector-logical File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_demux.vhd Line: 75
    Info (12023): Found entity 1: F_demux_array File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_demux.vhd Line: 17
    Info (12023): Found entity 2: F_demux_vector File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Function/function_demux.vhd Line: 60
Info (12021): Found 2 design units, including 0 entities, in source file modularblocks/pack_global.vhd
    Info (12022): Found design unit 1: global File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/pack_global.vhd Line: 12
    Info (12022): Found design unit 2: global-body File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/pack_global.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file romip.vhd
    Info (12022): Found design unit 1: romip-SYN File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ROMip.vhd Line: 53
    Info (12023): Found entity 1: ROMip File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ROMip.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file instructiondecoder.vhd
    Info (12022): Found design unit 1: ID-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 28
    Info (12023): Found entity 1: ID File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file k1mod_hdl.vhd
    Info (12022): Found design unit 1: K1mod_hdl-behavioral File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/K1mod_HDL.vhd Line: 17
    Info (12023): Found entity 1: K1mod_hdl File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/K1mod_HDL.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file k1mod.bdf
    Info (12023): Found entity 1: K1mod
Info (12021): Found 6 design units, including 3 entities, in source file vga_s.vhd
    Info (12022): Found design unit 1: vga_sync-arch File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA_S.vhd Line: 14
    Info (12022): Found design unit 2: vga_switch-this File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA_S.vhd Line: 150
    Info (12022): Found design unit 3: Addr_combine-this File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA_S.vhd Line: 171
    Info (12023): Found entity 1: vga_sync File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA_S.vhd Line: 5
    Info (12023): Found entity 2: vga_switch File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA_S.vhd Line: 142
    Info (12023): Found entity 3: Addr_combine File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA_S.vhd Line: 164
Info (12021): Found 2 design units, including 1 entities, in source file fivetoten.vhd
    Info (12022): Found design unit 1: fivetoten-rtl File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten.vhd Line: 20
    Info (12023): Found entity 1: fivetoten File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fivetoten/fivetoten_0002.v
    Info (12023): Found entity 1: fivetoten_0002 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten/fivetoten_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: vga-SYN File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA.vhd Line: 57
    Info (12023): Found entity 1: VGA File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-rtl File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main.vhd Line: 20
    Info (12023): Found entity 1: main File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file main/main_0002.v
    Info (12023): Found entity 1: main_0002 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main/main_0002.v Line: 2
Info (12127): Elaborating entity "K1mod" for the top level hierarchy
Warning (275085): Found inconsistent dimensions for element "Clock"
Warning (275080): Converted elements in bus name "Clock" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "Clock[1]" to "Clock1"
    Warning (275081): Converted element name(s) from "Clock[0]" to "Clock0"
    Warning (275081): Converted element name(s) from "Clock[1..0]" to "Clock1..0"
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_sync:inst10"
Info (12128): Elaborating entity "fivetoten" for hierarchy "fivetoten:inst11"
Info (12128): Elaborating entity "fivetoten_0002" for hierarchy "fivetoten:inst11|fivetoten_0002:fivetoten_inst" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten/fivetoten_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten/fivetoten_0002.v Line: 85
Info (12133): Instantiated megafunction "fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/fivetoten/fivetoten_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_switch" for hierarchy "vga_switch:inst13"
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:inst14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:inst14|altsyncram:altsyncram_component" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "VGA:inst14|altsyncram:altsyncram_component" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA.vhd Line: 64
Info (12133): Instantiated megafunction "VGA:inst14|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/VGA.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "image.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pt04.tdf
    Info (12023): Found entity 1: altsyncram_pt04 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_pt04.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_pt04" for hierarchy "VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 32767 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/image.mif Line: 1
    Warning (113027): Addresses ranging from 32769 to 65535 are not initialized File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/image.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated|decode_dla:decode2" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_pt04.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated|decode_61a:rden_decode_b" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_pt04.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "VGA:inst14|altsyncram:altsyncram_component|altsyncram_pt04:auto_generated|mux_tfb:mux3" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_pt04.tdf Line: 50
Info (12128): Elaborating entity "U_expansionIF" for hierarchy "U_expansionIF:inst8"
Warning (10492): VHDL Process Statement warning at expander.vhd(59): signal "dataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 59
Warning (10492): VHDL Process Statement warning at expander.vhd(61): signal "dataIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 61
Warning (10492): VHDL Process Statement warning at expander.vhd(62): signal "bufferOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 62
Warning (10631): VHDL Process Statement warning at expander.vhd(56): inferring latch(es) for signal or variable "bufferIn", which holds its previous value in one or more paths through the process File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[0]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[1]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[2]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[3]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[4]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[5]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[6]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (10041): Inferred latch for "bufferIn[7]" at expander.vhd(56) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
Info (12128): Elaborating entity "F_mem_register" for hierarchy "U_expansionIF:inst8|F_mem_register:addressStorage" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 48
Info (12128): Elaborating entity "ID" for hierarchy "ID:inst4"
Warning (10036): Verilog HDL or VHDL warning at InstructionDecoder.vhd(30): object "Z_LAT" assigned a value but never read File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 30
Warning (10631): VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable "PCOut", which holds its previous value in one or more paths through the process File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Warning (10631): VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable "EQ_LAT", which holds its previous value in one or more paths through the process File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "EQ_LAT" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[0]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[1]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[2]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[3]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[4]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[5]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[6]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[7]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[8]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[9]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[10]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (10041): Inferred latch for "PCOut[11]" at InstructionDecoder.vhd(302) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 302
Info (12128): Elaborating entity "U_ALU_unsigned" for hierarchy "U_ALU_unsigned:inst1"
Warning (10540): VHDL Signal Declaration warning at unit_alu.vhd(33): used explicit default value for signal "DataOut_1" because signal was never assigned a value File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 33
Warning (10492): VHDL Process Statement warning at unit_alu.vhd(105): signal "DataIn_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 105
Warning (10492): VHDL Process Statement warning at unit_alu.vhd(105): signal "DataIn_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 105
Warning (10873): Using initial value X (don't care) for net "outputMux[2]" at unit_alu.vhd(58) File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 58
Info (12128): Elaborating entity "M_unsigned_add" for hierarchy "U_ALU_unsigned:inst1|M_unsigned_add:u_add" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 63
Info (12128): Elaborating entity "M_unsigned_sub" for hierarchy "U_ALU_unsigned:inst1|M_unsigned_sub:u_sub" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 64
Info (12128): Elaborating entity "M_unsigned_multi" for hierarchy "U_ALU_unsigned:inst1|M_unsigned_multi:u_mul" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 65
Info (12128): Elaborating entity "OP_vector_and" for hierarchy "U_ALU_unsigned:inst1|OP_vector_and:op_and" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 70
Info (12128): Elaborating entity "OP_vector_or" for hierarchy "U_ALU_unsigned:inst1|OP_vector_or:op_orr" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 71
Info (12128): Elaborating entity "OP_vector_nand" for hierarchy "U_ALU_unsigned:inst1|OP_vector_nand:op_nan" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 72
Info (12128): Elaborating entity "OP_vector_xor" for hierarchy "U_ALU_unsigned:inst1|OP_vector_xor:op_xor" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 73
Info (12128): Elaborating entity "M_iterative_uns_inc" for hierarchy "U_ALU_unsigned:inst1|M_iterative_uns_inc:uns_inc" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 76
Info (12128): Elaborating entity "M_iterative_uns_dec" for hierarchy "U_ALU_unsigned:inst1|M_iterative_uns_dec:uns_dec" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 77
Info (12128): Elaborating entity "M_logical_rotleft" for hierarchy "U_ALU_unsigned:inst1|M_logical_rotleft:log_rol" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 80
Info (12128): Elaborating entity "M_logical_rotright" for hierarchy "U_ALU_unsigned:inst1|M_logical_rotright:log_ror" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 81
Info (12128): Elaborating entity "M_logical_shiftleft" for hierarchy "U_ALU_unsigned:inst1|M_logical_shiftleft:log_sll" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 82
Info (12128): Elaborating entity "M_logical_shiftright" for hierarchy "U_ALU_unsigned:inst1|M_logical_shiftright:log_srl" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 83
Info (12128): Elaborating entity "F_mux_array" for hierarchy "U_ALU_unsigned:inst1|F_mux_array:out_mux" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_alu.vhd Line: 90
Info (12128): Elaborating entity "U_mem_page2p" for hierarchy "U_mem_page2p:inst2"
Warning (10541): VHDL Signal Declaration warning at unit_memory.vhd(98): used implicit default value for signal "AddressOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at unit_memory.vhd(99): used implicit default value for signal "ControlOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 99
Info (12128): Elaborating entity "F_mem_register" for hierarchy "U_mem_page2p:inst2|F_mem_register:\GEN_REG:0:REGX" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 128
Info (12128): Elaborating entity "F_onehot_enc" for hierarchy "U_mem_page2p:inst2|F_onehot_enc:clk_mux" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 133
Info (12128): Elaborating entity "F_demux_array" for hierarchy "U_mem_page2p:inst2|F_demux_array:in_mux" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 135
Info (12128): Elaborating entity "F_mux_array" for hierarchy "U_mem_page2p:inst2|F_mux_array:out_mux" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 137
Info (12128): Elaborating entity "OP_array_or" for hierarchy "U_mem_page2p:inst2|OP_array_or:reg_or" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_memory.vhd Line: 148
Info (12128): Elaborating entity "main" for hierarchy "main:inst15"
Info (12128): Elaborating entity "main_0002" for hierarchy "main:inst15|main_0002:main_inst" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "main:inst15|main_0002:main_inst|altera_pll:altera_pll_i" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main/main_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "main:inst15|main_0002:main_inst|altera_pll:altera_pll_i" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main/main_0002.v Line: 85
Info (12133): Instantiated megafunction "main:inst15|main_0002:main_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/main/main_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "ROMip" for hierarchy "ROMip:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROMip:inst3|altsyncram:altsyncram_component" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ROMip.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROMip:inst3|altsyncram:altsyncram_component" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ROMip.vhd Line: 60
Info (12133): Instantiated megafunction "ROMip:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ROMip.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "program.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o944.tdf
    Info (12023): Found entity 1: altsyncram_o944 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_o944.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o944" for hierarchy "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vu43.tdf
    Info (12023): Found entity 1: altsyncram_vu43 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vu43" for hierarchy "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_o944.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_o944.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_o944.tdf Line: 36
Info (12133): Instantiated megafunction "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_o944.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "U_adjustcounter" for hierarchy "U_adjustcounter:inst"
Warning (10540): VHDL Signal Declaration warning at unit_counter.vhd(97): used explicit default value for signal "DataOut" because signal was never assigned a value File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 97
Warning (10540): VHDL Signal Declaration warning at unit_counter.vhd(99): used explicit default value for signal "ControlOut" because signal was never assigned a value File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 99
Warning (10325): VHDL Choice warning at unit_counter.vhd(127): ignored choice containing meta-value ""1-"" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 127
Info (12128): Elaborating entity "F_mem_register" for hierarchy "U_adjustcounter:inst|F_mem_register:PC_reg" File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/Unit/unit_counter.vhd Line: 122
Info (12128): Elaborating entity "Addr_combine" for hierarchy "Addr_combine:inst9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8k84.tdf
    Info (12023): Found entity 1: altsyncram_8k84 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_8k84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gai.tdf
    Info (12023): Found entity 1: cntr_gai File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_gai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.03.23.21:10:45 Progress: Loading sld96bac52c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96bac52c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/ip/sld96bac52c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ID:inst4|Mux22 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux21 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux20 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux19 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux18 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux17 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux10 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux16 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux15 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux14 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux13 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux12 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux11 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux9 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
    Warning (19017): Found clock multiplexer ID:inst4|Mux25 File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 55
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "pre_syn.bp.inst_ControlIn_0_" and its non-tri-state driver.
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "ID:inst4|jumpEn" to the node "pre_syn.bp.inst_ControlIn_0_" into a wire File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 21
Warning (13012): Latch U_expansionIF:inst8|bufferIn[0] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch U_expansionIF:inst8|bufferIn[1] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch U_expansionIF:inst8|bufferIn[2] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch U_expansionIF:inst8|bufferIn[3] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch U_expansionIF:inst8|bufferIn[4] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch U_expansionIF:inst8|bufferIn[5] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch U_expansionIF:inst8|bufferIn[6] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch U_expansionIF:inst8|bufferIn[7] has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/ModularBlocks/expander.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13012): Latch ID:inst4|EQ_LAT has unsafe behavior File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/InstructionDecoder.vhd Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROMip:inst3|altsyncram:altsyncram_component|altsyncram_o944:auto_generated|altsyncram_vu43:altsyncram1|q_a[15] File: C:/Users/lukej/Desktop/EPQ2017tests/K1mod/K1mod/db/altsyncram_vu43.tdf Line: 35
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGAB[3]" is stuck at GND
    Warning (13410): Pin "VGAB[2]" is stuck at GND
    Warning (13410): Pin "VGAB[1]" is stuck at GND
    Warning (13410): Pin "VGAB[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 136 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance fivetoten:inst11|fivetoten_0002:fivetoten_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance main:inst15|main_0002:main_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 2975 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 2766 logic cells
    Info (21064): Implemented 182 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 888 megabytes
    Info: Processing ended: Fri Mar 23 21:10:59 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:01:00


