/*
* Autogenerated by i_csrs.pl on Thu May 12 14:12:20 2016
* 
* i_csrs.pl Version 1.5 last modified on Thursday 1/7/16 17:24:50.
*/

#ifndef DEF_FXR_PCIM_SW_STRUCT
#define DEF_FXR_PCIM_SW_STRUCT

/*
*  Structures and Unions from Tables
*/
/*
* Structure from Table titled: Event Source to Interrupt Status MAP (Struct - pcim_int_sts_map_t) - 320 bits
*                  from File : 344_Memory_Map_PCIM
*/
union pcim_int_sts_map {
        struct {
                struct {
                        uint64_t        irq63_0         : 64;        /* [63:0] PCIM_INT_STS0[63:0] RX IRQ Events[63:0] */
                };
                struct {
                        uint64_t        irq127_64       : 64;        /* [127:64] PCIM_INT_STS1[63:0] RX IRQ Events[127:64] */
                };
                struct {
                        uint64_t        irq191_128      : 64;        /* [191:128] PCIM_INT_STS2[63:0] RX IRQ Events[191:128] */
                };
                struct {
                        uint64_t        irq255_192      : 64;        /* [255:192] PCIM_INT_STS3[63:0] RX IRQ Events[255:192] */
                };
                struct {
                        uint64_t        mnh_error       : 1;        /* [256:256] PCIM_INT_STS4[0] Manor Hill IRQ<TBD_XREF> */
                        uint64_t        fzc0_error      : 1;        /* [257:257] PCIM_INT_STS4[1] Frozen Creek Port0 IRQ<TBD_XREF> */
                        uint64_t        fzc1_error      : 1;        /* [258:258] PCIM_INT_STS4[2] Frozen Creek Port1 IRQ<TBD_XREF> */
                        uint64_t        hifis_error     : 1;        /* [259:259] PCIM_INT_STS4[3] HIFIS Domain ErrorHIFIS_ERR_STS */
                        uint64_t        loca_error      : 1;        /* [260:260] PCIM_INT_STS4[4] LOCA Domain ErrorLOCA0_ERR_STSLOCA1_ERR_STS */
                        uint64_t        pcim_error      : 1;        /* [261:261] PCIM_INT_STS4[5] PCIM Domain ErrorPCIM_ERR_STS */
                        uint64_t        txcid_error     : 1;        /* [262:262] PCIM_INT_STS4[6] TXCI Domain ErrorTXCID_ERR_STS */
                        uint64_t        txcic_error     : 1;        /* [263:263] PCIM_INT_STS4[7] TXCI Domain ErrorTXCIC_ERR_STS */
                        uint64_t        otr_error       : 1;        /* [264:264] PCIM_INT_STS4[8] OTR Domain Errortxotr_pkt_err_sts_1txotr_msg_err_sts_2 */
                        uint64_t        txdma_error     : 1;        /* [265:265] PCIM_INT_STS4[9] TXDMA Domain ErrorTXDMA_ERR_STS */
                        uint64_t        lm_error        : 1;        /* [266:266] PCIM_INT_STS4[10] LM Domain ErrorLM_ERR_STS */
                        uint64_t        rxe2e_error     : 1;        /* [267:267] PCIM_INT_STS4[11] RXE2E Domain ErrorRXE2E_ERR_STS_1 */
                        uint64_t        rxhp_error      : 1;        /* [268:268] PCIM_INT_STS4[12] RXHP Domain ErrorRXHP_ERR_STS_1 */
                        uint64_t        rxdma_error     : 1;        /* [269:269] PCIM_INT_STS4[13] RXDMA Domain ErrorRXDMA_ERR_STS_1RXDMA_ERR_STS_2 */
                        uint64_t        rxet_error      : 1;        /* [270:270] PCIM_INT_STS4[14] RXET Domain ErrorRXET_ERR_STS */
                        uint64_t        rxhiarb_error   : 1;        /* [271:271] PCIM_INT_STS4[15] RXHIARB Domain ErrorRXHIARB_ERR_STS_1 */
                        uint64_t        at_error        : 1;        /* [272:272] PCIM_INT_STS4[16] AT Domain ErrorFXR_AT_ERR_STS_1 */
                        uint64_t        opio_error      : 1;        /* [273:273] PCIM_INT_STS4[17] OPIO Domain ErrorOPIO_PHY_ERR_STS */
                        uint64_t        rxci_error      : 1;        /* [274:274] PCIM_INT_STS4[18] RXCI Domain ErrorRXCID_ERR_STS */
                        uint64_t        lm_fpc0_error   : 1;        /* [275:275] PCIM_INT_STS4[19] LM FPC0 Domain ErrorFPC_ERR_STS */
                        uint64_t        lm_fpc1_error   : 1;        /* [276:276] PCIM_INT_STS4[20] LM FPC1 Domain ErrorFPC_ERR_STS */
                        uint64_t        lm_tp0_error    : 1;        /* [277:277] PCIM_INT_STS4[21] LM TP0 Domain ErrorTP_ERR_STS_0TP_ERR_STS_1 */
                        uint64_t        lm_tp1_error    : 1;        /* [278:278] PCIM_INT_STS4[22] LM TP1 Domain ErrorTP_ERR_STS_0TP_ERR_STS_1 */
                        uint64_t        pmon_core_error : 1;        /* [279:279] PCIM_INT_STS4[23] PMON CORE (1.2Ghz) Domain ErrorPMON_ERR_STS_1 */
                        uint64_t        reserved_319_280: 40;        /* [319:280] PCIM_INT_STS4[62:24] Reserved */
                };
        };
        uint64_t val[5];
};


#endif                 /* DEF_FXR_PCIM_SW_STRUCT */
