<stg><name>dense</name>


<trans_list>

<trans id="2205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="30" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="40" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="47" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader116.preheader:3  %input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)

]]></Node>
<StgValue><ssdm name="input_V_offset_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
.preheader116.preheader:8  %sext_ln7_1 = sext i32 %input_V_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln7_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader116.preheader:9  %input_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln7_1

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:14  %temp_0_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_0_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:15  %temp_1_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_1_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:16  %temp_2_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_2_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:17  %temp_3_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_3_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:18  %temp_4_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_4_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:19  %temp_5_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_5_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:20  %temp_6_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_6_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:21  %temp_7_V = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_7_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:22  %tempWeight_0_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:23  %tempWeight_1_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:24  %tempWeight_2_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:25  %tempWeight_3_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:26  %tempWeight_4_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:27  %tempWeight_5_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:28  %tempWeight_6_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
.preheader116.preheader:29  %tempWeight_7_V = alloca [980 x i8], align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader116.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader116.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader116.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader116.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="71" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader116.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader116.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader116.preheader:0  %fcBias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcBias_V_offset)

]]></Node>
<StgValue><ssdm name="fcBias_V_offset_read"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader116.preheader:1  %fcWeight_V_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcWeight_V_offset)

]]></Node>
<StgValue><ssdm name="fcWeight_V_offset_re"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader116.preheader:2  %outputDense_V_offset_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputDense_V_offset)

]]></Node>
<StgValue><ssdm name="outputDense_V_offset_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="33" op_0_bw="32">
<![CDATA[
.preheader116.preheader:4  %sext_ln8 = sext i32 %fcBias_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
.preheader116.preheader:5  %sext_ln8_1 = sext i32 %fcWeight_V_offset_re to i64

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader116.preheader:6  %input_V_addr = getelementptr i8* %input_V, i64 %sext_ln8_1

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="33" op_0_bw="32">
<![CDATA[
.preheader116.preheader:7  %sext_ln7 = sext i32 %outputDense_V_offset_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader116.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 10, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader116.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 7840, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader116.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 10, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader116.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 784, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader116.preheader:30  %input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)

]]></Node>
<StgValue><ssdm name="input_V_addr_3_rd_re"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader116.preheader:31  br label %.preheader116

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader116:0  %i_0 = phi i10 [ %i, %1 ], [ 0, %.preheader116.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader116:1  %icmp_ln15 = icmp eq i10 %i_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader116:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader116:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader116:4  br i1 %icmp_ln15, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:0  %input_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr_1)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_read"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="10">
<![CDATA[
:1  %trunc_ln203 = trunc i10 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_0, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
:3  %zext_ln203 = zext i7 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_0_V_addr = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_0_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_1_V_addr = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_1_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_2_V_addr = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_2_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_3_V_addr = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_3_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_4_V_addr = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_4_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %temp_5_V_addr = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_5_V_addr"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temp_6_V_addr = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_6_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %temp_7_V_addr = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="temp_7_V_addr"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:12  switch i3 %trunc_ln203, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln16"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch6:0  store i8 %input_V_addr_1_read, i8* %temp_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch5:0  store i8 %input_V_addr_1_read, i8* %temp_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch4:0  store i8 %input_V_addr_1_read, i8* %temp_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3:0  store i8 %input_V_addr_1_read, i8* %temp_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch2:0  store i8 %input_V_addr_1_read, i8* %temp_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1:0  store i8 %input_V_addr_1_read, i8* %temp_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch0:0  store i8 %input_V_addr_1_read, i8* %temp_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch7:0  store i8 %input_V_addr_1_read, i8* %temp_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader116

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader.preheader:0  %input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)

]]></Node>
<StgValue><ssdm name="input_V_addr_1_rd_re"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader:0  %i2_0 = phi i13 [ %i_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:1  %icmp_ln20 = icmp eq i13 %i2_0, -352

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7840, i64 7840, i64 7840)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:3  %i_1 = add i13 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln20, label %.preheader2622.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)

]]></Node>
<StgValue><ssdm name="input_V_addr_read"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="13">
<![CDATA[
:1  %trunc_ln203_1 = trunc i13 %i2_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %lshr_ln203_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %i2_0, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln203_1 = zext i10 %lshr_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tempWeight_0_V_addr = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tempWeight_1_V_addr = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tempWeight_2_V_addr = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %tempWeight_3_V_addr = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tempWeight_4_V_addr = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tempWeight_5_V_addr = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %tempWeight_6_V_addr = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tempWeight_7_V_addr = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:12  switch i3 %trunc_ln203_1, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.preheader2622.preheader:0  br label %.preheader2622

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="148" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %input_V_addr_read, i8* %tempWeight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %input_V_addr_read, i8* %tempWeight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %input_V_addr_read, i8* %tempWeight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 %input_V_addr_read, i8* %tempWeight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 %input_V_addr_read, i8* %tempWeight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 %input_V_addr_read, i8* %tempWeight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 %input_V_addr_read, i8* %tempWeight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %input_V_addr_read, i8* %tempWeight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2622:0  %c_0 = phi i4 [ %c, %6 ], [ 0, %.preheader2622.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader2622:1  %phi_mul = phi i13 [ %add_ln35_112, %6 ], [ 0, %.preheader2622.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader2622:2  %add_ln35_112 = add i13 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="add_ln35_112"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2622:3  %icmp_ln30 = icmp eq i4 %c_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2622:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2622:5  %c = add i4 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2622:6  br i1 %icmp_ln30, label %7, label %4

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="33" op_0_bw="4">
<![CDATA[
:0  %zext_ln31 = zext i4 %c_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %add_ln31 = add i33 %sext_ln8, %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="33">
<![CDATA[
:2  %sext_ln31 = sext i33 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:3  %fcBias_V_addr = getelementptr i8* %input_V, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="fcBias_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="177" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="178" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="179" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="181" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="182" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  %sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="sum_V_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:5  %sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="186" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_Val2_1_0 = phi i8 [ %sum_V, %4 ], [ %add_ln703_111, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]

]]></Node>
<StgValue><ssdm name="p_Val2_1_0"/></StgValue>
</operation>

<operation id="187" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %i3_0_0 = phi i10 [ 0, %4 ], [ %add_ln33_96, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]

]]></Node>
<StgValue><ssdm name="i3_0_0"/></StgValue>
</operation>

<operation id="188" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="10">
<![CDATA[
:2  %i3_0_0_cast = zext i10 %i3_0_0 to i13

]]></Node>
<StgValue><ssdm name="i3_0_0_cast"/></StgValue>
</operation>

<operation id="189" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %icmp_ln33 = icmp eq i10 %i3_0_0, -240

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln33, label %6, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="192" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:0  %add_ln35 = add i13 %i3_0_0_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1  %lshr_ln1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i3_0_0, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %zext_ln1116 = zext i7 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:3  %temp_0_V_addr_1 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  %temp_0_V_load = load i8* %temp_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:6  %lshr_ln2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:7  %zext_ln1117 = zext i10 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:8  %tempWeight_0_V_addr_1 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:9  %tempWeight_0_V_load = load i8* %tempWeight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:13  %or_ln33 = or i10 %i3_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:14  %zext_ln33 = zext i10 %or_ln33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:15  %add_ln35_1 = add i13 %zext_ln33, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:16  %temp_1_V_addr_1 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:17  %temp_1_V_load = load i8* %temp_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:19  %lshr_ln1117_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_1, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_1"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:20  %zext_ln1117_1 = zext i10 %lshr_ln1117_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_1"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:21  %tempWeight_1_V_addr_1 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:22  %tempWeight_1_V_load = load i8* %tempWeight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:26  %or_ln33_1 = or i10 %i3_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:27  %zext_ln33_1 = zext i10 %or_ln33_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:28  %add_ln35_2 = add i13 %zext_ln33_1, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:29  %temp_2_V_addr_1 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:30  %temp_2_V_load = load i8* %temp_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:32  %lshr_ln1117_2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_2, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_2"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:33  %zext_ln1117_2 = zext i10 %lshr_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_2"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:34  %tempWeight_2_V_addr_1 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:35  %tempWeight_2_V_load = load i8* %tempWeight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:39  %or_ln33_2 = or i10 %i3_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:40  %zext_ln33_2 = zext i10 %or_ln33_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:41  %add_ln35_3 = add i13 %zext_ln33_2, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:42  %temp_3_V_addr_1 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:43  %temp_3_V_load = load i8* %temp_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:45  %lshr_ln1117_3 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_3, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_3"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:46  %zext_ln1117_3 = zext i10 %lshr_ln1117_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_3"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:47  %tempWeight_3_V_addr_1 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_3

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:48  %tempWeight_3_V_load = load i8* %tempWeight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:52  %or_ln33_3 = or i10 %i3_0_0, 4

]]></Node>
<StgValue><ssdm name="or_ln33_3"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:53  %zext_ln33_3 = zext i10 %or_ln33_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:54  %add_ln35_4 = add i13 %zext_ln33_3, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:55  %temp_4_V_addr_1 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:56  %temp_4_V_load = load i8* %temp_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:58  %lshr_ln1117_4 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_4, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_4"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:59  %zext_ln1117_4 = zext i10 %lshr_ln1117_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_4"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:60  %tempWeight_4_V_addr_1 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_4

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:61  %tempWeight_4_V_load = load i8* %tempWeight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:65  %or_ln33_4 = or i10 %i3_0_0, 5

]]></Node>
<StgValue><ssdm name="or_ln33_4"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:66  %zext_ln33_4 = zext i10 %or_ln33_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:67  %add_ln35_5 = add i13 %zext_ln33_4, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:68  %temp_5_V_addr_1 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:69  %temp_5_V_load = load i8* %temp_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:71  %lshr_ln1117_5 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_5, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_5"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:72  %zext_ln1117_5 = zext i10 %lshr_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:73  %tempWeight_5_V_addr_1 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_5

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:74  %tempWeight_5_V_load = load i8* %tempWeight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:78  %or_ln33_5 = or i10 %i3_0_0, 6

]]></Node>
<StgValue><ssdm name="or_ln33_5"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:79  %zext_ln33_5 = zext i10 %or_ln33_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:80  %add_ln35_6 = add i13 %zext_ln33_5, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:81  %temp_6_V_addr_1 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:82  %temp_6_V_load = load i8* %temp_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:84  %lshr_ln1117_6 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_6, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_6"/></StgValue>
</operation>

<operation id="252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:85  %zext_ln1117_6 = zext i10 %lshr_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:86  %tempWeight_6_V_addr_1 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:87  %tempWeight_6_V_load = load i8* %tempWeight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load"/></StgValue>
</operation>

<operation id="255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:91  %or_ln33_6 = or i10 %i3_0_0, 7

]]></Node>
<StgValue><ssdm name="or_ln33_6"/></StgValue>
</operation>

<operation id="256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:92  %zext_ln33_6 = zext i10 %or_ln33_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:93  %add_ln35_7 = add i13 %zext_ln33_6, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:94  %temp_7_V_addr_1 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:95  %temp_7_V_load = load i8* %temp_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:97  %lshr_ln1117_7 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_7, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_7"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:98  %zext_ln1117_7 = zext i10 %lshr_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:99  %tempWeight_7_V_addr_1 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:100  %tempWeight_7_V_load = load i8* %tempWeight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:104  %or_ln33_7 = or i10 %i3_0_0, 8

]]></Node>
<StgValue><ssdm name="or_ln33_7"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:105  %zext_ln33_7 = zext i10 %or_ln33_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_7"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:106  %add_ln35_8 = add i13 %zext_ln33_7, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:107  %lshr_ln1116_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_1"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:108  %zext_ln1116_1 = zext i7 %lshr_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:109  %temp_0_V_addr_2 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:110  %temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_1"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:112  %lshr_ln1117_8 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_8, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_8"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:113  %zext_ln1117_8 = zext i10 %lshr_ln1117_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:114  %tempWeight_0_V_addr_2 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_8

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_2"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:115  %tempWeight_0_V_load_1 = load i8* %tempWeight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_1"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:119  %or_ln33_8 = or i10 %i3_0_0, 9

]]></Node>
<StgValue><ssdm name="or_ln33_8"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:120  %zext_ln33_8 = zext i10 %or_ln33_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_8"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:121  %add_ln35_9 = add i13 %zext_ln33_8, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:122  %lshr_ln1116_2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_8, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_2"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:123  %zext_ln1116_2 = zext i7 %lshr_ln1116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:124  %temp_1_V_addr_2 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:125  %temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_1"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:127  %lshr_ln1117_9 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_9, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_9"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:128  %zext_ln1117_9 = zext i10 %lshr_ln1117_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:129  %tempWeight_1_V_addr_2 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_9

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:130  %tempWeight_1_V_load_1 = load i8* %tempWeight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_1"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:134  %or_ln33_9 = or i10 %i3_0_0, 10

]]></Node>
<StgValue><ssdm name="or_ln33_9"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:135  %zext_ln33_9 = zext i10 %or_ln33_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_9"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:136  %add_ln35_10 = add i13 %zext_ln33_9, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:137  %lshr_ln1116_3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_9, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_3"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:138  %zext_ln1116_3 = zext i7 %lshr_ln1116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:139  %temp_2_V_addr_2 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:140  %temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_1"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:142  %lshr_ln1117_s = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_10, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_s"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:143  %zext_ln1117_10 = zext i10 %lshr_ln1117_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:144  %tempWeight_2_V_addr_2 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_10

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:145  %tempWeight_2_V_load_1 = load i8* %tempWeight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_1"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:149  %or_ln33_10 = or i10 %i3_0_0, 11

]]></Node>
<StgValue><ssdm name="or_ln33_10"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:150  %zext_ln33_10 = zext i10 %or_ln33_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_10"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:151  %add_ln35_11 = add i13 %zext_ln33_10, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:152  %lshr_ln1116_4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_10, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_4"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:153  %zext_ln1116_4 = zext i7 %lshr_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:154  %temp_3_V_addr_2 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_2"/></StgValue>
</operation>

<operation id="303" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:155  %temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_1"/></StgValue>
</operation>

<operation id="304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:157  %lshr_ln1117_10 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_11, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_10"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:158  %zext_ln1117_11 = zext i10 %lshr_ln1117_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:159  %tempWeight_3_V_addr_2 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_11

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_2"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:160  %tempWeight_3_V_load_1 = load i8* %tempWeight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_1"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:164  %or_ln33_11 = or i10 %i3_0_0, 12

]]></Node>
<StgValue><ssdm name="or_ln33_11"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:165  %zext_ln33_11 = zext i10 %or_ln33_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_11"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:166  %add_ln35_12 = add i13 %zext_ln33_11, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:167  %lshr_ln1116_5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_11, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_5"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:168  %zext_ln1116_5 = zext i7 %lshr_ln1116_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:169  %temp_4_V_addr_2 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_2"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:170  %temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_1"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:172  %lshr_ln1117_11 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_12, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_11"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:173  %zext_ln1117_12 = zext i10 %lshr_ln1117_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:174  %tempWeight_4_V_addr_2 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_2"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:175  %tempWeight_4_V_load_1 = load i8* %tempWeight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_1"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:179  %or_ln33_12 = or i10 %i3_0_0, 13

]]></Node>
<StgValue><ssdm name="or_ln33_12"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:180  %zext_ln33_12 = zext i10 %or_ln33_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_12"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:181  %add_ln35_13 = add i13 %zext_ln33_12, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:182  %lshr_ln1116_6 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_12, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_6"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:183  %zext_ln1116_6 = zext i7 %lshr_ln1116_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:184  %temp_5_V_addr_2 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_2"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:185  %temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_1"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:187  %lshr_ln1117_12 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_13, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_12"/></StgValue>
</operation>

<operation id="327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:188  %zext_ln1117_13 = zext i10 %lshr_ln1117_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_13"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:189  %tempWeight_5_V_addr_2 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_13

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_2"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:190  %tempWeight_5_V_load_1 = load i8* %tempWeight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_1"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:194  %or_ln33_13 = or i10 %i3_0_0, 14

]]></Node>
<StgValue><ssdm name="or_ln33_13"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:195  %zext_ln33_13 = zext i10 %or_ln33_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_13"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:196  %add_ln35_14 = add i13 %zext_ln33_13, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:197  %lshr_ln1116_7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_13, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_7"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:198  %zext_ln1116_7 = zext i7 %lshr_ln1116_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:199  %temp_6_V_addr_2 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:200  %temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_1"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:202  %lshr_ln1117_13 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_14, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_13"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:203  %zext_ln1117_14 = zext i10 %lshr_ln1117_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_14"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:204  %tempWeight_6_V_addr_2 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_14

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:205  %tempWeight_6_V_load_1 = load i8* %tempWeight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_1"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:209  %or_ln33_14 = or i10 %i3_0_0, 15

]]></Node>
<StgValue><ssdm name="or_ln33_14"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:210  %zext_ln33_14 = zext i10 %or_ln33_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_14"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:211  %add_ln35_15 = add i13 %zext_ln33_14, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_15"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:212  %lshr_ln1116_8 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_14, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_8"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:213  %zext_ln1116_8 = zext i7 %lshr_ln1116_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:214  %temp_7_V_addr_2 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_8

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:215  %temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_1"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:217  %lshr_ln1117_14 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_15, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_14"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:218  %zext_ln1117_15 = zext i10 %lshr_ln1117_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_15"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:219  %tempWeight_7_V_addr_2 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_15

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_2"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:220  %tempWeight_7_V_load_1 = load i8* %tempWeight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_1"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1776  %add_ln33_96 = add i10 %i3_0_0, 112

]]></Node>
<StgValue><ssdm name="add_ln33_96"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:0  %add_ln203 = add i33 %zext_ln31, %sext_ln7

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="33">
<![CDATA[
:1  %sext_ln203 = sext i33 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:2  %fcBias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="356" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  %temp_0_V_load = load i8* %temp_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  %sext_ln1117 = sext i8 %temp_0_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:9  %tempWeight_0_V_load = load i8* %tempWeight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:10  %sext_ln1118 = sext i8 %tempWeight_0_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:11  %mul_ln1118 = mul i11 %sext_ln1118, %sext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:12  %trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:17  %temp_1_V_load = load i8* %temp_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:18  %sext_ln1117_1 = sext i8 %temp_1_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:22  %tempWeight_1_V_load = load i8* %tempWeight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:23  %sext_ln1118_1 = sext i8 %tempWeight_1_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:24  %mul_ln1118_1 = mul i11 %sext_ln1118_1, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:25  %trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_1, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:30  %temp_2_V_load = load i8* %temp_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:31  %sext_ln1117_2 = sext i8 %temp_2_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:35  %tempWeight_2_V_load = load i8* %tempWeight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:36  %sext_ln1118_2 = sext i8 %tempWeight_2_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:37  %mul_ln1118_2 = mul i11 %sext_ln1118_2, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:38  %trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:43  %temp_3_V_load = load i8* %temp_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:44  %sext_ln1117_3 = sext i8 %temp_3_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:48  %tempWeight_3_V_load = load i8* %tempWeight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:49  %sext_ln1118_3 = sext i8 %tempWeight_3_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:50  %mul_ln1118_3 = mul i11 %sext_ln1118_3, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:51  %trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_3, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:56  %temp_4_V_load = load i8* %temp_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:57  %sext_ln1117_4 = sext i8 %temp_4_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:61  %tempWeight_4_V_load = load i8* %tempWeight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:62  %sext_ln1118_4 = sext i8 %tempWeight_4_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:63  %mul_ln1118_4 = mul i11 %sext_ln1118_4, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:64  %trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_4, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:69  %temp_5_V_load = load i8* %temp_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:70  %sext_ln1117_5 = sext i8 %temp_5_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:74  %tempWeight_5_V_load = load i8* %tempWeight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:75  %sext_ln1118_5 = sext i8 %tempWeight_5_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:76  %mul_ln1118_5 = mul i11 %sext_ln1118_5, %sext_ln1117_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:77  %trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_5, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:82  %temp_6_V_load = load i8* %temp_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:83  %sext_ln1117_6 = sext i8 %temp_6_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:87  %tempWeight_6_V_load = load i8* %tempWeight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:88  %sext_ln1118_6 = sext i8 %tempWeight_6_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:89  %mul_ln1118_6 = mul i11 %sext_ln1118_6, %sext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:90  %trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_6, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:95  %temp_7_V_load = load i8* %temp_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:96  %sext_ln1117_7 = sext i8 %temp_7_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:100  %tempWeight_7_V_load = load i8* %tempWeight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:101  %sext_ln1118_7 = sext i8 %tempWeight_7_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:102  %mul_ln1118_7 = mul i11 %sext_ln1118_7, %sext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:103  %trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_7, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:110  %temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_1"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:111  %sext_ln1117_8 = sext i8 %temp_0_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:115  %tempWeight_0_V_load_1 = load i8* %tempWeight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_1"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:116  %sext_ln1118_8 = sext i8 %tempWeight_0_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:117  %mul_ln1118_8 = mul i11 %sext_ln1118_8, %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:118  %trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_8, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:125  %temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_1"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:126  %sext_ln1117_9 = sext i8 %temp_1_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_9"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:130  %tempWeight_1_V_load_1 = load i8* %tempWeight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_1"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:131  %sext_ln1118_9 = sext i8 %tempWeight_1_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:132  %mul_ln1118_9 = mul i11 %sext_ln1118_9, %sext_ln1117_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:133  %trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_9, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:140  %temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_1"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:141  %sext_ln1117_10 = sext i8 %temp_2_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_10"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:145  %tempWeight_2_V_load_1 = load i8* %tempWeight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_1"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:146  %sext_ln1118_10 = sext i8 %tempWeight_2_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:147  %mul_ln1118_10 = mul i11 %sext_ln1118_10, %sext_ln1117_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:148  %trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_10, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:155  %temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_1"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:156  %sext_ln1117_11 = sext i8 %temp_3_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_11"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:160  %tempWeight_3_V_load_1 = load i8* %tempWeight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_1"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:161  %sext_ln1118_11 = sext i8 %tempWeight_3_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:162  %mul_ln1118_11 = mul i11 %sext_ln1118_11, %sext_ln1117_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:163  %trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_11, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:170  %temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_1"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:171  %sext_ln1117_12 = sext i8 %temp_4_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_12"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:175  %tempWeight_4_V_load_1 = load i8* %tempWeight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_1"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:176  %sext_ln1118_12 = sext i8 %tempWeight_4_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:177  %mul_ln1118_12 = mul i11 %sext_ln1118_12, %sext_ln1117_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:178  %trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_12, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:185  %temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_1"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:186  %sext_ln1117_13 = sext i8 %temp_5_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_13"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:190  %tempWeight_5_V_load_1 = load i8* %tempWeight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_1"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:191  %sext_ln1118_13 = sext i8 %tempWeight_5_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:192  %mul_ln1118_13 = mul i11 %sext_ln1118_13, %sext_ln1117_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:193  %trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_13, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:200  %temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_1"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:201  %sext_ln1117_14 = sext i8 %temp_6_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_14"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:205  %tempWeight_6_V_load_1 = load i8* %tempWeight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_1"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:206  %sext_ln1118_14 = sext i8 %tempWeight_6_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:207  %mul_ln1118_14 = mul i11 %sext_ln1118_14, %sext_ln1117_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:208  %trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_14, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:215  %temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_1"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:216  %sext_ln1117_15 = sext i8 %temp_7_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_15"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:220  %tempWeight_7_V_load_1 = load i8* %tempWeight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_1"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:221  %sext_ln1118_15 = sext i8 %tempWeight_7_V_load_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:222  %mul_ln1118_15 = mul i11 %sext_ln1118_15, %sext_ln1117_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:223  %trunc_ln708_14 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_15, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:224  %add_ln33 = add i10 %i3_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:225  %zext_ln33_15 = zext i10 %add_ln33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_15"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:226  %add_ln35_16 = add i13 %zext_ln33_15, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_16"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:227  %lshr_ln1116_9 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_9"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:228  %zext_ln1116_9 = zext i7 %lshr_ln1116_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:229  %temp_0_V_addr_3 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_3"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:230  %temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_2"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:232  %lshr_ln1117_15 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_16, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_15"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:233  %zext_ln1117_16 = zext i10 %lshr_ln1117_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_16"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:234  %tempWeight_0_V_addr_3 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_16

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_3"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:235  %tempWeight_0_V_load_2 = load i8* %tempWeight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_2"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:239  %add_ln33_1 = add i10 %i3_0_0, 17

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:240  %zext_ln33_16 = zext i10 %add_ln33_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_16"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:241  %add_ln35_17 = add i13 %zext_ln33_16, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_17"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:242  %lshr_ln1116_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_1, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_s"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:243  %zext_ln1116_10 = zext i7 %lshr_ln1116_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:244  %temp_1_V_addr_3 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_3"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:245  %temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_2"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:247  %lshr_ln1117_16 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_17, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_16"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:248  %zext_ln1117_17 = zext i10 %lshr_ln1117_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_17"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:249  %tempWeight_1_V_addr_3 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_17

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_3"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:250  %tempWeight_1_V_load_2 = load i8* %tempWeight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_2"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:254  %add_ln33_2 = add i10 %i3_0_0, 18

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:255  %zext_ln33_17 = zext i10 %add_ln33_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_17"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:256  %add_ln35_18 = add i13 %zext_ln33_17, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_18"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:257  %lshr_ln1116_10 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_2, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_10"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:258  %zext_ln1116_11 = zext i7 %lshr_ln1116_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:259  %temp_2_V_addr_3 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_3"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:260  %temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_2"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:262  %lshr_ln1117_17 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_18, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_17"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:263  %zext_ln1117_18 = zext i10 %lshr_ln1117_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_18"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:264  %tempWeight_2_V_addr_3 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_18

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_3"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:265  %tempWeight_2_V_load_2 = load i8* %tempWeight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_2"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:269  %add_ln33_3 = add i10 %i3_0_0, 19

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:270  %zext_ln33_18 = zext i10 %add_ln33_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_18"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:271  %add_ln35_19 = add i13 %zext_ln33_18, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_19"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:272  %lshr_ln1116_11 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_3, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_11"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:273  %zext_ln1116_12 = zext i7 %lshr_ln1116_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:274  %temp_3_V_addr_3 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_3"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:275  %temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_2"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:277  %lshr_ln1117_18 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_19, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_18"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:278  %zext_ln1117_19 = zext i10 %lshr_ln1117_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_19"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:279  %tempWeight_3_V_addr_3 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_19

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_3"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:280  %tempWeight_3_V_load_2 = load i8* %tempWeight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_2"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:284  %add_ln33_4 = add i10 %i3_0_0, 20

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:285  %zext_ln33_19 = zext i10 %add_ln33_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_19"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:286  %add_ln35_20 = add i13 %zext_ln33_19, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_20"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:287  %lshr_ln1116_12 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_4, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_12"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:288  %zext_ln1116_13 = zext i7 %lshr_ln1116_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:289  %temp_4_V_addr_3 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_13

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_3"/></StgValue>
</operation>

<operation id="502" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:290  %temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_2"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:292  %lshr_ln1117_19 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_20, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_19"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:293  %zext_ln1117_20 = zext i10 %lshr_ln1117_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_20"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:294  %tempWeight_4_V_addr_3 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_20

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_3"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:295  %tempWeight_4_V_load_2 = load i8* %tempWeight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_2"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:299  %add_ln33_5 = add i10 %i3_0_0, 21

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:300  %zext_ln33_20 = zext i10 %add_ln33_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_20"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:301  %add_ln35_21 = add i13 %zext_ln33_20, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_21"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:302  %lshr_ln1116_13 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_5, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_13"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:303  %zext_ln1116_14 = zext i7 %lshr_ln1116_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_14"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:304  %temp_5_V_addr_3 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_14

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_3"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:305  %temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_2"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:307  %lshr_ln1117_20 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_21, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_20"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:308  %zext_ln1117_21 = zext i10 %lshr_ln1117_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_21"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:309  %tempWeight_5_V_addr_3 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_21

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_3"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:310  %tempWeight_5_V_load_2 = load i8* %tempWeight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_2"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:314  %add_ln33_6 = add i10 %i3_0_0, 22

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:315  %zext_ln33_21 = zext i10 %add_ln33_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_21"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:316  %add_ln35_22 = add i13 %zext_ln33_21, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_22"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:317  %lshr_ln1116_14 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_6, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_14"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:318  %zext_ln1116_15 = zext i7 %lshr_ln1116_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_15"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:319  %temp_6_V_addr_3 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_15

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_3"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:320  %temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_2"/></StgValue>
</operation>

<operation id="525" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:322  %lshr_ln1117_21 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_22, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_21"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:323  %zext_ln1117_22 = zext i10 %lshr_ln1117_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_22"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:324  %tempWeight_6_V_addr_3 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_22

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_3"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:325  %tempWeight_6_V_load_2 = load i8* %tempWeight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_2"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:329  %add_ln33_7 = add i10 %i3_0_0, 23

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="530" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:330  %zext_ln33_22 = zext i10 %add_ln33_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_22"/></StgValue>
</operation>

<operation id="531" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:331  %add_ln35_23 = add i13 %zext_ln33_22, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_23"/></StgValue>
</operation>

<operation id="532" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:332  %lshr_ln1116_15 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_7, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_15"/></StgValue>
</operation>

<operation id="533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:333  %zext_ln1116_16 = zext i7 %lshr_ln1116_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_16"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:334  %temp_7_V_addr_3 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_16

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_3"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:335  %temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_2"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:337  %lshr_ln1117_22 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_23, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_22"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:338  %zext_ln1117_23 = zext i10 %lshr_ln1117_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_23"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:339  %tempWeight_7_V_addr_3 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_23

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_3"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:340  %tempWeight_7_V_load_2 = load i8* %tempWeight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_2"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:344  %add_ln33_8 = add i10 %i3_0_0, 24

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:345  %zext_ln33_23 = zext i10 %add_ln33_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_23"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:346  %add_ln35_24 = add i13 %zext_ln33_23, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_24"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:347  %lshr_ln1116_16 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_8, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_16"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:348  %zext_ln1116_17 = zext i7 %lshr_ln1116_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_17"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:349  %temp_0_V_addr_4 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_17

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_4"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:350  %temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_3"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:352  %lshr_ln1117_23 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_24, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_23"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:353  %zext_ln1117_24 = zext i10 %lshr_ln1117_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_24"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:354  %tempWeight_0_V_addr_4 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_24

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_4"/></StgValue>
</operation>

<operation id="550" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:355  %tempWeight_0_V_load_3 = load i8* %tempWeight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_3"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:359  %add_ln33_9 = add i10 %i3_0_0, 25

]]></Node>
<StgValue><ssdm name="add_ln33_9"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:360  %zext_ln33_24 = zext i10 %add_ln33_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_24"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:361  %add_ln35_25 = add i13 %zext_ln33_24, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_25"/></StgValue>
</operation>

<operation id="554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:362  %lshr_ln1116_17 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_9, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_17"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:363  %zext_ln1116_18 = zext i7 %lshr_ln1116_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_18"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:364  %temp_1_V_addr_4 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_18

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_4"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:365  %temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_3"/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:367  %lshr_ln1117_24 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_25, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_24"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:368  %zext_ln1117_25 = zext i10 %lshr_ln1117_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_25"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:369  %tempWeight_1_V_addr_4 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_25

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_4"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:370  %tempWeight_1_V_load_3 = load i8* %tempWeight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_3"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:374  %add_ln33_10 = add i10 %i3_0_0, 26

]]></Node>
<StgValue><ssdm name="add_ln33_10"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:375  %zext_ln33_25 = zext i10 %add_ln33_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_25"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:376  %add_ln35_26 = add i13 %zext_ln33_25, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_26"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:377  %lshr_ln1116_18 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_10, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_18"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:378  %zext_ln1116_19 = zext i7 %lshr_ln1116_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_19"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:379  %temp_2_V_addr_4 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_19

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_4"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:380  %temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_3"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:382  %lshr_ln1117_25 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_26, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_25"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:383  %zext_ln1117_26 = zext i10 %lshr_ln1117_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_26"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:384  %tempWeight_2_V_addr_4 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_26

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_4"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:385  %tempWeight_2_V_load_3 = load i8* %tempWeight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_3"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:389  %add_ln33_11 = add i10 %i3_0_0, 27

]]></Node>
<StgValue><ssdm name="add_ln33_11"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:390  %zext_ln33_26 = zext i10 %add_ln33_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_26"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:391  %add_ln35_27 = add i13 %zext_ln33_26, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_27"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:392  %lshr_ln1116_19 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_11, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_19"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:393  %zext_ln1116_20 = zext i7 %lshr_ln1116_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_20"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:394  %temp_3_V_addr_4 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_20

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_4"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:395  %temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_3"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:397  %lshr_ln1117_26 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_27, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_26"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:398  %zext_ln1117_27 = zext i10 %lshr_ln1117_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_27"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:399  %tempWeight_3_V_addr_4 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_27

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_4"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:400  %tempWeight_3_V_load_3 = load i8* %tempWeight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_3"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:404  %add_ln33_12 = add i10 %i3_0_0, 28

]]></Node>
<StgValue><ssdm name="add_ln33_12"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:405  %zext_ln33_27 = zext i10 %add_ln33_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_27"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:406  %add_ln35_28 = add i13 %zext_ln33_27, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_28"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:407  %lshr_ln1116_20 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_12, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_20"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:408  %zext_ln1116_21 = zext i7 %lshr_ln1116_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_21"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:409  %temp_4_V_addr_4 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_21

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_4"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:410  %temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_3"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:412  %lshr_ln1117_27 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_28, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_27"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:413  %zext_ln1117_28 = zext i10 %lshr_ln1117_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_28"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:414  %tempWeight_4_V_addr_4 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_28

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_4"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:415  %tempWeight_4_V_load_3 = load i8* %tempWeight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_3"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:419  %add_ln33_13 = add i10 %i3_0_0, 29

]]></Node>
<StgValue><ssdm name="add_ln33_13"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:420  %zext_ln33_28 = zext i10 %add_ln33_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_28"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:421  %add_ln35_29 = add i13 %zext_ln33_28, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_29"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:422  %lshr_ln1116_21 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_13, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_21"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:423  %zext_ln1116_22 = zext i7 %lshr_ln1116_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_22"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:424  %temp_5_V_addr_4 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_22

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_4"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:425  %temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_3"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:427  %lshr_ln1117_28 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_29, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_28"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:428  %zext_ln1117_29 = zext i10 %lshr_ln1117_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_29"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:429  %tempWeight_5_V_addr_4 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_29

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_4"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:430  %tempWeight_5_V_load_3 = load i8* %tempWeight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_3"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:434  %add_ln33_14 = add i10 %i3_0_0, 30

]]></Node>
<StgValue><ssdm name="add_ln33_14"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:435  %zext_ln33_29 = zext i10 %add_ln33_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_29"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:436  %add_ln35_30 = add i13 %zext_ln33_29, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_30"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:437  %lshr_ln1116_22 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_14, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_22"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:438  %zext_ln1116_23 = zext i7 %lshr_ln1116_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_23"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:439  %temp_6_V_addr_4 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_23

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_4"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:440  %temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_3"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:442  %lshr_ln1117_29 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_30, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_29"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:443  %zext_ln1117_30 = zext i10 %lshr_ln1117_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_30"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:444  %tempWeight_6_V_addr_4 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_30

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_4"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:445  %tempWeight_6_V_load_3 = load i8* %tempWeight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_3"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:449  %add_ln33_15 = add i10 %i3_0_0, 31

]]></Node>
<StgValue><ssdm name="add_ln33_15"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:450  %zext_ln33_30 = zext i10 %add_ln33_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_30"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:451  %add_ln35_31 = add i13 %zext_ln33_30, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_31"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:452  %lshr_ln1116_23 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_15, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_23"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:453  %zext_ln1116_24 = zext i7 %lshr_ln1116_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_24"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:454  %temp_7_V_addr_4 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_24

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_4"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:455  %temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_3"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:457  %lshr_ln1117_30 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_31, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_30"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:458  %zext_ln1117_31 = zext i10 %lshr_ln1117_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_31"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:459  %tempWeight_7_V_addr_4 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_31

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_4"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:460  %tempWeight_7_V_load_3 = load i8* %tempWeight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="628" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:230  %temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_2"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:231  %sext_ln1117_16 = sext i8 %temp_0_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_16"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:235  %tempWeight_0_V_load_2 = load i8* %tempWeight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_2"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:236  %sext_ln1118_16 = sext i8 %tempWeight_0_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:237  %mul_ln1118_16 = mul i11 %sext_ln1118_16, %sext_ln1117_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:238  %trunc_ln708_15 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_16, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:245  %temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_2"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:246  %sext_ln1117_17 = sext i8 %temp_1_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_17"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:250  %tempWeight_1_V_load_2 = load i8* %tempWeight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_2"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:251  %sext_ln1118_17 = sext i8 %tempWeight_1_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:252  %mul_ln1118_17 = mul i11 %sext_ln1118_17, %sext_ln1117_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:253  %trunc_ln708_16 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_17, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:260  %temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_2"/></StgValue>
</operation>

<operation id="641" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:261  %sext_ln1117_18 = sext i8 %temp_2_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_18"/></StgValue>
</operation>

<operation id="642" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:265  %tempWeight_2_V_load_2 = load i8* %tempWeight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_2"/></StgValue>
</operation>

<operation id="643" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:266  %sext_ln1118_18 = sext i8 %tempWeight_2_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="644" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:267  %mul_ln1118_18 = mul i11 %sext_ln1118_18, %sext_ln1117_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="645" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:268  %trunc_ln708_17 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_18, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="646" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:275  %temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_2"/></StgValue>
</operation>

<operation id="647" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:276  %sext_ln1117_19 = sext i8 %temp_3_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_19"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:280  %tempWeight_3_V_load_2 = load i8* %tempWeight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_2"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:281  %sext_ln1118_19 = sext i8 %tempWeight_3_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:282  %mul_ln1118_19 = mul i11 %sext_ln1118_19, %sext_ln1117_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:283  %trunc_ln708_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_19, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:290  %temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_2"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:291  %sext_ln1117_20 = sext i8 %temp_4_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_20"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:295  %tempWeight_4_V_load_2 = load i8* %tempWeight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_2"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:296  %sext_ln1118_20 = sext i8 %tempWeight_4_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:297  %mul_ln1118_20 = mul i11 %sext_ln1118_20, %sext_ln1117_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:298  %trunc_ln708_19 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_20, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:305  %temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_2"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:306  %sext_ln1117_21 = sext i8 %temp_5_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_21"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:310  %tempWeight_5_V_load_2 = load i8* %tempWeight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_2"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:311  %sext_ln1118_21 = sext i8 %tempWeight_5_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:312  %mul_ln1118_21 = mul i11 %sext_ln1118_21, %sext_ln1117_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:313  %trunc_ln708_20 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_21, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="664" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:320  %temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_2"/></StgValue>
</operation>

<operation id="665" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:321  %sext_ln1117_22 = sext i8 %temp_6_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_22"/></StgValue>
</operation>

<operation id="666" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:325  %tempWeight_6_V_load_2 = load i8* %tempWeight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_2"/></StgValue>
</operation>

<operation id="667" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:326  %sext_ln1118_22 = sext i8 %tempWeight_6_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="668" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:327  %mul_ln1118_22 = mul i11 %sext_ln1118_22, %sext_ln1117_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="669" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:328  %trunc_ln708_21 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_22, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="670" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:335  %temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_2"/></StgValue>
</operation>

<operation id="671" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:336  %sext_ln1117_23 = sext i8 %temp_7_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_23"/></StgValue>
</operation>

<operation id="672" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:340  %tempWeight_7_V_load_2 = load i8* %tempWeight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_2"/></StgValue>
</operation>

<operation id="673" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:341  %sext_ln1118_23 = sext i8 %tempWeight_7_V_load_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="674" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:342  %mul_ln1118_23 = mul i11 %sext_ln1118_23, %sext_ln1117_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="675" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:343  %trunc_ln708_22 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_23, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="676" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:350  %temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_3"/></StgValue>
</operation>

<operation id="677" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:351  %sext_ln1117_24 = sext i8 %temp_0_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_24"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:355  %tempWeight_0_V_load_3 = load i8* %tempWeight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_3"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:356  %sext_ln1118_24 = sext i8 %tempWeight_0_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:357  %mul_ln1118_24 = mul i11 %sext_ln1118_24, %sext_ln1117_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:358  %trunc_ln708_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_24, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:365  %temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_3"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:366  %sext_ln1117_25 = sext i8 %temp_1_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_25"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:370  %tempWeight_1_V_load_3 = load i8* %tempWeight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_3"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:371  %sext_ln1118_25 = sext i8 %tempWeight_1_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:372  %mul_ln1118_25 = mul i11 %sext_ln1118_25, %sext_ln1117_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:373  %trunc_ln708_24 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_25, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="688" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:380  %temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_3"/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:381  %sext_ln1117_26 = sext i8 %temp_2_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_26"/></StgValue>
</operation>

<operation id="690" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:385  %tempWeight_2_V_load_3 = load i8* %tempWeight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_3"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:386  %sext_ln1118_26 = sext i8 %tempWeight_2_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:387  %mul_ln1118_26 = mul i11 %sext_ln1118_26, %sext_ln1117_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:388  %trunc_ln708_25 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_26, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:395  %temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_3"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:396  %sext_ln1117_27 = sext i8 %temp_3_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_27"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:400  %tempWeight_3_V_load_3 = load i8* %tempWeight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_3"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:401  %sext_ln1118_27 = sext i8 %tempWeight_3_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:402  %mul_ln1118_27 = mul i11 %sext_ln1118_27, %sext_ln1117_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:403  %trunc_ln708_26 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_27, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:410  %temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_3"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:411  %sext_ln1117_28 = sext i8 %temp_4_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_28"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:415  %tempWeight_4_V_load_3 = load i8* %tempWeight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_3"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:416  %sext_ln1118_28 = sext i8 %tempWeight_4_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:417  %mul_ln1118_28 = mul i11 %sext_ln1118_28, %sext_ln1117_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:418  %trunc_ln708_27 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_28, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:425  %temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_3"/></StgValue>
</operation>

<operation id="707" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:426  %sext_ln1117_29 = sext i8 %temp_5_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_29"/></StgValue>
</operation>

<operation id="708" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:430  %tempWeight_5_V_load_3 = load i8* %tempWeight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_3"/></StgValue>
</operation>

<operation id="709" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:431  %sext_ln1118_29 = sext i8 %tempWeight_5_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="710" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:432  %mul_ln1118_29 = mul i11 %sext_ln1118_29, %sext_ln1117_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="711" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:433  %trunc_ln708_28 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_29, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="712" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:440  %temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_3"/></StgValue>
</operation>

<operation id="713" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:441  %sext_ln1117_30 = sext i8 %temp_6_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_30"/></StgValue>
</operation>

<operation id="714" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:445  %tempWeight_6_V_load_3 = load i8* %tempWeight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_3"/></StgValue>
</operation>

<operation id="715" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:446  %sext_ln1118_30 = sext i8 %tempWeight_6_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:447  %mul_ln1118_30 = mul i11 %sext_ln1118_30, %sext_ln1117_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:448  %trunc_ln708_29 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_30, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:455  %temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_3"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:456  %sext_ln1117_31 = sext i8 %temp_7_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_31"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:460  %tempWeight_7_V_load_3 = load i8* %tempWeight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_3"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:461  %sext_ln1118_31 = sext i8 %tempWeight_7_V_load_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:462  %mul_ln1118_31 = mul i11 %sext_ln1118_31, %sext_ln1117_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:463  %trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_31, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:464  %add_ln33_16 = add i10 %i3_0_0, 32

]]></Node>
<StgValue><ssdm name="add_ln33_16"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:465  %zext_ln33_31 = zext i10 %add_ln33_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_31"/></StgValue>
</operation>

<operation id="726" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:466  %add_ln35_32 = add i13 %zext_ln33_31, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_32"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:467  %lshr_ln1116_24 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_16, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_24"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:468  %zext_ln1116_25 = zext i7 %lshr_ln1116_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_25"/></StgValue>
</operation>

<operation id="729" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:469  %temp_0_V_addr_5 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_25

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_5"/></StgValue>
</operation>

<operation id="730" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:470  %temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_4"/></StgValue>
</operation>

<operation id="731" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:472  %lshr_ln1117_31 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_32, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_31"/></StgValue>
</operation>

<operation id="732" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:473  %zext_ln1117_32 = zext i10 %lshr_ln1117_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_32"/></StgValue>
</operation>

<operation id="733" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:474  %tempWeight_0_V_addr_5 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_32

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_5"/></StgValue>
</operation>

<operation id="734" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:475  %tempWeight_0_V_load_4 = load i8* %tempWeight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_4"/></StgValue>
</operation>

<operation id="735" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:479  %add_ln33_17 = add i10 %i3_0_0, 33

]]></Node>
<StgValue><ssdm name="add_ln33_17"/></StgValue>
</operation>

<operation id="736" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:480  %zext_ln33_32 = zext i10 %add_ln33_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_32"/></StgValue>
</operation>

<operation id="737" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:481  %add_ln35_33 = add i13 %zext_ln33_32, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_33"/></StgValue>
</operation>

<operation id="738" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:482  %lshr_ln1116_25 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_17, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_25"/></StgValue>
</operation>

<operation id="739" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:483  %zext_ln1116_26 = zext i7 %lshr_ln1116_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_26"/></StgValue>
</operation>

<operation id="740" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:484  %temp_1_V_addr_5 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_26

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_5"/></StgValue>
</operation>

<operation id="741" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:485  %temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_4"/></StgValue>
</operation>

<operation id="742" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:487  %lshr_ln1117_32 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_33, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_32"/></StgValue>
</operation>

<operation id="743" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:488  %zext_ln1117_33 = zext i10 %lshr_ln1117_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_33"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:489  %tempWeight_1_V_addr_5 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_33

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_5"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:490  %tempWeight_1_V_load_4 = load i8* %tempWeight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_4"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:494  %add_ln33_18 = add i10 %i3_0_0, 34

]]></Node>
<StgValue><ssdm name="add_ln33_18"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:495  %zext_ln33_33 = zext i10 %add_ln33_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_33"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:496  %add_ln35_34 = add i13 %zext_ln33_33, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_34"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:497  %lshr_ln1116_26 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_18, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_26"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:498  %zext_ln1116_27 = zext i7 %lshr_ln1116_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_27"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:499  %temp_2_V_addr_5 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_27

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_5"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:500  %temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_4"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:502  %lshr_ln1117_33 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_34, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_33"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:503  %zext_ln1117_34 = zext i10 %lshr_ln1117_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_34"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:504  %tempWeight_2_V_addr_5 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_34

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_5"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:505  %tempWeight_2_V_load_4 = load i8* %tempWeight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_4"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:509  %add_ln33_19 = add i10 %i3_0_0, 35

]]></Node>
<StgValue><ssdm name="add_ln33_19"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:510  %zext_ln33_34 = zext i10 %add_ln33_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_34"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:511  %add_ln35_35 = add i13 %zext_ln33_34, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_35"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:512  %lshr_ln1116_27 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_19, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_27"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:513  %zext_ln1116_28 = zext i7 %lshr_ln1116_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_28"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:514  %temp_3_V_addr_5 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_28

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_5"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:515  %temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_4"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:517  %lshr_ln1117_34 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_35, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_34"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:518  %zext_ln1117_35 = zext i10 %lshr_ln1117_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_35"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:519  %tempWeight_3_V_addr_5 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_35

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_5"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:520  %tempWeight_3_V_load_4 = load i8* %tempWeight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_4"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:524  %add_ln33_20 = add i10 %i3_0_0, 36

]]></Node>
<StgValue><ssdm name="add_ln33_20"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:525  %zext_ln33_35 = zext i10 %add_ln33_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_35"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:526  %add_ln35_36 = add i13 %zext_ln33_35, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_36"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:527  %lshr_ln1116_28 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_20, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_28"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:528  %zext_ln1116_29 = zext i7 %lshr_ln1116_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_29"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:529  %temp_4_V_addr_5 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_29

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_5"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:530  %temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_4"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:532  %lshr_ln1117_35 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_36, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_35"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:533  %zext_ln1117_36 = zext i10 %lshr_ln1117_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_36"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:534  %tempWeight_4_V_addr_5 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_36

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_5"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:535  %tempWeight_4_V_load_4 = load i8* %tempWeight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_4"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:539  %add_ln33_21 = add i10 %i3_0_0, 37

]]></Node>
<StgValue><ssdm name="add_ln33_21"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:540  %zext_ln33_36 = zext i10 %add_ln33_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_36"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:541  %add_ln35_37 = add i13 %zext_ln33_36, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_37"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:542  %lshr_ln1116_29 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_21, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_29"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:543  %zext_ln1116_30 = zext i7 %lshr_ln1116_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_30"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:544  %temp_5_V_addr_5 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_30

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_5"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:545  %temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_4"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:547  %lshr_ln1117_36 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_37, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_36"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:548  %zext_ln1117_37 = zext i10 %lshr_ln1117_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_37"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:549  %tempWeight_5_V_addr_5 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_37

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_5"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:550  %tempWeight_5_V_load_4 = load i8* %tempWeight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_4"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:554  %add_ln33_22 = add i10 %i3_0_0, 38

]]></Node>
<StgValue><ssdm name="add_ln33_22"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:555  %zext_ln33_37 = zext i10 %add_ln33_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_37"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:556  %add_ln35_38 = add i13 %zext_ln33_37, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_38"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:557  %lshr_ln1116_30 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_22, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_30"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:558  %zext_ln1116_31 = zext i7 %lshr_ln1116_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_31"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:559  %temp_6_V_addr_5 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_31

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_5"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:560  %temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_4"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:562  %lshr_ln1117_37 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_38, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_37"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:563  %zext_ln1117_38 = zext i10 %lshr_ln1117_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_38"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:564  %tempWeight_6_V_addr_5 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_38

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_5"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:565  %tempWeight_6_V_load_4 = load i8* %tempWeight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_4"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:569  %add_ln33_23 = add i10 %i3_0_0, 39

]]></Node>
<StgValue><ssdm name="add_ln33_23"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:570  %zext_ln33_38 = zext i10 %add_ln33_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_38"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:571  %add_ln35_39 = add i13 %zext_ln33_38, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_39"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:572  %lshr_ln1116_31 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_23, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_31"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:573  %zext_ln1116_32 = zext i7 %lshr_ln1116_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_32"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:574  %temp_7_V_addr_5 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_32

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_5"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:575  %temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_4"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:577  %lshr_ln1117_38 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_39, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_38"/></StgValue>
</operation>

<operation id="809" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:578  %zext_ln1117_39 = zext i10 %lshr_ln1117_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_39"/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:579  %tempWeight_7_V_addr_5 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_39

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_5"/></StgValue>
</operation>

<operation id="811" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:580  %tempWeight_7_V_load_4 = load i8* %tempWeight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_4"/></StgValue>
</operation>

<operation id="812" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:584  %add_ln33_24 = add i10 %i3_0_0, 40

]]></Node>
<StgValue><ssdm name="add_ln33_24"/></StgValue>
</operation>

<operation id="813" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:585  %zext_ln33_39 = zext i10 %add_ln33_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_39"/></StgValue>
</operation>

<operation id="814" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:586  %add_ln35_40 = add i13 %zext_ln33_39, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_40"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:587  %lshr_ln1116_32 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_24, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_32"/></StgValue>
</operation>

<operation id="816" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:588  %zext_ln1116_33 = zext i7 %lshr_ln1116_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_33"/></StgValue>
</operation>

<operation id="817" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:589  %temp_0_V_addr_6 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_33

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_6"/></StgValue>
</operation>

<operation id="818" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:590  %temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_5"/></StgValue>
</operation>

<operation id="819" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:592  %lshr_ln1117_39 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_40, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_39"/></StgValue>
</operation>

<operation id="820" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:593  %zext_ln1117_40 = zext i10 %lshr_ln1117_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_40"/></StgValue>
</operation>

<operation id="821" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:594  %tempWeight_0_V_addr_6 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_40

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_6"/></StgValue>
</operation>

<operation id="822" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:595  %tempWeight_0_V_load_5 = load i8* %tempWeight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_5"/></StgValue>
</operation>

<operation id="823" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:599  %add_ln33_25 = add i10 %i3_0_0, 41

]]></Node>
<StgValue><ssdm name="add_ln33_25"/></StgValue>
</operation>

<operation id="824" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:600  %zext_ln33_40 = zext i10 %add_ln33_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_40"/></StgValue>
</operation>

<operation id="825" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:601  %add_ln35_41 = add i13 %zext_ln33_40, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_41"/></StgValue>
</operation>

<operation id="826" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:602  %lshr_ln1116_33 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_25, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_33"/></StgValue>
</operation>

<operation id="827" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:603  %zext_ln1116_34 = zext i7 %lshr_ln1116_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_34"/></StgValue>
</operation>

<operation id="828" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:604  %temp_1_V_addr_6 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_34

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_6"/></StgValue>
</operation>

<operation id="829" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:605  %temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_5"/></StgValue>
</operation>

<operation id="830" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:607  %lshr_ln1117_40 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_41, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_40"/></StgValue>
</operation>

<operation id="831" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:608  %zext_ln1117_41 = zext i10 %lshr_ln1117_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_41"/></StgValue>
</operation>

<operation id="832" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:609  %tempWeight_1_V_addr_6 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_41

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_6"/></StgValue>
</operation>

<operation id="833" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:610  %tempWeight_1_V_load_5 = load i8* %tempWeight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_5"/></StgValue>
</operation>

<operation id="834" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:614  %add_ln33_26 = add i10 %i3_0_0, 42

]]></Node>
<StgValue><ssdm name="add_ln33_26"/></StgValue>
</operation>

<operation id="835" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:615  %zext_ln33_41 = zext i10 %add_ln33_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_41"/></StgValue>
</operation>

<operation id="836" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:616  %add_ln35_42 = add i13 %zext_ln33_41, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_42"/></StgValue>
</operation>

<operation id="837" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:617  %lshr_ln1116_34 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_26, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_34"/></StgValue>
</operation>

<operation id="838" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:618  %zext_ln1116_35 = zext i7 %lshr_ln1116_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_35"/></StgValue>
</operation>

<operation id="839" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:619  %temp_2_V_addr_6 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_35

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_6"/></StgValue>
</operation>

<operation id="840" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:620  %temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_5"/></StgValue>
</operation>

<operation id="841" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:622  %lshr_ln1117_41 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_42, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_41"/></StgValue>
</operation>

<operation id="842" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:623  %zext_ln1117_42 = zext i10 %lshr_ln1117_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_42"/></StgValue>
</operation>

<operation id="843" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:624  %tempWeight_2_V_addr_6 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_42

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_6"/></StgValue>
</operation>

<operation id="844" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:625  %tempWeight_2_V_load_5 = load i8* %tempWeight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_5"/></StgValue>
</operation>

<operation id="845" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:629  %add_ln33_27 = add i10 %i3_0_0, 43

]]></Node>
<StgValue><ssdm name="add_ln33_27"/></StgValue>
</operation>

<operation id="846" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:630  %zext_ln33_42 = zext i10 %add_ln33_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_42"/></StgValue>
</operation>

<operation id="847" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:631  %add_ln35_43 = add i13 %zext_ln33_42, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_43"/></StgValue>
</operation>

<operation id="848" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:632  %lshr_ln1116_35 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_27, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_35"/></StgValue>
</operation>

<operation id="849" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:633  %zext_ln1116_36 = zext i7 %lshr_ln1116_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_36"/></StgValue>
</operation>

<operation id="850" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:634  %temp_3_V_addr_6 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_36

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_6"/></StgValue>
</operation>

<operation id="851" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:635  %temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_5"/></StgValue>
</operation>

<operation id="852" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:637  %lshr_ln1117_42 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_43, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_42"/></StgValue>
</operation>

<operation id="853" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:638  %zext_ln1117_43 = zext i10 %lshr_ln1117_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_43"/></StgValue>
</operation>

<operation id="854" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:639  %tempWeight_3_V_addr_6 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_43

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_6"/></StgValue>
</operation>

<operation id="855" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:640  %tempWeight_3_V_load_5 = load i8* %tempWeight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_5"/></StgValue>
</operation>

<operation id="856" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:644  %add_ln33_28 = add i10 %i3_0_0, 44

]]></Node>
<StgValue><ssdm name="add_ln33_28"/></StgValue>
</operation>

<operation id="857" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:645  %zext_ln33_43 = zext i10 %add_ln33_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_43"/></StgValue>
</operation>

<operation id="858" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:646  %add_ln35_44 = add i13 %zext_ln33_43, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_44"/></StgValue>
</operation>

<operation id="859" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:647  %lshr_ln1116_36 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_28, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_36"/></StgValue>
</operation>

<operation id="860" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:648  %zext_ln1116_37 = zext i7 %lshr_ln1116_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_37"/></StgValue>
</operation>

<operation id="861" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:649  %temp_4_V_addr_6 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_37

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_6"/></StgValue>
</operation>

<operation id="862" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:650  %temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_5"/></StgValue>
</operation>

<operation id="863" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:652  %lshr_ln1117_43 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_44, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_43"/></StgValue>
</operation>

<operation id="864" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:653  %zext_ln1117_44 = zext i10 %lshr_ln1117_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_44"/></StgValue>
</operation>

<operation id="865" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:654  %tempWeight_4_V_addr_6 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_44

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_6"/></StgValue>
</operation>

<operation id="866" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:655  %tempWeight_4_V_load_5 = load i8* %tempWeight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_5"/></StgValue>
</operation>

<operation id="867" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:659  %add_ln33_29 = add i10 %i3_0_0, 45

]]></Node>
<StgValue><ssdm name="add_ln33_29"/></StgValue>
</operation>

<operation id="868" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:660  %zext_ln33_44 = zext i10 %add_ln33_29 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_44"/></StgValue>
</operation>

<operation id="869" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:661  %add_ln35_45 = add i13 %zext_ln33_44, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_45"/></StgValue>
</operation>

<operation id="870" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:662  %lshr_ln1116_37 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_29, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_37"/></StgValue>
</operation>

<operation id="871" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:663  %zext_ln1116_38 = zext i7 %lshr_ln1116_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_38"/></StgValue>
</operation>

<operation id="872" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:664  %temp_5_V_addr_6 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_38

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_6"/></StgValue>
</operation>

<operation id="873" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:665  %temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_5"/></StgValue>
</operation>

<operation id="874" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:667  %lshr_ln1117_44 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_45, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_44"/></StgValue>
</operation>

<operation id="875" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:668  %zext_ln1117_45 = zext i10 %lshr_ln1117_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_45"/></StgValue>
</operation>

<operation id="876" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:669  %tempWeight_5_V_addr_6 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_45

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_6"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:670  %tempWeight_5_V_load_5 = load i8* %tempWeight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_5"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:674  %add_ln33_30 = add i10 %i3_0_0, 46

]]></Node>
<StgValue><ssdm name="add_ln33_30"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:675  %zext_ln33_45 = zext i10 %add_ln33_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_45"/></StgValue>
</operation>

<operation id="880" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:676  %add_ln35_46 = add i13 %zext_ln33_45, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_46"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:677  %lshr_ln1116_38 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_30, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_38"/></StgValue>
</operation>

<operation id="882" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:678  %zext_ln1116_39 = zext i7 %lshr_ln1116_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_39"/></StgValue>
</operation>

<operation id="883" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:679  %temp_6_V_addr_6 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_39

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_6"/></StgValue>
</operation>

<operation id="884" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:680  %temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_5"/></StgValue>
</operation>

<operation id="885" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:682  %lshr_ln1117_45 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_46, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_45"/></StgValue>
</operation>

<operation id="886" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:683  %zext_ln1117_46 = zext i10 %lshr_ln1117_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_46"/></StgValue>
</operation>

<operation id="887" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:684  %tempWeight_6_V_addr_6 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_46

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_6"/></StgValue>
</operation>

<operation id="888" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:685  %tempWeight_6_V_load_5 = load i8* %tempWeight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_5"/></StgValue>
</operation>

<operation id="889" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:689  %add_ln33_31 = add i10 %i3_0_0, 47

]]></Node>
<StgValue><ssdm name="add_ln33_31"/></StgValue>
</operation>

<operation id="890" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:690  %zext_ln33_46 = zext i10 %add_ln33_31 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_46"/></StgValue>
</operation>

<operation id="891" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:691  %add_ln35_47 = add i13 %zext_ln33_46, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_47"/></StgValue>
</operation>

<operation id="892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:692  %lshr_ln1116_39 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_31, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_39"/></StgValue>
</operation>

<operation id="893" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:693  %zext_ln1116_40 = zext i7 %lshr_ln1116_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_40"/></StgValue>
</operation>

<operation id="894" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:694  %temp_7_V_addr_6 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_40

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_6"/></StgValue>
</operation>

<operation id="895" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:695  %temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_5"/></StgValue>
</operation>

<operation id="896" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:697  %lshr_ln1117_46 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_47, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_46"/></StgValue>
</operation>

<operation id="897" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:698  %zext_ln1117_47 = zext i10 %lshr_ln1117_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_47"/></StgValue>
</operation>

<operation id="898" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:699  %tempWeight_7_V_addr_6 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_47

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_6"/></StgValue>
</operation>

<operation id="899" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:700  %tempWeight_7_V_load_5 = load i8* %tempWeight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_5"/></StgValue>
</operation>

<operation id="900" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1664  %add_ln703 = add i8 %trunc_ln708_2, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="901" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1665  %add_ln703_1 = add i8 %trunc_ln2, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="902" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1666  %add_ln703_2 = add i8 %trunc_ln708_4, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="903" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1667  %add_ln703_3 = add i8 %trunc_ln708_6, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="904" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1668  %add_ln703_4 = add i8 %add_ln703_2, %add_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="905" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1669  %add_ln703_5 = add i8 %add_ln703_1, %add_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="906" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1670  %add_ln703_6 = add i8 %trunc_ln708_9, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="907" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1671  %add_ln703_7 = add i8 %trunc_ln708_7, %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="908" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1672  %add_ln703_8 = add i8 %trunc_ln708_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="909" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1673  %add_ln703_9 = add i8 %trunc_ln708_12, %trunc_ln708_11

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="910" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1674  %add_ln703_10 = add i8 %add_ln703_8, %add_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="911" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:470  %temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_4"/></StgValue>
</operation>

<operation id="912" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:471  %sext_ln1117_32 = sext i8 %temp_0_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_32"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:475  %tempWeight_0_V_load_4 = load i8* %tempWeight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_4"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:476  %sext_ln1118_32 = sext i8 %tempWeight_0_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="915" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:477  %mul_ln1118_32 = mul i11 %sext_ln1118_32, %sext_ln1117_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="916" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:478  %trunc_ln708_31 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_32, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="917" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:485  %temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_4"/></StgValue>
</operation>

<operation id="918" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:486  %sext_ln1117_33 = sext i8 %temp_1_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_33"/></StgValue>
</operation>

<operation id="919" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:490  %tempWeight_1_V_load_4 = load i8* %tempWeight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_4"/></StgValue>
</operation>

<operation id="920" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:491  %sext_ln1118_33 = sext i8 %tempWeight_1_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="921" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:492  %mul_ln1118_33 = mul i11 %sext_ln1118_33, %sext_ln1117_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:493  %trunc_ln708_32 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_33, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="923" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:500  %temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_4"/></StgValue>
</operation>

<operation id="924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:501  %sext_ln1117_34 = sext i8 %temp_2_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_34"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:505  %tempWeight_2_V_load_4 = load i8* %tempWeight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_4"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:506  %sext_ln1118_34 = sext i8 %tempWeight_2_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:507  %mul_ln1118_34 = mul i11 %sext_ln1118_34, %sext_ln1117_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:508  %trunc_ln708_33 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_34, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:515  %temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_4"/></StgValue>
</operation>

<operation id="930" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:516  %sext_ln1117_35 = sext i8 %temp_3_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_35"/></StgValue>
</operation>

<operation id="931" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:520  %tempWeight_3_V_load_4 = load i8* %tempWeight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_4"/></StgValue>
</operation>

<operation id="932" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:521  %sext_ln1118_35 = sext i8 %tempWeight_3_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="933" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:522  %mul_ln1118_35 = mul i11 %sext_ln1118_35, %sext_ln1117_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="934" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:523  %trunc_ln708_34 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_35, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="935" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:530  %temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_4"/></StgValue>
</operation>

<operation id="936" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:531  %sext_ln1117_36 = sext i8 %temp_4_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_36"/></StgValue>
</operation>

<operation id="937" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:535  %tempWeight_4_V_load_4 = load i8* %tempWeight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_4"/></StgValue>
</operation>

<operation id="938" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:536  %sext_ln1118_36 = sext i8 %tempWeight_4_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="939" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:537  %mul_ln1118_36 = mul i11 %sext_ln1118_36, %sext_ln1117_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="940" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:538  %trunc_ln708_35 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_36, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="941" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:545  %temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_4"/></StgValue>
</operation>

<operation id="942" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:546  %sext_ln1117_37 = sext i8 %temp_5_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_37"/></StgValue>
</operation>

<operation id="943" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:550  %tempWeight_5_V_load_4 = load i8* %tempWeight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_4"/></StgValue>
</operation>

<operation id="944" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:551  %sext_ln1118_37 = sext i8 %tempWeight_5_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="945" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:552  %mul_ln1118_37 = mul i11 %sext_ln1118_37, %sext_ln1117_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="946" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:553  %trunc_ln708_36 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_37, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="947" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:560  %temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_4"/></StgValue>
</operation>

<operation id="948" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:561  %sext_ln1117_38 = sext i8 %temp_6_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_38"/></StgValue>
</operation>

<operation id="949" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:565  %tempWeight_6_V_load_4 = load i8* %tempWeight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_4"/></StgValue>
</operation>

<operation id="950" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:566  %sext_ln1118_38 = sext i8 %tempWeight_6_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="951" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:567  %mul_ln1118_38 = mul i11 %sext_ln1118_38, %sext_ln1117_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="952" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:568  %trunc_ln708_37 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_38, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="953" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:575  %temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_4"/></StgValue>
</operation>

<operation id="954" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:576  %sext_ln1117_39 = sext i8 %temp_7_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_39"/></StgValue>
</operation>

<operation id="955" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:580  %tempWeight_7_V_load_4 = load i8* %tempWeight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_4"/></StgValue>
</operation>

<operation id="956" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:581  %sext_ln1118_39 = sext i8 %tempWeight_7_V_load_4 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="957" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:582  %mul_ln1118_39 = mul i11 %sext_ln1118_39, %sext_ln1117_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="958" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:583  %trunc_ln708_38 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_39, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="959" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:590  %temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_5"/></StgValue>
</operation>

<operation id="960" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:591  %sext_ln1117_40 = sext i8 %temp_0_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_40"/></StgValue>
</operation>

<operation id="961" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:595  %tempWeight_0_V_load_5 = load i8* %tempWeight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_5"/></StgValue>
</operation>

<operation id="962" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:596  %sext_ln1118_40 = sext i8 %tempWeight_0_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="963" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:597  %mul_ln1118_40 = mul i11 %sext_ln1118_40, %sext_ln1117_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="964" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:598  %trunc_ln708_39 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_40, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="965" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:605  %temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_5"/></StgValue>
</operation>

<operation id="966" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:606  %sext_ln1117_41 = sext i8 %temp_1_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_41"/></StgValue>
</operation>

<operation id="967" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:610  %tempWeight_1_V_load_5 = load i8* %tempWeight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_5"/></StgValue>
</operation>

<operation id="968" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:611  %sext_ln1118_41 = sext i8 %tempWeight_1_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="969" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:612  %mul_ln1118_41 = mul i11 %sext_ln1118_41, %sext_ln1117_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="970" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:613  %trunc_ln708_40 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_41, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="971" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:620  %temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_5"/></StgValue>
</operation>

<operation id="972" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:621  %sext_ln1117_42 = sext i8 %temp_2_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_42"/></StgValue>
</operation>

<operation id="973" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:625  %tempWeight_2_V_load_5 = load i8* %tempWeight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_5"/></StgValue>
</operation>

<operation id="974" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:626  %sext_ln1118_42 = sext i8 %tempWeight_2_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="975" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:627  %mul_ln1118_42 = mul i11 %sext_ln1118_42, %sext_ln1117_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="976" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:628  %trunc_ln708_41 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_42, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="977" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:635  %temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_5"/></StgValue>
</operation>

<operation id="978" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:636  %sext_ln1117_43 = sext i8 %temp_3_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_43"/></StgValue>
</operation>

<operation id="979" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:640  %tempWeight_3_V_load_5 = load i8* %tempWeight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_5"/></StgValue>
</operation>

<operation id="980" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:641  %sext_ln1118_43 = sext i8 %tempWeight_3_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="981" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:642  %mul_ln1118_43 = mul i11 %sext_ln1118_43, %sext_ln1117_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="982" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:643  %trunc_ln708_42 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_43, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="983" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:650  %temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_5"/></StgValue>
</operation>

<operation id="984" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:651  %sext_ln1117_44 = sext i8 %temp_4_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_44"/></StgValue>
</operation>

<operation id="985" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:655  %tempWeight_4_V_load_5 = load i8* %tempWeight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_5"/></StgValue>
</operation>

<operation id="986" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:656  %sext_ln1118_44 = sext i8 %tempWeight_4_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="987" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:657  %mul_ln1118_44 = mul i11 %sext_ln1118_44, %sext_ln1117_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:658  %trunc_ln708_43 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_44, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:665  %temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_5"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:666  %sext_ln1117_45 = sext i8 %temp_5_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_45"/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:670  %tempWeight_5_V_load_5 = load i8* %tempWeight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_5"/></StgValue>
</operation>

<operation id="992" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:671  %sext_ln1118_45 = sext i8 %tempWeight_5_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="993" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:672  %mul_ln1118_45 = mul i11 %sext_ln1118_45, %sext_ln1117_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="994" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:673  %trunc_ln708_44 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_45, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="995" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:680  %temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_5"/></StgValue>
</operation>

<operation id="996" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:681  %sext_ln1117_46 = sext i8 %temp_6_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_46"/></StgValue>
</operation>

<operation id="997" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:685  %tempWeight_6_V_load_5 = load i8* %tempWeight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_5"/></StgValue>
</operation>

<operation id="998" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:686  %sext_ln1118_46 = sext i8 %tempWeight_6_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="999" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:687  %mul_ln1118_46 = mul i11 %sext_ln1118_46, %sext_ln1117_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1000" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:688  %trunc_ln708_45 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_46, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="1001" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:695  %temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_5"/></StgValue>
</operation>

<operation id="1002" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:696  %sext_ln1117_47 = sext i8 %temp_7_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_47"/></StgValue>
</operation>

<operation id="1003" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:700  %tempWeight_7_V_load_5 = load i8* %tempWeight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_5"/></StgValue>
</operation>

<operation id="1004" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:701  %sext_ln1118_47 = sext i8 %tempWeight_7_V_load_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="1005" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:702  %mul_ln1118_47 = mul i11 %sext_ln1118_47, %sext_ln1117_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1006" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:703  %trunc_ln708_46 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_47, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="1007" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:704  %add_ln33_32 = add i10 %i3_0_0, 48

]]></Node>
<StgValue><ssdm name="add_ln33_32"/></StgValue>
</operation>

<operation id="1008" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:705  %zext_ln33_47 = zext i10 %add_ln33_32 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_47"/></StgValue>
</operation>

<operation id="1009" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:706  %add_ln35_48 = add i13 %zext_ln33_47, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_48"/></StgValue>
</operation>

<operation id="1010" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:707  %lshr_ln1116_40 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_32, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_40"/></StgValue>
</operation>

<operation id="1011" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:708  %zext_ln1116_41 = zext i7 %lshr_ln1116_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_41"/></StgValue>
</operation>

<operation id="1012" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:709  %temp_0_V_addr_7 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_41

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_7"/></StgValue>
</operation>

<operation id="1013" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:710  %temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_6"/></StgValue>
</operation>

<operation id="1014" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:712  %lshr_ln1117_47 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_48, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_47"/></StgValue>
</operation>

<operation id="1015" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:713  %zext_ln1117_48 = zext i10 %lshr_ln1117_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_48"/></StgValue>
</operation>

<operation id="1016" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:714  %tempWeight_0_V_addr_7 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_48

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_7"/></StgValue>
</operation>

<operation id="1017" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:715  %tempWeight_0_V_load_6 = load i8* %tempWeight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_6"/></StgValue>
</operation>

<operation id="1018" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:719  %add_ln33_33 = add i10 %i3_0_0, 49

]]></Node>
<StgValue><ssdm name="add_ln33_33"/></StgValue>
</operation>

<operation id="1019" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:720  %zext_ln33_48 = zext i10 %add_ln33_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_48"/></StgValue>
</operation>

<operation id="1020" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:721  %add_ln35_49 = add i13 %zext_ln33_48, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_49"/></StgValue>
</operation>

<operation id="1021" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:722  %lshr_ln1116_41 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_33, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_41"/></StgValue>
</operation>

<operation id="1022" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:723  %zext_ln1116_42 = zext i7 %lshr_ln1116_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_42"/></StgValue>
</operation>

<operation id="1023" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:724  %temp_1_V_addr_7 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_42

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_7"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:725  %temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_6"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:727  %lshr_ln1117_48 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_49, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_48"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:728  %zext_ln1117_49 = zext i10 %lshr_ln1117_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_49"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:729  %tempWeight_1_V_addr_7 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_49

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_7"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:730  %tempWeight_1_V_load_6 = load i8* %tempWeight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_6"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:734  %add_ln33_34 = add i10 %i3_0_0, 50

]]></Node>
<StgValue><ssdm name="add_ln33_34"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:735  %zext_ln33_49 = zext i10 %add_ln33_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_49"/></StgValue>
</operation>

<operation id="1031" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:736  %add_ln35_50 = add i13 %zext_ln33_49, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_50"/></StgValue>
</operation>

<operation id="1032" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:737  %lshr_ln1116_42 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_34, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_42"/></StgValue>
</operation>

<operation id="1033" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:738  %zext_ln1116_43 = zext i7 %lshr_ln1116_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_43"/></StgValue>
</operation>

<operation id="1034" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:739  %temp_2_V_addr_7 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_43

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_7"/></StgValue>
</operation>

<operation id="1035" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:740  %temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_6"/></StgValue>
</operation>

<operation id="1036" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:742  %lshr_ln1117_49 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_50, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_49"/></StgValue>
</operation>

<operation id="1037" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:743  %zext_ln1117_50 = zext i10 %lshr_ln1117_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_50"/></StgValue>
</operation>

<operation id="1038" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:744  %tempWeight_2_V_addr_7 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_50

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_7"/></StgValue>
</operation>

<operation id="1039" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:745  %tempWeight_2_V_load_6 = load i8* %tempWeight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_6"/></StgValue>
</operation>

<operation id="1040" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:749  %add_ln33_35 = add i10 %i3_0_0, 51

]]></Node>
<StgValue><ssdm name="add_ln33_35"/></StgValue>
</operation>

<operation id="1041" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:750  %zext_ln33_50 = zext i10 %add_ln33_35 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_50"/></StgValue>
</operation>

<operation id="1042" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:751  %add_ln35_51 = add i13 %zext_ln33_50, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_51"/></StgValue>
</operation>

<operation id="1043" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:752  %lshr_ln1116_43 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_35, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_43"/></StgValue>
</operation>

<operation id="1044" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:753  %zext_ln1116_44 = zext i7 %lshr_ln1116_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_44"/></StgValue>
</operation>

<operation id="1045" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:754  %temp_3_V_addr_7 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_44

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_7"/></StgValue>
</operation>

<operation id="1046" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:755  %temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_6"/></StgValue>
</operation>

<operation id="1047" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:757  %lshr_ln1117_50 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_51, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_50"/></StgValue>
</operation>

<operation id="1048" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:758  %zext_ln1117_51 = zext i10 %lshr_ln1117_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_51"/></StgValue>
</operation>

<operation id="1049" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:759  %tempWeight_3_V_addr_7 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_51

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_7"/></StgValue>
</operation>

<operation id="1050" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:760  %tempWeight_3_V_load_6 = load i8* %tempWeight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_6"/></StgValue>
</operation>

<operation id="1051" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:764  %add_ln33_36 = add i10 %i3_0_0, 52

]]></Node>
<StgValue><ssdm name="add_ln33_36"/></StgValue>
</operation>

<operation id="1052" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:765  %zext_ln33_51 = zext i10 %add_ln33_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_51"/></StgValue>
</operation>

<operation id="1053" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:766  %add_ln35_52 = add i13 %zext_ln33_51, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_52"/></StgValue>
</operation>

<operation id="1054" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:767  %lshr_ln1116_44 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_36, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_44"/></StgValue>
</operation>

<operation id="1055" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:768  %zext_ln1116_45 = zext i7 %lshr_ln1116_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_45"/></StgValue>
</operation>

<operation id="1056" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:769  %temp_4_V_addr_7 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_45

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_7"/></StgValue>
</operation>

<operation id="1057" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:770  %temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_6"/></StgValue>
</operation>

<operation id="1058" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:772  %lshr_ln1117_51 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_52, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_51"/></StgValue>
</operation>

<operation id="1059" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:773  %zext_ln1117_52 = zext i10 %lshr_ln1117_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_52"/></StgValue>
</operation>

<operation id="1060" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:774  %tempWeight_4_V_addr_7 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_52

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_7"/></StgValue>
</operation>

<operation id="1061" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:775  %tempWeight_4_V_load_6 = load i8* %tempWeight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_6"/></StgValue>
</operation>

<operation id="1062" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:779  %add_ln33_37 = add i10 %i3_0_0, 53

]]></Node>
<StgValue><ssdm name="add_ln33_37"/></StgValue>
</operation>

<operation id="1063" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:780  %zext_ln33_52 = zext i10 %add_ln33_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_52"/></StgValue>
</operation>

<operation id="1064" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:781  %add_ln35_53 = add i13 %zext_ln33_52, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_53"/></StgValue>
</operation>

<operation id="1065" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:782  %lshr_ln1116_45 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_37, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_45"/></StgValue>
</operation>

<operation id="1066" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:783  %zext_ln1116_46 = zext i7 %lshr_ln1116_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_46"/></StgValue>
</operation>

<operation id="1067" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:784  %temp_5_V_addr_7 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_46

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_7"/></StgValue>
</operation>

<operation id="1068" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:785  %temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_6"/></StgValue>
</operation>

<operation id="1069" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:787  %lshr_ln1117_52 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_53, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_52"/></StgValue>
</operation>

<operation id="1070" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:788  %zext_ln1117_53 = zext i10 %lshr_ln1117_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_53"/></StgValue>
</operation>

<operation id="1071" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:789  %tempWeight_5_V_addr_7 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_53

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_7"/></StgValue>
</operation>

<operation id="1072" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:790  %tempWeight_5_V_load_6 = load i8* %tempWeight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_6"/></StgValue>
</operation>

<operation id="1073" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:794  %add_ln33_38 = add i10 %i3_0_0, 54

]]></Node>
<StgValue><ssdm name="add_ln33_38"/></StgValue>
</operation>

<operation id="1074" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:795  %zext_ln33_53 = zext i10 %add_ln33_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_53"/></StgValue>
</operation>

<operation id="1075" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:796  %add_ln35_54 = add i13 %zext_ln33_53, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_54"/></StgValue>
</operation>

<operation id="1076" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:797  %lshr_ln1116_46 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_38, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_46"/></StgValue>
</operation>

<operation id="1077" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:798  %zext_ln1116_47 = zext i7 %lshr_ln1116_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_47"/></StgValue>
</operation>

<operation id="1078" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:799  %temp_6_V_addr_7 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_47

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_7"/></StgValue>
</operation>

<operation id="1079" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:800  %temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_6"/></StgValue>
</operation>

<operation id="1080" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:802  %lshr_ln1117_53 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_54, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_53"/></StgValue>
</operation>

<operation id="1081" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:803  %zext_ln1117_54 = zext i10 %lshr_ln1117_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_54"/></StgValue>
</operation>

<operation id="1082" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:804  %tempWeight_6_V_addr_7 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_54

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_7"/></StgValue>
</operation>

<operation id="1083" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:805  %tempWeight_6_V_load_6 = load i8* %tempWeight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_6"/></StgValue>
</operation>

<operation id="1084" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:809  %add_ln33_39 = add i10 %i3_0_0, 55

]]></Node>
<StgValue><ssdm name="add_ln33_39"/></StgValue>
</operation>

<operation id="1085" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:810  %zext_ln33_54 = zext i10 %add_ln33_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_54"/></StgValue>
</operation>

<operation id="1086" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:811  %add_ln35_55 = add i13 %zext_ln33_54, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_55"/></StgValue>
</operation>

<operation id="1087" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:812  %lshr_ln1116_47 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_39, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_47"/></StgValue>
</operation>

<operation id="1088" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:813  %zext_ln1116_48 = zext i7 %lshr_ln1116_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_48"/></StgValue>
</operation>

<operation id="1089" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:814  %temp_7_V_addr_7 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_48

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_7"/></StgValue>
</operation>

<operation id="1090" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:815  %temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_6"/></StgValue>
</operation>

<operation id="1091" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:817  %lshr_ln1117_54 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_55, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_54"/></StgValue>
</operation>

<operation id="1092" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:818  %zext_ln1117_55 = zext i10 %lshr_ln1117_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_55"/></StgValue>
</operation>

<operation id="1093" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:819  %tempWeight_7_V_addr_7 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_55

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_7"/></StgValue>
</operation>

<operation id="1094" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:820  %tempWeight_7_V_load_6 = load i8* %tempWeight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_6"/></StgValue>
</operation>

<operation id="1095" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:824  %add_ln33_40 = add i10 %i3_0_0, 56

]]></Node>
<StgValue><ssdm name="add_ln33_40"/></StgValue>
</operation>

<operation id="1096" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:825  %zext_ln33_55 = zext i10 %add_ln33_40 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_55"/></StgValue>
</operation>

<operation id="1097" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:826  %add_ln35_56 = add i13 %zext_ln33_55, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_56"/></StgValue>
</operation>

<operation id="1098" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:827  %lshr_ln1116_48 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_40, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_48"/></StgValue>
</operation>

<operation id="1099" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:828  %zext_ln1116_49 = zext i7 %lshr_ln1116_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_49"/></StgValue>
</operation>

<operation id="1100" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:829  %temp_0_V_addr_8 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_49

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_8"/></StgValue>
</operation>

<operation id="1101" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:830  %temp_0_V_load_7 = load i8* %temp_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_7"/></StgValue>
</operation>

<operation id="1102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:832  %lshr_ln1117_55 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_56, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_55"/></StgValue>
</operation>

<operation id="1103" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:833  %zext_ln1117_56 = zext i10 %lshr_ln1117_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_56"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:834  %tempWeight_0_V_addr_8 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_56

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_8"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:835  %tempWeight_0_V_load_7 = load i8* %tempWeight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_7"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:839  %add_ln33_41 = add i10 %i3_0_0, 57

]]></Node>
<StgValue><ssdm name="add_ln33_41"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:840  %zext_ln33_56 = zext i10 %add_ln33_41 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_56"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:841  %add_ln35_57 = add i13 %zext_ln33_56, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_57"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:842  %lshr_ln1116_49 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_41, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_49"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:843  %zext_ln1116_50 = zext i7 %lshr_ln1116_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_50"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:844  %temp_1_V_addr_8 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_50

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_8"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:845  %temp_1_V_load_7 = load i8* %temp_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_7"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:847  %lshr_ln1117_56 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_57, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_56"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:848  %zext_ln1117_57 = zext i10 %lshr_ln1117_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_57"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:849  %tempWeight_1_V_addr_8 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_57

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_8"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:850  %tempWeight_1_V_load_7 = load i8* %tempWeight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_7"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:854  %add_ln33_42 = add i10 %i3_0_0, 58

]]></Node>
<StgValue><ssdm name="add_ln33_42"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:855  %zext_ln33_57 = zext i10 %add_ln33_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_57"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:856  %add_ln35_58 = add i13 %zext_ln33_57, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_58"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:857  %lshr_ln1116_50 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_42, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_50"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:858  %zext_ln1116_51 = zext i7 %lshr_ln1116_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_51"/></StgValue>
</operation>

<operation id="1122" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:859  %temp_2_V_addr_8 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_51

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_8"/></StgValue>
</operation>

<operation id="1123" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:860  %temp_2_V_load_7 = load i8* %temp_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_7"/></StgValue>
</operation>

<operation id="1124" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:862  %lshr_ln1117_57 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_58, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_57"/></StgValue>
</operation>

<operation id="1125" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:863  %zext_ln1117_58 = zext i10 %lshr_ln1117_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_58"/></StgValue>
</operation>

<operation id="1126" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:864  %tempWeight_2_V_addr_8 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_58

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_8"/></StgValue>
</operation>

<operation id="1127" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:865  %tempWeight_2_V_load_7 = load i8* %tempWeight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_7"/></StgValue>
</operation>

<operation id="1128" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:869  %add_ln33_43 = add i10 %i3_0_0, 59

]]></Node>
<StgValue><ssdm name="add_ln33_43"/></StgValue>
</operation>

<operation id="1129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:870  %zext_ln33_58 = zext i10 %add_ln33_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_58"/></StgValue>
</operation>

<operation id="1130" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:871  %add_ln35_59 = add i13 %zext_ln33_58, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_59"/></StgValue>
</operation>

<operation id="1131" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:872  %lshr_ln1116_51 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_43, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_51"/></StgValue>
</operation>

<operation id="1132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:873  %zext_ln1116_52 = zext i7 %lshr_ln1116_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_52"/></StgValue>
</operation>

<operation id="1133" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:874  %temp_3_V_addr_8 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_52

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_8"/></StgValue>
</operation>

<operation id="1134" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:875  %temp_3_V_load_7 = load i8* %temp_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_7"/></StgValue>
</operation>

<operation id="1135" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:877  %lshr_ln1117_58 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_59, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_58"/></StgValue>
</operation>

<operation id="1136" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:878  %zext_ln1117_59 = zext i10 %lshr_ln1117_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_59"/></StgValue>
</operation>

<operation id="1137" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:879  %tempWeight_3_V_addr_8 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_59

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_8"/></StgValue>
</operation>

<operation id="1138" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:880  %tempWeight_3_V_load_7 = load i8* %tempWeight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_7"/></StgValue>
</operation>

<operation id="1139" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:884  %add_ln33_44 = add i10 %i3_0_0, 60

]]></Node>
<StgValue><ssdm name="add_ln33_44"/></StgValue>
</operation>

<operation id="1140" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:885  %zext_ln33_59 = zext i10 %add_ln33_44 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_59"/></StgValue>
</operation>

<operation id="1141" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:886  %add_ln35_60 = add i13 %zext_ln33_59, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_60"/></StgValue>
</operation>

<operation id="1142" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:887  %lshr_ln1116_52 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_44, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_52"/></StgValue>
</operation>

<operation id="1143" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:888  %zext_ln1116_53 = zext i7 %lshr_ln1116_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_53"/></StgValue>
</operation>

<operation id="1144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:889  %temp_4_V_addr_8 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_53

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_8"/></StgValue>
</operation>

<operation id="1145" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:890  %temp_4_V_load_7 = load i8* %temp_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_7"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:892  %lshr_ln1117_59 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_60, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_59"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:893  %zext_ln1117_60 = zext i10 %lshr_ln1117_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_60"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:894  %tempWeight_4_V_addr_8 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_60

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_8"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:895  %tempWeight_4_V_load_7 = load i8* %tempWeight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_7"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:899  %add_ln33_45 = add i10 %i3_0_0, 61

]]></Node>
<StgValue><ssdm name="add_ln33_45"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:900  %zext_ln33_60 = zext i10 %add_ln33_45 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_60"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:901  %add_ln35_61 = add i13 %zext_ln33_60, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_61"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:902  %lshr_ln1116_53 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_45, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_53"/></StgValue>
</operation>

<operation id="1154" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:903  %zext_ln1116_54 = zext i7 %lshr_ln1116_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_54"/></StgValue>
</operation>

<operation id="1155" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:904  %temp_5_V_addr_8 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_54

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_8"/></StgValue>
</operation>

<operation id="1156" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:905  %temp_5_V_load_7 = load i8* %temp_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_7"/></StgValue>
</operation>

<operation id="1157" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:907  %lshr_ln1117_60 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_61, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_60"/></StgValue>
</operation>

<operation id="1158" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:908  %zext_ln1117_61 = zext i10 %lshr_ln1117_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_61"/></StgValue>
</operation>

<operation id="1159" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:909  %tempWeight_5_V_addr_8 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_61

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_8"/></StgValue>
</operation>

<operation id="1160" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:910  %tempWeight_5_V_load_7 = load i8* %tempWeight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_7"/></StgValue>
</operation>

<operation id="1161" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:914  %add_ln33_46 = add i10 %i3_0_0, 62

]]></Node>
<StgValue><ssdm name="add_ln33_46"/></StgValue>
</operation>

<operation id="1162" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:915  %zext_ln33_61 = zext i10 %add_ln33_46 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_61"/></StgValue>
</operation>

<operation id="1163" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:916  %add_ln35_62 = add i13 %zext_ln33_61, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_62"/></StgValue>
</operation>

<operation id="1164" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:917  %lshr_ln1116_54 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_46, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_54"/></StgValue>
</operation>

<operation id="1165" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:918  %zext_ln1116_55 = zext i7 %lshr_ln1116_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_55"/></StgValue>
</operation>

<operation id="1166" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:919  %temp_6_V_addr_8 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_55

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_8"/></StgValue>
</operation>

<operation id="1167" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:920  %temp_6_V_load_7 = load i8* %temp_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_7"/></StgValue>
</operation>

<operation id="1168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:922  %lshr_ln1117_61 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_62, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_61"/></StgValue>
</operation>

<operation id="1169" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:923  %zext_ln1117_62 = zext i10 %lshr_ln1117_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_62"/></StgValue>
</operation>

<operation id="1170" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:924  %tempWeight_6_V_addr_8 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_62

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_8"/></StgValue>
</operation>

<operation id="1171" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:925  %tempWeight_6_V_load_7 = load i8* %tempWeight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_7"/></StgValue>
</operation>

<operation id="1172" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:929  %add_ln33_47 = add i10 %i3_0_0, 63

]]></Node>
<StgValue><ssdm name="add_ln33_47"/></StgValue>
</operation>

<operation id="1173" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:930  %zext_ln33_62 = zext i10 %add_ln33_47 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_62"/></StgValue>
</operation>

<operation id="1174" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:931  %add_ln35_63 = add i13 %zext_ln33_62, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_63"/></StgValue>
</operation>

<operation id="1175" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:932  %lshr_ln1116_55 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_47, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_55"/></StgValue>
</operation>

<operation id="1176" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:933  %zext_ln1116_56 = zext i7 %lshr_ln1116_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_56"/></StgValue>
</operation>

<operation id="1177" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:934  %temp_7_V_addr_8 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_56

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_8"/></StgValue>
</operation>

<operation id="1178" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:935  %temp_7_V_load_7 = load i8* %temp_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_7"/></StgValue>
</operation>

<operation id="1179" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:937  %lshr_ln1117_62 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_63, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_62"/></StgValue>
</operation>

<operation id="1180" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:938  %zext_ln1117_63 = zext i10 %lshr_ln1117_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_63"/></StgValue>
</operation>

<operation id="1181" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:939  %tempWeight_7_V_addr_8 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_63

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_8"/></StgValue>
</operation>

<operation id="1182" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:940  %tempWeight_7_V_load_7 = load i8* %tempWeight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_7"/></StgValue>
</operation>

<operation id="1183" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1675  %add_ln703_11 = add i8 %add_ln703_7, %add_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="1184" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1676  %add_ln703_12 = add i8 %add_ln703_5, %add_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="1185" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1677  %add_ln703_13 = add i8 %trunc_ln708_15, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="1186" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1678  %add_ln703_14 = add i8 %trunc_ln708_13, %add_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="1187" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1679  %add_ln703_15 = add i8 %trunc_ln708_17, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="1188" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1680  %add_ln703_16 = add i8 %trunc_ln708_19, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="1189" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1681  %add_ln703_17 = add i8 %add_ln703_15, %add_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="1190" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1682  %add_ln703_18 = add i8 %add_ln703_14, %add_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="1191" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1683  %add_ln703_19 = add i8 %trunc_ln708_22, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="1192" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1684  %add_ln703_20 = add i8 %trunc_ln708_20, %add_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="1193" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1685  %add_ln703_21 = add i8 %trunc_ln708_24, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="1194" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1686  %add_ln703_22 = add i8 %trunc_ln708_26, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="1195" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1687  %add_ln703_23 = add i8 %add_ln703_21, %add_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="1196" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1688  %add_ln703_24 = add i8 %add_ln703_20, %add_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="1197" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1691  %add_ln703_27 = add i8 %trunc_ln708_29, %trunc_ln708_28

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="1198" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1692  %add_ln703_28 = add i8 %trunc_ln708_27, %add_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1199" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:710  %temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_6"/></StgValue>
</operation>

<operation id="1200" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:711  %sext_ln1117_48 = sext i8 %temp_0_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_48"/></StgValue>
</operation>

<operation id="1201" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:715  %tempWeight_0_V_load_6 = load i8* %tempWeight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_6"/></StgValue>
</operation>

<operation id="1202" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:716  %sext_ln1118_48 = sext i8 %tempWeight_0_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="1203" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:717  %mul_ln1118_48 = mul i11 %sext_ln1118_48, %sext_ln1117_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="1204" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:718  %trunc_ln708_47 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_48, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="1205" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:725  %temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_6"/></StgValue>
</operation>

<operation id="1206" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:726  %sext_ln1117_49 = sext i8 %temp_1_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_49"/></StgValue>
</operation>

<operation id="1207" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:730  %tempWeight_1_V_load_6 = load i8* %tempWeight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_6"/></StgValue>
</operation>

<operation id="1208" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:731  %sext_ln1118_49 = sext i8 %tempWeight_1_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="1209" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:732  %mul_ln1118_49 = mul i11 %sext_ln1118_49, %sext_ln1117_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="1210" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:733  %trunc_ln708_48 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_49, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="1211" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:740  %temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_6"/></StgValue>
</operation>

<operation id="1212" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:741  %sext_ln1117_50 = sext i8 %temp_2_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_50"/></StgValue>
</operation>

<operation id="1213" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:745  %tempWeight_2_V_load_6 = load i8* %tempWeight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_6"/></StgValue>
</operation>

<operation id="1214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:746  %sext_ln1118_50 = sext i8 %tempWeight_2_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="1215" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:747  %mul_ln1118_50 = mul i11 %sext_ln1118_50, %sext_ln1117_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1216" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:748  %trunc_ln708_49 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_50, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="1217" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:755  %temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_6"/></StgValue>
</operation>

<operation id="1218" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:756  %sext_ln1117_51 = sext i8 %temp_3_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_51"/></StgValue>
</operation>

<operation id="1219" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:760  %tempWeight_3_V_load_6 = load i8* %tempWeight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_6"/></StgValue>
</operation>

<operation id="1220" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:761  %sext_ln1118_51 = sext i8 %tempWeight_3_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="1221" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:762  %mul_ln1118_51 = mul i11 %sext_ln1118_51, %sext_ln1117_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:763  %trunc_ln708_50 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_51, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="1223" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:770  %temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_6"/></StgValue>
</operation>

<operation id="1224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:771  %sext_ln1117_52 = sext i8 %temp_4_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_52"/></StgValue>
</operation>

<operation id="1225" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:775  %tempWeight_4_V_load_6 = load i8* %tempWeight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_6"/></StgValue>
</operation>

<operation id="1226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:776  %sext_ln1118_52 = sext i8 %tempWeight_4_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="1227" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:777  %mul_ln1118_52 = mul i11 %sext_ln1118_52, %sext_ln1117_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="1228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:778  %trunc_ln708_51 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_52, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="1229" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:785  %temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_6"/></StgValue>
</operation>

<operation id="1230" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:786  %sext_ln1117_53 = sext i8 %temp_5_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_53"/></StgValue>
</operation>

<operation id="1231" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:790  %tempWeight_5_V_load_6 = load i8* %tempWeight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_6"/></StgValue>
</operation>

<operation id="1232" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:791  %sext_ln1118_53 = sext i8 %tempWeight_5_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="1233" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:792  %mul_ln1118_53 = mul i11 %sext_ln1118_53, %sext_ln1117_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="1234" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:793  %trunc_ln708_52 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_53, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="1235" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:800  %temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_6"/></StgValue>
</operation>

<operation id="1236" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:801  %sext_ln1117_54 = sext i8 %temp_6_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_54"/></StgValue>
</operation>

<operation id="1237" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:805  %tempWeight_6_V_load_6 = load i8* %tempWeight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_6"/></StgValue>
</operation>

<operation id="1238" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:806  %sext_ln1118_54 = sext i8 %tempWeight_6_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="1239" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:807  %mul_ln1118_54 = mul i11 %sext_ln1118_54, %sext_ln1117_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:808  %trunc_ln708_53 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_54, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:815  %temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_6"/></StgValue>
</operation>

<operation id="1242" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:816  %sext_ln1117_55 = sext i8 %temp_7_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_55"/></StgValue>
</operation>

<operation id="1243" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:820  %tempWeight_7_V_load_6 = load i8* %tempWeight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_6"/></StgValue>
</operation>

<operation id="1244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:821  %sext_ln1118_55 = sext i8 %tempWeight_7_V_load_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="1245" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:822  %mul_ln1118_55 = mul i11 %sext_ln1118_55, %sext_ln1117_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:823  %trunc_ln708_54 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_55, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:830  %temp_0_V_load_7 = load i8* %temp_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_7"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:831  %sext_ln1117_56 = sext i8 %temp_0_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_56"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:835  %tempWeight_0_V_load_7 = load i8* %tempWeight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_7"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:836  %sext_ln1118_56 = sext i8 %tempWeight_0_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:837  %mul_ln1118_56 = mul i11 %sext_ln1118_56, %sext_ln1117_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:838  %trunc_ln708_55 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_56, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:845  %temp_1_V_load_7 = load i8* %temp_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_7"/></StgValue>
</operation>

<operation id="1254" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:846  %sext_ln1117_57 = sext i8 %temp_1_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_57"/></StgValue>
</operation>

<operation id="1255" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:850  %tempWeight_1_V_load_7 = load i8* %tempWeight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_7"/></StgValue>
</operation>

<operation id="1256" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:851  %sext_ln1118_57 = sext i8 %tempWeight_1_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="1257" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:852  %mul_ln1118_57 = mul i11 %sext_ln1118_57, %sext_ln1117_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="1258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:853  %trunc_ln708_56 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_57, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="1259" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:860  %temp_2_V_load_7 = load i8* %temp_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_7"/></StgValue>
</operation>

<operation id="1260" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:861  %sext_ln1117_58 = sext i8 %temp_2_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_58"/></StgValue>
</operation>

<operation id="1261" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:865  %tempWeight_2_V_load_7 = load i8* %tempWeight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_7"/></StgValue>
</operation>

<operation id="1262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:866  %sext_ln1118_58 = sext i8 %tempWeight_2_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="1263" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:867  %mul_ln1118_58 = mul i11 %sext_ln1118_58, %sext_ln1117_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="1264" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:868  %trunc_ln708_57 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_58, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="1265" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:875  %temp_3_V_load_7 = load i8* %temp_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_7"/></StgValue>
</operation>

<operation id="1266" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:876  %sext_ln1117_59 = sext i8 %temp_3_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_59"/></StgValue>
</operation>

<operation id="1267" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:880  %tempWeight_3_V_load_7 = load i8* %tempWeight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_7"/></StgValue>
</operation>

<operation id="1268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:881  %sext_ln1118_59 = sext i8 %tempWeight_3_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="1269" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:882  %mul_ln1118_59 = mul i11 %sext_ln1118_59, %sext_ln1117_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1270" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:883  %trunc_ln708_58 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_59, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="1271" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:890  %temp_4_V_load_7 = load i8* %temp_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_7"/></StgValue>
</operation>

<operation id="1272" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:891  %sext_ln1117_60 = sext i8 %temp_4_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_60"/></StgValue>
</operation>

<operation id="1273" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:895  %tempWeight_4_V_load_7 = load i8* %tempWeight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_7"/></StgValue>
</operation>

<operation id="1274" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:896  %sext_ln1118_60 = sext i8 %tempWeight_4_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="1275" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:897  %mul_ln1118_60 = mul i11 %sext_ln1118_60, %sext_ln1117_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="1276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:898  %trunc_ln708_59 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_60, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="1277" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:905  %temp_5_V_load_7 = load i8* %temp_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_7"/></StgValue>
</operation>

<operation id="1278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:906  %sext_ln1117_61 = sext i8 %temp_5_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_61"/></StgValue>
</operation>

<operation id="1279" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:910  %tempWeight_5_V_load_7 = load i8* %tempWeight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_7"/></StgValue>
</operation>

<operation id="1280" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:911  %sext_ln1118_61 = sext i8 %tempWeight_5_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="1281" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:912  %mul_ln1118_61 = mul i11 %sext_ln1118_61, %sext_ln1117_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="1282" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:913  %trunc_ln708_60 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_61, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="1283" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:920  %temp_6_V_load_7 = load i8* %temp_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_7"/></StgValue>
</operation>

<operation id="1284" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:921  %sext_ln1117_62 = sext i8 %temp_6_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_62"/></StgValue>
</operation>

<operation id="1285" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:925  %tempWeight_6_V_load_7 = load i8* %tempWeight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_7"/></StgValue>
</operation>

<operation id="1286" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:926  %sext_ln1118_62 = sext i8 %tempWeight_6_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="1287" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:927  %mul_ln1118_62 = mul i11 %sext_ln1118_62, %sext_ln1117_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="1288" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:928  %trunc_ln708_61 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_62, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="1289" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:935  %temp_7_V_load_7 = load i8* %temp_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_7"/></StgValue>
</operation>

<operation id="1290" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:936  %sext_ln1117_63 = sext i8 %temp_7_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_63"/></StgValue>
</operation>

<operation id="1291" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:940  %tempWeight_7_V_load_7 = load i8* %tempWeight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_7"/></StgValue>
</operation>

<operation id="1292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:941  %sext_ln1118_63 = sext i8 %tempWeight_7_V_load_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="1293" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:942  %mul_ln1118_63 = mul i11 %sext_ln1118_63, %sext_ln1117_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>

<operation id="1294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:943  %trunc_ln708_62 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_63, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="1295" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:944  %add_ln33_48 = add i10 %i3_0_0, 64

]]></Node>
<StgValue><ssdm name="add_ln33_48"/></StgValue>
</operation>

<operation id="1296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:945  %zext_ln33_63 = zext i10 %add_ln33_48 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_63"/></StgValue>
</operation>

<operation id="1297" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:946  %add_ln35_64 = add i13 %zext_ln33_63, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_64"/></StgValue>
</operation>

<operation id="1298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:947  %lshr_ln1116_56 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_48, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_56"/></StgValue>
</operation>

<operation id="1299" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:948  %zext_ln1116_57 = zext i7 %lshr_ln1116_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_57"/></StgValue>
</operation>

<operation id="1300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:949  %temp_0_V_addr_9 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_57

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_9"/></StgValue>
</operation>

<operation id="1301" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:950  %temp_0_V_load_8 = load i8* %temp_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_8"/></StgValue>
</operation>

<operation id="1302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:952  %lshr_ln1117_63 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_64, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_63"/></StgValue>
</operation>

<operation id="1303" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:953  %zext_ln1117_64 = zext i10 %lshr_ln1117_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_64"/></StgValue>
</operation>

<operation id="1304" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:954  %tempWeight_0_V_addr_9 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_64

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_9"/></StgValue>
</operation>

<operation id="1305" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:955  %tempWeight_0_V_load_8 = load i8* %tempWeight_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_8"/></StgValue>
</operation>

<operation id="1306" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:959  %add_ln33_49 = add i10 %i3_0_0, 65

]]></Node>
<StgValue><ssdm name="add_ln33_49"/></StgValue>
</operation>

<operation id="1307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:960  %zext_ln33_64 = zext i10 %add_ln33_49 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_64"/></StgValue>
</operation>

<operation id="1308" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:961  %add_ln35_65 = add i13 %zext_ln33_64, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_65"/></StgValue>
</operation>

<operation id="1309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:962  %lshr_ln1116_57 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_49, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_57"/></StgValue>
</operation>

<operation id="1310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:963  %zext_ln1116_58 = zext i7 %lshr_ln1116_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_58"/></StgValue>
</operation>

<operation id="1311" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:964  %temp_1_V_addr_9 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_58

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_9"/></StgValue>
</operation>

<operation id="1312" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:965  %temp_1_V_load_8 = load i8* %temp_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_8"/></StgValue>
</operation>

<operation id="1313" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:967  %lshr_ln1117_64 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_65, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_64"/></StgValue>
</operation>

<operation id="1314" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:968  %zext_ln1117_65 = zext i10 %lshr_ln1117_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_65"/></StgValue>
</operation>

<operation id="1315" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:969  %tempWeight_1_V_addr_9 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_65

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_9"/></StgValue>
</operation>

<operation id="1316" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:970  %tempWeight_1_V_load_8 = load i8* %tempWeight_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_8"/></StgValue>
</operation>

<operation id="1317" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:974  %add_ln33_50 = add i10 %i3_0_0, 66

]]></Node>
<StgValue><ssdm name="add_ln33_50"/></StgValue>
</operation>

<operation id="1318" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:975  %zext_ln33_65 = zext i10 %add_ln33_50 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_65"/></StgValue>
</operation>

<operation id="1319" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:976  %add_ln35_66 = add i13 %zext_ln33_65, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_66"/></StgValue>
</operation>

<operation id="1320" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:977  %lshr_ln1116_58 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_50, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_58"/></StgValue>
</operation>

<operation id="1321" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:978  %zext_ln1116_59 = zext i7 %lshr_ln1116_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_59"/></StgValue>
</operation>

<operation id="1322" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:979  %temp_2_V_addr_9 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_59

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_9"/></StgValue>
</operation>

<operation id="1323" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:980  %temp_2_V_load_8 = load i8* %temp_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_8"/></StgValue>
</operation>

<operation id="1324" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:982  %lshr_ln1117_65 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_66, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_65"/></StgValue>
</operation>

<operation id="1325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:983  %zext_ln1117_66 = zext i10 %lshr_ln1117_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_66"/></StgValue>
</operation>

<operation id="1326" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:984  %tempWeight_2_V_addr_9 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_66

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_9"/></StgValue>
</operation>

<operation id="1327" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:985  %tempWeight_2_V_load_8 = load i8* %tempWeight_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_8"/></StgValue>
</operation>

<operation id="1328" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:989  %add_ln33_51 = add i10 %i3_0_0, 67

]]></Node>
<StgValue><ssdm name="add_ln33_51"/></StgValue>
</operation>

<operation id="1329" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:990  %zext_ln33_66 = zext i10 %add_ln33_51 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_66"/></StgValue>
</operation>

<operation id="1330" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:991  %add_ln35_67 = add i13 %zext_ln33_66, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_67"/></StgValue>
</operation>

<operation id="1331" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:992  %lshr_ln1116_59 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_51, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_59"/></StgValue>
</operation>

<operation id="1332" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:993  %zext_ln1116_60 = zext i7 %lshr_ln1116_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_60"/></StgValue>
</operation>

<operation id="1333" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:994  %temp_3_V_addr_9 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_60

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_9"/></StgValue>
</operation>

<operation id="1334" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:995  %temp_3_V_load_8 = load i8* %temp_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_8"/></StgValue>
</operation>

<operation id="1335" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:997  %lshr_ln1117_66 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_67, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_66"/></StgValue>
</operation>

<operation id="1336" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:998  %zext_ln1117_67 = zext i10 %lshr_ln1117_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_67"/></StgValue>
</operation>

<operation id="1337" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:999  %tempWeight_3_V_addr_9 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_67

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_9"/></StgValue>
</operation>

<operation id="1338" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1000  %tempWeight_3_V_load_8 = load i8* %tempWeight_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_8"/></StgValue>
</operation>

<operation id="1339" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1004  %add_ln33_52 = add i10 %i3_0_0, 68

]]></Node>
<StgValue><ssdm name="add_ln33_52"/></StgValue>
</operation>

<operation id="1340" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1005  %zext_ln33_67 = zext i10 %add_ln33_52 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_67"/></StgValue>
</operation>

<operation id="1341" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1006  %add_ln35_68 = add i13 %zext_ln33_67, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_68"/></StgValue>
</operation>

<operation id="1342" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1007  %lshr_ln1116_60 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_52, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_60"/></StgValue>
</operation>

<operation id="1343" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1008  %zext_ln1116_61 = zext i7 %lshr_ln1116_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_61"/></StgValue>
</operation>

<operation id="1344" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1009  %temp_4_V_addr_9 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_61

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_9"/></StgValue>
</operation>

<operation id="1345" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1010  %temp_4_V_load_8 = load i8* %temp_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_8"/></StgValue>
</operation>

<operation id="1346" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1012  %lshr_ln1117_67 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_68, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_67"/></StgValue>
</operation>

<operation id="1347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1013  %zext_ln1117_68 = zext i10 %lshr_ln1117_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_68"/></StgValue>
</operation>

<operation id="1348" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1014  %tempWeight_4_V_addr_9 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_68

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_9"/></StgValue>
</operation>

<operation id="1349" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1015  %tempWeight_4_V_load_8 = load i8* %tempWeight_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_8"/></StgValue>
</operation>

<operation id="1350" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1019  %add_ln33_53 = add i10 %i3_0_0, 69

]]></Node>
<StgValue><ssdm name="add_ln33_53"/></StgValue>
</operation>

<operation id="1351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1020  %zext_ln33_68 = zext i10 %add_ln33_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_68"/></StgValue>
</operation>

<operation id="1352" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1021  %add_ln35_69 = add i13 %zext_ln33_68, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_69"/></StgValue>
</operation>

<operation id="1353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1022  %lshr_ln1116_61 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_53, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_61"/></StgValue>
</operation>

<operation id="1354" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1023  %zext_ln1116_62 = zext i7 %lshr_ln1116_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_62"/></StgValue>
</operation>

<operation id="1355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1024  %temp_5_V_addr_9 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_62

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_9"/></StgValue>
</operation>

<operation id="1356" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1025  %temp_5_V_load_8 = load i8* %temp_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_8"/></StgValue>
</operation>

<operation id="1357" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1027  %lshr_ln1117_68 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_69, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_68"/></StgValue>
</operation>

<operation id="1358" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1028  %zext_ln1117_69 = zext i10 %lshr_ln1117_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_69"/></StgValue>
</operation>

<operation id="1359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1029  %tempWeight_5_V_addr_9 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_69

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_9"/></StgValue>
</operation>

<operation id="1360" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1030  %tempWeight_5_V_load_8 = load i8* %tempWeight_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_8"/></StgValue>
</operation>

<operation id="1361" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1034  %add_ln33_54 = add i10 %i3_0_0, 70

]]></Node>
<StgValue><ssdm name="add_ln33_54"/></StgValue>
</operation>

<operation id="1362" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1035  %zext_ln33_69 = zext i10 %add_ln33_54 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_69"/></StgValue>
</operation>

<operation id="1363" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1036  %add_ln35_70 = add i13 %zext_ln33_69, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_70"/></StgValue>
</operation>

<operation id="1364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1037  %lshr_ln1116_62 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_54, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_62"/></StgValue>
</operation>

<operation id="1365" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1038  %zext_ln1116_63 = zext i7 %lshr_ln1116_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_63"/></StgValue>
</operation>

<operation id="1366" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1039  %temp_6_V_addr_9 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_63

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_9"/></StgValue>
</operation>

<operation id="1367" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1040  %temp_6_V_load_8 = load i8* %temp_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_8"/></StgValue>
</operation>

<operation id="1368" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1042  %lshr_ln1117_69 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_70, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_69"/></StgValue>
</operation>

<operation id="1369" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1043  %zext_ln1117_70 = zext i10 %lshr_ln1117_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_70"/></StgValue>
</operation>

<operation id="1370" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1044  %tempWeight_6_V_addr_9 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_70

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_9"/></StgValue>
</operation>

<operation id="1371" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1045  %tempWeight_6_V_load_8 = load i8* %tempWeight_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_8"/></StgValue>
</operation>

<operation id="1372" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1049  %add_ln33_55 = add i10 %i3_0_0, 71

]]></Node>
<StgValue><ssdm name="add_ln33_55"/></StgValue>
</operation>

<operation id="1373" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1050  %zext_ln33_70 = zext i10 %add_ln33_55 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_70"/></StgValue>
</operation>

<operation id="1374" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1051  %add_ln35_71 = add i13 %zext_ln33_70, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_71"/></StgValue>
</operation>

<operation id="1375" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1052  %lshr_ln1116_63 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_55, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_63"/></StgValue>
</operation>

<operation id="1376" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1053  %zext_ln1116_64 = zext i7 %lshr_ln1116_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_64"/></StgValue>
</operation>

<operation id="1377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1054  %temp_7_V_addr_9 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_64

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_9"/></StgValue>
</operation>

<operation id="1378" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1055  %temp_7_V_load_8 = load i8* %temp_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_8"/></StgValue>
</operation>

<operation id="1379" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1057  %lshr_ln1117_70 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_71, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_70"/></StgValue>
</operation>

<operation id="1380" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1058  %zext_ln1117_71 = zext i10 %lshr_ln1117_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_71"/></StgValue>
</operation>

<operation id="1381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1059  %tempWeight_7_V_addr_9 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_71

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_9"/></StgValue>
</operation>

<operation id="1382" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1060  %tempWeight_7_V_load_8 = load i8* %tempWeight_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_8"/></StgValue>
</operation>

<operation id="1383" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1064  %add_ln33_56 = add i10 %i3_0_0, 72

]]></Node>
<StgValue><ssdm name="add_ln33_56"/></StgValue>
</operation>

<operation id="1384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1065  %zext_ln33_71 = zext i10 %add_ln33_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_71"/></StgValue>
</operation>

<operation id="1385" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1066  %add_ln35_72 = add i13 %zext_ln33_71, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_72"/></StgValue>
</operation>

<operation id="1386" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1067  %lshr_ln1116_64 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_56, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_64"/></StgValue>
</operation>

<operation id="1387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1068  %zext_ln1116_65 = zext i7 %lshr_ln1116_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_65"/></StgValue>
</operation>

<operation id="1388" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1069  %temp_0_V_addr_10 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_65

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_10"/></StgValue>
</operation>

<operation id="1389" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1070  %temp_0_V_load_9 = load i8* %temp_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_9"/></StgValue>
</operation>

<operation id="1390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1072  %lshr_ln1117_71 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_72, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_71"/></StgValue>
</operation>

<operation id="1391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1073  %zext_ln1117_72 = zext i10 %lshr_ln1117_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_72"/></StgValue>
</operation>

<operation id="1392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1074  %tempWeight_0_V_addr_10 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_72

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_10"/></StgValue>
</operation>

<operation id="1393" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1075  %tempWeight_0_V_load_9 = load i8* %tempWeight_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_9"/></StgValue>
</operation>

<operation id="1394" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1079  %add_ln33_57 = add i10 %i3_0_0, 73

]]></Node>
<StgValue><ssdm name="add_ln33_57"/></StgValue>
</operation>

<operation id="1395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1080  %zext_ln33_72 = zext i10 %add_ln33_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_72"/></StgValue>
</operation>

<operation id="1396" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1081  %add_ln35_73 = add i13 %zext_ln33_72, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_73"/></StgValue>
</operation>

<operation id="1397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1082  %lshr_ln1116_65 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_57, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_65"/></StgValue>
</operation>

<operation id="1398" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1083  %zext_ln1116_66 = zext i7 %lshr_ln1116_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_66"/></StgValue>
</operation>

<operation id="1399" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1084  %temp_1_V_addr_10 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_66

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_10"/></StgValue>
</operation>

<operation id="1400" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1085  %temp_1_V_load_9 = load i8* %temp_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_9"/></StgValue>
</operation>

<operation id="1401" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1087  %lshr_ln1117_72 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_73, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_72"/></StgValue>
</operation>

<operation id="1402" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1088  %zext_ln1117_73 = zext i10 %lshr_ln1117_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_73"/></StgValue>
</operation>

<operation id="1403" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1089  %tempWeight_1_V_addr_10 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_73

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_10"/></StgValue>
</operation>

<operation id="1404" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1090  %tempWeight_1_V_load_9 = load i8* %tempWeight_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_9"/></StgValue>
</operation>

<operation id="1405" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1094  %add_ln33_58 = add i10 %i3_0_0, 74

]]></Node>
<StgValue><ssdm name="add_ln33_58"/></StgValue>
</operation>

<operation id="1406" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1095  %zext_ln33_73 = zext i10 %add_ln33_58 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_73"/></StgValue>
</operation>

<operation id="1407" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1096  %add_ln35_74 = add i13 %zext_ln33_73, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_74"/></StgValue>
</operation>

<operation id="1408" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1097  %lshr_ln1116_66 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_58, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_66"/></StgValue>
</operation>

<operation id="1409" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1098  %zext_ln1116_67 = zext i7 %lshr_ln1116_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_67"/></StgValue>
</operation>

<operation id="1410" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1099  %temp_2_V_addr_10 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_67

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_10"/></StgValue>
</operation>

<operation id="1411" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1100  %temp_2_V_load_9 = load i8* %temp_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_9"/></StgValue>
</operation>

<operation id="1412" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1102  %lshr_ln1117_73 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_74, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_73"/></StgValue>
</operation>

<operation id="1413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1103  %zext_ln1117_74 = zext i10 %lshr_ln1117_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_74"/></StgValue>
</operation>

<operation id="1414" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1104  %tempWeight_2_V_addr_10 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_74

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_10"/></StgValue>
</operation>

<operation id="1415" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1105  %tempWeight_2_V_load_9 = load i8* %tempWeight_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_9"/></StgValue>
</operation>

<operation id="1416" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1109  %add_ln33_59 = add i10 %i3_0_0, 75

]]></Node>
<StgValue><ssdm name="add_ln33_59"/></StgValue>
</operation>

<operation id="1417" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1110  %zext_ln33_74 = zext i10 %add_ln33_59 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_74"/></StgValue>
</operation>

<operation id="1418" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1111  %add_ln35_75 = add i13 %zext_ln33_74, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_75"/></StgValue>
</operation>

<operation id="1419" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1112  %lshr_ln1116_67 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_59, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_67"/></StgValue>
</operation>

<operation id="1420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1113  %zext_ln1116_68 = zext i7 %lshr_ln1116_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_68"/></StgValue>
</operation>

<operation id="1421" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1114  %temp_3_V_addr_10 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_68

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_10"/></StgValue>
</operation>

<operation id="1422" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1115  %temp_3_V_load_9 = load i8* %temp_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_9"/></StgValue>
</operation>

<operation id="1423" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1117  %lshr_ln1117_74 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_75, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_74"/></StgValue>
</operation>

<operation id="1424" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1118  %zext_ln1117_75 = zext i10 %lshr_ln1117_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_75"/></StgValue>
</operation>

<operation id="1425" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1119  %tempWeight_3_V_addr_10 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_75

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_10"/></StgValue>
</operation>

<operation id="1426" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1120  %tempWeight_3_V_load_9 = load i8* %tempWeight_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_9"/></StgValue>
</operation>

<operation id="1427" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1124  %add_ln33_60 = add i10 %i3_0_0, 76

]]></Node>
<StgValue><ssdm name="add_ln33_60"/></StgValue>
</operation>

<operation id="1428" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1125  %zext_ln33_75 = zext i10 %add_ln33_60 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_75"/></StgValue>
</operation>

<operation id="1429" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1126  %add_ln35_76 = add i13 %zext_ln33_75, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_76"/></StgValue>
</operation>

<operation id="1430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1127  %lshr_ln1116_68 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_60, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_68"/></StgValue>
</operation>

<operation id="1431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1128  %zext_ln1116_69 = zext i7 %lshr_ln1116_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_69"/></StgValue>
</operation>

<operation id="1432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1129  %temp_4_V_addr_10 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_69

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_10"/></StgValue>
</operation>

<operation id="1433" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1130  %temp_4_V_load_9 = load i8* %temp_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_9"/></StgValue>
</operation>

<operation id="1434" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1132  %lshr_ln1117_75 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_76, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_75"/></StgValue>
</operation>

<operation id="1435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1133  %zext_ln1117_76 = zext i10 %lshr_ln1117_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_76"/></StgValue>
</operation>

<operation id="1436" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1134  %tempWeight_4_V_addr_10 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_76

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_10"/></StgValue>
</operation>

<operation id="1437" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1135  %tempWeight_4_V_load_9 = load i8* %tempWeight_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_9"/></StgValue>
</operation>

<operation id="1438" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1139  %add_ln33_61 = add i10 %i3_0_0, 77

]]></Node>
<StgValue><ssdm name="add_ln33_61"/></StgValue>
</operation>

<operation id="1439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1140  %zext_ln33_76 = zext i10 %add_ln33_61 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_76"/></StgValue>
</operation>

<operation id="1440" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1141  %add_ln35_77 = add i13 %zext_ln33_76, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_77"/></StgValue>
</operation>

<operation id="1441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1142  %lshr_ln1116_69 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_61, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_69"/></StgValue>
</operation>

<operation id="1442" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1143  %zext_ln1116_70 = zext i7 %lshr_ln1116_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_70"/></StgValue>
</operation>

<operation id="1443" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1144  %temp_5_V_addr_10 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_70

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_10"/></StgValue>
</operation>

<operation id="1444" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1145  %temp_5_V_load_9 = load i8* %temp_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_9"/></StgValue>
</operation>

<operation id="1445" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1147  %lshr_ln1117_76 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_77, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_76"/></StgValue>
</operation>

<operation id="1446" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1148  %zext_ln1117_77 = zext i10 %lshr_ln1117_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_77"/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1149  %tempWeight_5_V_addr_10 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_77

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_10"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1150  %tempWeight_5_V_load_9 = load i8* %tempWeight_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_9"/></StgValue>
</operation>

<operation id="1449" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1154  %add_ln33_62 = add i10 %i3_0_0, 78

]]></Node>
<StgValue><ssdm name="add_ln33_62"/></StgValue>
</operation>

<operation id="1450" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1155  %zext_ln33_77 = zext i10 %add_ln33_62 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_77"/></StgValue>
</operation>

<operation id="1451" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1156  %add_ln35_78 = add i13 %zext_ln33_77, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_78"/></StgValue>
</operation>

<operation id="1452" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1157  %lshr_ln1116_70 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_62, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_70"/></StgValue>
</operation>

<operation id="1453" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1158  %zext_ln1116_71 = zext i7 %lshr_ln1116_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_71"/></StgValue>
</operation>

<operation id="1454" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1159  %temp_6_V_addr_10 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_71

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_10"/></StgValue>
</operation>

<operation id="1455" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1160  %temp_6_V_load_9 = load i8* %temp_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_9"/></StgValue>
</operation>

<operation id="1456" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1162  %lshr_ln1117_77 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_78, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_77"/></StgValue>
</operation>

<operation id="1457" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1163  %zext_ln1117_78 = zext i10 %lshr_ln1117_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_78"/></StgValue>
</operation>

<operation id="1458" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1164  %tempWeight_6_V_addr_10 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_78

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_10"/></StgValue>
</operation>

<operation id="1459" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1165  %tempWeight_6_V_load_9 = load i8* %tempWeight_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_9"/></StgValue>
</operation>

<operation id="1460" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1169  %add_ln33_63 = add i10 %i3_0_0, 79

]]></Node>
<StgValue><ssdm name="add_ln33_63"/></StgValue>
</operation>

<operation id="1461" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1170  %zext_ln33_78 = zext i10 %add_ln33_63 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_78"/></StgValue>
</operation>

<operation id="1462" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1171  %add_ln35_79 = add i13 %zext_ln33_78, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_79"/></StgValue>
</operation>

<operation id="1463" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1172  %lshr_ln1116_71 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_63, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_71"/></StgValue>
</operation>

<operation id="1464" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1173  %zext_ln1116_72 = zext i7 %lshr_ln1116_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_72"/></StgValue>
</operation>

<operation id="1465" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1174  %temp_7_V_addr_10 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_72

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_10"/></StgValue>
</operation>

<operation id="1466" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1175  %temp_7_V_load_9 = load i8* %temp_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_9"/></StgValue>
</operation>

<operation id="1467" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1177  %lshr_ln1117_78 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_79, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_78"/></StgValue>
</operation>

<operation id="1468" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1178  %zext_ln1117_79 = zext i10 %lshr_ln1117_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_79"/></StgValue>
</operation>

<operation id="1469" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1179  %tempWeight_7_V_addr_10 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_79

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_10"/></StgValue>
</operation>

<operation id="1470" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1180  %tempWeight_7_V_load_9 = load i8* %tempWeight_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_9"/></StgValue>
</operation>

<operation id="1471" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1689  %add_ln703_25 = add i8 %add_ln703_18, %add_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="1472" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1690  %add_ln703_26 = add i8 %add_ln703_12, %add_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="1473" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1693  %add_ln703_29 = add i8 %trunc_ln708_31, %trunc_ln708_30

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="1474" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1694  %add_ln703_30 = add i8 %trunc_ln708_33, %trunc_ln708_32

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="1475" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1695  %add_ln703_31 = add i8 %add_ln703_29, %add_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="1476" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1696  %add_ln703_32 = add i8 %add_ln703_28, %add_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="1477" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1697  %add_ln703_33 = add i8 %trunc_ln708_36, %trunc_ln708_35

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="1478" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1698  %add_ln703_34 = add i8 %trunc_ln708_34, %add_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="1479" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1699  %add_ln703_35 = add i8 %trunc_ln708_38, %trunc_ln708_37

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="1480" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1700  %add_ln703_36 = add i8 %trunc_ln708_40, %trunc_ln708_39

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="1481" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1701  %add_ln703_37 = add i8 %add_ln703_35, %add_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="1482" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1704  %add_ln703_40 = add i8 %trunc_ln708_43, %trunc_ln708_42

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="1483" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1705  %add_ln703_41 = add i8 %trunc_ln708_41, %add_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="1484" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1706  %add_ln703_42 = add i8 %trunc_ln708_45, %trunc_ln708_44

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1485" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:950  %temp_0_V_load_8 = load i8* %temp_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_8"/></StgValue>
</operation>

<operation id="1486" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:951  %sext_ln1117_64 = sext i8 %temp_0_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_64"/></StgValue>
</operation>

<operation id="1487" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:955  %tempWeight_0_V_load_8 = load i8* %tempWeight_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_8"/></StgValue>
</operation>

<operation id="1488" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:956  %sext_ln1118_64 = sext i8 %tempWeight_0_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="1489" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:957  %mul_ln1118_64 = mul i11 %sext_ln1118_64, %sext_ln1117_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="1490" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:958  %trunc_ln708_63 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_64, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>

<operation id="1491" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:965  %temp_1_V_load_8 = load i8* %temp_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_8"/></StgValue>
</operation>

<operation id="1492" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:966  %sext_ln1117_65 = sext i8 %temp_1_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_65"/></StgValue>
</operation>

<operation id="1493" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:970  %tempWeight_1_V_load_8 = load i8* %tempWeight_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_8"/></StgValue>
</operation>

<operation id="1494" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:971  %sext_ln1118_65 = sext i8 %tempWeight_1_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="1495" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:972  %mul_ln1118_65 = mul i11 %sext_ln1118_65, %sext_ln1117_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>

<operation id="1496" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:973  %trunc_ln708_64 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_65, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="1497" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:980  %temp_2_V_load_8 = load i8* %temp_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_8"/></StgValue>
</operation>

<operation id="1498" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:981  %sext_ln1117_66 = sext i8 %temp_2_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_66"/></StgValue>
</operation>

<operation id="1499" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:985  %tempWeight_2_V_load_8 = load i8* %tempWeight_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_8"/></StgValue>
</operation>

<operation id="1500" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:986  %sext_ln1118_66 = sext i8 %tempWeight_2_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="1501" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:987  %mul_ln1118_66 = mul i11 %sext_ln1118_66, %sext_ln1117_66

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="1502" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:988  %trunc_ln708_65 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_66, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="1503" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:995  %temp_3_V_load_8 = load i8* %temp_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_8"/></StgValue>
</operation>

<operation id="1504" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:996  %sext_ln1117_67 = sext i8 %temp_3_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_67"/></StgValue>
</operation>

<operation id="1505" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1000  %tempWeight_3_V_load_8 = load i8* %tempWeight_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_8"/></StgValue>
</operation>

<operation id="1506" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1001  %sext_ln1118_67 = sext i8 %tempWeight_3_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="1507" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1002  %mul_ln1118_67 = mul i11 %sext_ln1118_67, %sext_ln1117_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="1508" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1003  %trunc_ln708_66 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_67, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="1509" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1010  %temp_4_V_load_8 = load i8* %temp_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_8"/></StgValue>
</operation>

<operation id="1510" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1011  %sext_ln1117_68 = sext i8 %temp_4_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_68"/></StgValue>
</operation>

<operation id="1511" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1015  %tempWeight_4_V_load_8 = load i8* %tempWeight_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_8"/></StgValue>
</operation>

<operation id="1512" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1016  %sext_ln1118_68 = sext i8 %tempWeight_4_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="1513" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1017  %mul_ln1118_68 = mul i11 %sext_ln1118_68, %sext_ln1117_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="1514" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1018  %trunc_ln708_67 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_68, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="1515" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1025  %temp_5_V_load_8 = load i8* %temp_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_8"/></StgValue>
</operation>

<operation id="1516" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1026  %sext_ln1117_69 = sext i8 %temp_5_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_69"/></StgValue>
</operation>

<operation id="1517" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1030  %tempWeight_5_V_load_8 = load i8* %tempWeight_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_8"/></StgValue>
</operation>

<operation id="1518" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1031  %sext_ln1118_69 = sext i8 %tempWeight_5_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="1519" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1032  %mul_ln1118_69 = mul i11 %sext_ln1118_69, %sext_ln1117_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="1520" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1033  %trunc_ln708_68 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_69, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="1521" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1040  %temp_6_V_load_8 = load i8* %temp_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_8"/></StgValue>
</operation>

<operation id="1522" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1041  %sext_ln1117_70 = sext i8 %temp_6_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_70"/></StgValue>
</operation>

<operation id="1523" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1045  %tempWeight_6_V_load_8 = load i8* %tempWeight_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_8"/></StgValue>
</operation>

<operation id="1524" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1046  %sext_ln1118_70 = sext i8 %tempWeight_6_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="1525" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1047  %mul_ln1118_70 = mul i11 %sext_ln1118_70, %sext_ln1117_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>

<operation id="1526" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1048  %trunc_ln708_69 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_70, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="1527" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1055  %temp_7_V_load_8 = load i8* %temp_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_8"/></StgValue>
</operation>

<operation id="1528" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1056  %sext_ln1117_71 = sext i8 %temp_7_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_71"/></StgValue>
</operation>

<operation id="1529" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1060  %tempWeight_7_V_load_8 = load i8* %tempWeight_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_8"/></StgValue>
</operation>

<operation id="1530" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1061  %sext_ln1118_71 = sext i8 %tempWeight_7_V_load_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="1531" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1062  %mul_ln1118_71 = mul i11 %sext_ln1118_71, %sext_ln1117_71

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="1532" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1063  %trunc_ln708_70 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_71, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="1533" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1070  %temp_0_V_load_9 = load i8* %temp_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_9"/></StgValue>
</operation>

<operation id="1534" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1071  %sext_ln1117_72 = sext i8 %temp_0_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_72"/></StgValue>
</operation>

<operation id="1535" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1075  %tempWeight_0_V_load_9 = load i8* %tempWeight_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_9"/></StgValue>
</operation>

<operation id="1536" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1076  %sext_ln1118_72 = sext i8 %tempWeight_0_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="1537" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1077  %mul_ln1118_72 = mul i11 %sext_ln1118_72, %sext_ln1117_72

]]></Node>
<StgValue><ssdm name="mul_ln1118_72"/></StgValue>
</operation>

<operation id="1538" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1078  %trunc_ln708_71 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_72, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_71"/></StgValue>
</operation>

<operation id="1539" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1085  %temp_1_V_load_9 = load i8* %temp_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_9"/></StgValue>
</operation>

<operation id="1540" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1086  %sext_ln1117_73 = sext i8 %temp_1_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_73"/></StgValue>
</operation>

<operation id="1541" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1090  %tempWeight_1_V_load_9 = load i8* %tempWeight_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_9"/></StgValue>
</operation>

<operation id="1542" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1091  %sext_ln1118_73 = sext i8 %tempWeight_1_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="1543" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1092  %mul_ln1118_73 = mul i11 %sext_ln1118_73, %sext_ln1117_73

]]></Node>
<StgValue><ssdm name="mul_ln1118_73"/></StgValue>
</operation>

<operation id="1544" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1093  %trunc_ln708_72 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_73, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_72"/></StgValue>
</operation>

<operation id="1545" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1100  %temp_2_V_load_9 = load i8* %temp_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_9"/></StgValue>
</operation>

<operation id="1546" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1101  %sext_ln1117_74 = sext i8 %temp_2_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_74"/></StgValue>
</operation>

<operation id="1547" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1105  %tempWeight_2_V_load_9 = load i8* %tempWeight_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_9"/></StgValue>
</operation>

<operation id="1548" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1106  %sext_ln1118_74 = sext i8 %tempWeight_2_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="1549" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1107  %mul_ln1118_74 = mul i11 %sext_ln1118_74, %sext_ln1117_74

]]></Node>
<StgValue><ssdm name="mul_ln1118_74"/></StgValue>
</operation>

<operation id="1550" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1108  %trunc_ln708_73 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_74, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_73"/></StgValue>
</operation>

<operation id="1551" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1115  %temp_3_V_load_9 = load i8* %temp_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_9"/></StgValue>
</operation>

<operation id="1552" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1116  %sext_ln1117_75 = sext i8 %temp_3_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_75"/></StgValue>
</operation>

<operation id="1553" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1120  %tempWeight_3_V_load_9 = load i8* %tempWeight_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_9"/></StgValue>
</operation>

<operation id="1554" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1121  %sext_ln1118_75 = sext i8 %tempWeight_3_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="1555" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1122  %mul_ln1118_75 = mul i11 %sext_ln1118_75, %sext_ln1117_75

]]></Node>
<StgValue><ssdm name="mul_ln1118_75"/></StgValue>
</operation>

<operation id="1556" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1123  %trunc_ln708_74 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_75, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_74"/></StgValue>
</operation>

<operation id="1557" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1130  %temp_4_V_load_9 = load i8* %temp_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_9"/></StgValue>
</operation>

<operation id="1558" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1131  %sext_ln1117_76 = sext i8 %temp_4_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_76"/></StgValue>
</operation>

<operation id="1559" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1135  %tempWeight_4_V_load_9 = load i8* %tempWeight_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_9"/></StgValue>
</operation>

<operation id="1560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1136  %sext_ln1118_76 = sext i8 %tempWeight_4_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="1561" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1137  %mul_ln1118_76 = mul i11 %sext_ln1118_76, %sext_ln1117_76

]]></Node>
<StgValue><ssdm name="mul_ln1118_76"/></StgValue>
</operation>

<operation id="1562" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1138  %trunc_ln708_75 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_76, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_75"/></StgValue>
</operation>

<operation id="1563" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1145  %temp_5_V_load_9 = load i8* %temp_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_9"/></StgValue>
</operation>

<operation id="1564" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1146  %sext_ln1117_77 = sext i8 %temp_5_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_77"/></StgValue>
</operation>

<operation id="1565" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1150  %tempWeight_5_V_load_9 = load i8* %tempWeight_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_9"/></StgValue>
</operation>

<operation id="1566" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1151  %sext_ln1118_77 = sext i8 %tempWeight_5_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="1567" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1152  %mul_ln1118_77 = mul i11 %sext_ln1118_77, %sext_ln1117_77

]]></Node>
<StgValue><ssdm name="mul_ln1118_77"/></StgValue>
</operation>

<operation id="1568" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1153  %trunc_ln708_76 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_77, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_76"/></StgValue>
</operation>

<operation id="1569" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1160  %temp_6_V_load_9 = load i8* %temp_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_9"/></StgValue>
</operation>

<operation id="1570" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1161  %sext_ln1117_78 = sext i8 %temp_6_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_78"/></StgValue>
</operation>

<operation id="1571" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1165  %tempWeight_6_V_load_9 = load i8* %tempWeight_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_9"/></StgValue>
</operation>

<operation id="1572" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1166  %sext_ln1118_78 = sext i8 %tempWeight_6_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="1573" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1167  %mul_ln1118_78 = mul i11 %sext_ln1118_78, %sext_ln1117_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_78"/></StgValue>
</operation>

<operation id="1574" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1168  %trunc_ln708_77 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_78, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_77"/></StgValue>
</operation>

<operation id="1575" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1175  %temp_7_V_load_9 = load i8* %temp_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_9"/></StgValue>
</operation>

<operation id="1576" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1176  %sext_ln1117_79 = sext i8 %temp_7_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_79"/></StgValue>
</operation>

<operation id="1577" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1180  %tempWeight_7_V_load_9 = load i8* %tempWeight_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_9"/></StgValue>
</operation>

<operation id="1578" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1181  %sext_ln1118_79 = sext i8 %tempWeight_7_V_load_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="1579" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1182  %mul_ln1118_79 = mul i11 %sext_ln1118_79, %sext_ln1117_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_79"/></StgValue>
</operation>

<operation id="1580" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1183  %trunc_ln708_78 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_79, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_78"/></StgValue>
</operation>

<operation id="1581" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1184  %add_ln33_64 = add i10 %i3_0_0, 80

]]></Node>
<StgValue><ssdm name="add_ln33_64"/></StgValue>
</operation>

<operation id="1582" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1185  %zext_ln33_79 = zext i10 %add_ln33_64 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_79"/></StgValue>
</operation>

<operation id="1583" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1186  %add_ln35_80 = add i13 %zext_ln33_79, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_80"/></StgValue>
</operation>

<operation id="1584" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1187  %lshr_ln1116_72 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_64, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_72"/></StgValue>
</operation>

<operation id="1585" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1188  %zext_ln1116_73 = zext i7 %lshr_ln1116_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_73"/></StgValue>
</operation>

<operation id="1586" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1189  %temp_0_V_addr_11 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_73

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_11"/></StgValue>
</operation>

<operation id="1587" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1190  %temp_0_V_load_10 = load i8* %temp_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_10"/></StgValue>
</operation>

<operation id="1588" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1192  %lshr_ln1117_79 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_80, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_79"/></StgValue>
</operation>

<operation id="1589" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1193  %zext_ln1117_80 = zext i10 %lshr_ln1117_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_80"/></StgValue>
</operation>

<operation id="1590" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1194  %tempWeight_0_V_addr_11 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_80

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_11"/></StgValue>
</operation>

<operation id="1591" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1195  %tempWeight_0_V_load_10 = load i8* %tempWeight_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_10"/></StgValue>
</operation>

<operation id="1592" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1199  %add_ln33_65 = add i10 %i3_0_0, 81

]]></Node>
<StgValue><ssdm name="add_ln33_65"/></StgValue>
</operation>

<operation id="1593" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1200  %zext_ln33_80 = zext i10 %add_ln33_65 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_80"/></StgValue>
</operation>

<operation id="1594" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1201  %add_ln35_81 = add i13 %zext_ln33_80, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_81"/></StgValue>
</operation>

<operation id="1595" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1202  %lshr_ln1116_73 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_65, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_73"/></StgValue>
</operation>

<operation id="1596" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1203  %zext_ln1116_74 = zext i7 %lshr_ln1116_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_74"/></StgValue>
</operation>

<operation id="1597" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1204  %temp_1_V_addr_11 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_74

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_11"/></StgValue>
</operation>

<operation id="1598" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1205  %temp_1_V_load_10 = load i8* %temp_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_10"/></StgValue>
</operation>

<operation id="1599" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1207  %lshr_ln1117_80 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_81, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_80"/></StgValue>
</operation>

<operation id="1600" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1208  %zext_ln1117_81 = zext i10 %lshr_ln1117_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_81"/></StgValue>
</operation>

<operation id="1601" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1209  %tempWeight_1_V_addr_11 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_81

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_11"/></StgValue>
</operation>

<operation id="1602" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1210  %tempWeight_1_V_load_10 = load i8* %tempWeight_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_10"/></StgValue>
</operation>

<operation id="1603" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1214  %add_ln33_66 = add i10 %i3_0_0, 82

]]></Node>
<StgValue><ssdm name="add_ln33_66"/></StgValue>
</operation>

<operation id="1604" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1215  %zext_ln33_81 = zext i10 %add_ln33_66 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_81"/></StgValue>
</operation>

<operation id="1605" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1216  %add_ln35_82 = add i13 %zext_ln33_81, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_82"/></StgValue>
</operation>

<operation id="1606" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1217  %lshr_ln1116_74 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_66, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_74"/></StgValue>
</operation>

<operation id="1607" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1218  %zext_ln1116_75 = zext i7 %lshr_ln1116_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_75"/></StgValue>
</operation>

<operation id="1608" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1219  %temp_2_V_addr_11 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_75

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_11"/></StgValue>
</operation>

<operation id="1609" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1220  %temp_2_V_load_10 = load i8* %temp_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_10"/></StgValue>
</operation>

<operation id="1610" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1222  %lshr_ln1117_81 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_82, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_81"/></StgValue>
</operation>

<operation id="1611" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1223  %zext_ln1117_82 = zext i10 %lshr_ln1117_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_82"/></StgValue>
</operation>

<operation id="1612" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1224  %tempWeight_2_V_addr_11 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_82

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_11"/></StgValue>
</operation>

<operation id="1613" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1225  %tempWeight_2_V_load_10 = load i8* %tempWeight_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_10"/></StgValue>
</operation>

<operation id="1614" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1229  %add_ln33_67 = add i10 %i3_0_0, 83

]]></Node>
<StgValue><ssdm name="add_ln33_67"/></StgValue>
</operation>

<operation id="1615" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1230  %zext_ln33_82 = zext i10 %add_ln33_67 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_82"/></StgValue>
</operation>

<operation id="1616" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1231  %add_ln35_83 = add i13 %zext_ln33_82, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_83"/></StgValue>
</operation>

<operation id="1617" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1232  %lshr_ln1116_75 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_67, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_75"/></StgValue>
</operation>

<operation id="1618" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1233  %zext_ln1116_76 = zext i7 %lshr_ln1116_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_76"/></StgValue>
</operation>

<operation id="1619" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1234  %temp_3_V_addr_11 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_76

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_11"/></StgValue>
</operation>

<operation id="1620" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1235  %temp_3_V_load_10 = load i8* %temp_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_10"/></StgValue>
</operation>

<operation id="1621" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1237  %lshr_ln1117_82 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_83, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_82"/></StgValue>
</operation>

<operation id="1622" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1238  %zext_ln1117_83 = zext i10 %lshr_ln1117_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_83"/></StgValue>
</operation>

<operation id="1623" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1239  %tempWeight_3_V_addr_11 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_83

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_11"/></StgValue>
</operation>

<operation id="1624" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1240  %tempWeight_3_V_load_10 = load i8* %tempWeight_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_10"/></StgValue>
</operation>

<operation id="1625" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1244  %add_ln33_68 = add i10 %i3_0_0, 84

]]></Node>
<StgValue><ssdm name="add_ln33_68"/></StgValue>
</operation>

<operation id="1626" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1245  %zext_ln33_83 = zext i10 %add_ln33_68 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_83"/></StgValue>
</operation>

<operation id="1627" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1246  %add_ln35_84 = add i13 %zext_ln33_83, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_84"/></StgValue>
</operation>

<operation id="1628" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1247  %lshr_ln1116_76 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_68, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_76"/></StgValue>
</operation>

<operation id="1629" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1248  %zext_ln1116_77 = zext i7 %lshr_ln1116_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_77"/></StgValue>
</operation>

<operation id="1630" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1249  %temp_4_V_addr_11 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_77

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_11"/></StgValue>
</operation>

<operation id="1631" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1250  %temp_4_V_load_10 = load i8* %temp_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_10"/></StgValue>
</operation>

<operation id="1632" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1252  %lshr_ln1117_83 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_84, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_83"/></StgValue>
</operation>

<operation id="1633" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1253  %zext_ln1117_84 = zext i10 %lshr_ln1117_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_84"/></StgValue>
</operation>

<operation id="1634" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1254  %tempWeight_4_V_addr_11 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_84

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_11"/></StgValue>
</operation>

<operation id="1635" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1255  %tempWeight_4_V_load_10 = load i8* %tempWeight_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_10"/></StgValue>
</operation>

<operation id="1636" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1259  %add_ln33_69 = add i10 %i3_0_0, 85

]]></Node>
<StgValue><ssdm name="add_ln33_69"/></StgValue>
</operation>

<operation id="1637" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1260  %zext_ln33_84 = zext i10 %add_ln33_69 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_84"/></StgValue>
</operation>

<operation id="1638" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1261  %add_ln35_85 = add i13 %zext_ln33_84, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_85"/></StgValue>
</operation>

<operation id="1639" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1262  %lshr_ln1116_77 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_69, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_77"/></StgValue>
</operation>

<operation id="1640" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1263  %zext_ln1116_78 = zext i7 %lshr_ln1116_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_78"/></StgValue>
</operation>

<operation id="1641" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1264  %temp_5_V_addr_11 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_78

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_11"/></StgValue>
</operation>

<operation id="1642" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1265  %temp_5_V_load_10 = load i8* %temp_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_10"/></StgValue>
</operation>

<operation id="1643" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1267  %lshr_ln1117_84 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_85, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_84"/></StgValue>
</operation>

<operation id="1644" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1268  %zext_ln1117_85 = zext i10 %lshr_ln1117_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_85"/></StgValue>
</operation>

<operation id="1645" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1269  %tempWeight_5_V_addr_11 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_85

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_11"/></StgValue>
</operation>

<operation id="1646" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1270  %tempWeight_5_V_load_10 = load i8* %tempWeight_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_10"/></StgValue>
</operation>

<operation id="1647" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1274  %add_ln33_70 = add i10 %i3_0_0, 86

]]></Node>
<StgValue><ssdm name="add_ln33_70"/></StgValue>
</operation>

<operation id="1648" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1275  %zext_ln33_85 = zext i10 %add_ln33_70 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_85"/></StgValue>
</operation>

<operation id="1649" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1276  %add_ln35_86 = add i13 %zext_ln33_85, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_86"/></StgValue>
</operation>

<operation id="1650" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1277  %lshr_ln1116_78 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_70, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_78"/></StgValue>
</operation>

<operation id="1651" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1278  %zext_ln1116_79 = zext i7 %lshr_ln1116_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_79"/></StgValue>
</operation>

<operation id="1652" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1279  %temp_6_V_addr_11 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_79

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_11"/></StgValue>
</operation>

<operation id="1653" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1280  %temp_6_V_load_10 = load i8* %temp_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_10"/></StgValue>
</operation>

<operation id="1654" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1282  %lshr_ln1117_85 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_86, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_85"/></StgValue>
</operation>

<operation id="1655" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1283  %zext_ln1117_86 = zext i10 %lshr_ln1117_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_86"/></StgValue>
</operation>

<operation id="1656" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1284  %tempWeight_6_V_addr_11 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_86

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_11"/></StgValue>
</operation>

<operation id="1657" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1285  %tempWeight_6_V_load_10 = load i8* %tempWeight_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_10"/></StgValue>
</operation>

<operation id="1658" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1289  %add_ln33_71 = add i10 %i3_0_0, 87

]]></Node>
<StgValue><ssdm name="add_ln33_71"/></StgValue>
</operation>

<operation id="1659" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1290  %zext_ln33_86 = zext i10 %add_ln33_71 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_86"/></StgValue>
</operation>

<operation id="1660" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1291  %add_ln35_87 = add i13 %zext_ln33_86, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_87"/></StgValue>
</operation>

<operation id="1661" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1292  %lshr_ln1116_79 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_71, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_79"/></StgValue>
</operation>

<operation id="1662" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1293  %zext_ln1116_80 = zext i7 %lshr_ln1116_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_80"/></StgValue>
</operation>

<operation id="1663" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1294  %temp_7_V_addr_11 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_80

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_11"/></StgValue>
</operation>

<operation id="1664" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1295  %temp_7_V_load_10 = load i8* %temp_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_10"/></StgValue>
</operation>

<operation id="1665" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1297  %lshr_ln1117_86 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_87, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_86"/></StgValue>
</operation>

<operation id="1666" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1298  %zext_ln1117_87 = zext i10 %lshr_ln1117_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_87"/></StgValue>
</operation>

<operation id="1667" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1299  %tempWeight_7_V_addr_11 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_87

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_11"/></StgValue>
</operation>

<operation id="1668" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1300  %tempWeight_7_V_load_10 = load i8* %tempWeight_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_10"/></StgValue>
</operation>

<operation id="1669" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1304  %add_ln33_72 = add i10 %i3_0_0, 88

]]></Node>
<StgValue><ssdm name="add_ln33_72"/></StgValue>
</operation>

<operation id="1670" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1305  %zext_ln33_87 = zext i10 %add_ln33_72 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_87"/></StgValue>
</operation>

<operation id="1671" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1306  %add_ln35_88 = add i13 %zext_ln33_87, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_88"/></StgValue>
</operation>

<operation id="1672" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1307  %lshr_ln1116_80 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_72, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_80"/></StgValue>
</operation>

<operation id="1673" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1308  %zext_ln1116_81 = zext i7 %lshr_ln1116_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_81"/></StgValue>
</operation>

<operation id="1674" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1309  %temp_0_V_addr_12 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_81

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_12"/></StgValue>
</operation>

<operation id="1675" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1310  %temp_0_V_load_11 = load i8* %temp_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_11"/></StgValue>
</operation>

<operation id="1676" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1312  %lshr_ln1117_87 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_88, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_87"/></StgValue>
</operation>

<operation id="1677" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1313  %zext_ln1117_88 = zext i10 %lshr_ln1117_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_88"/></StgValue>
</operation>

<operation id="1678" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1314  %tempWeight_0_V_addr_12 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_88

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_12"/></StgValue>
</operation>

<operation id="1679" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1315  %tempWeight_0_V_load_11 = load i8* %tempWeight_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_11"/></StgValue>
</operation>

<operation id="1680" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1319  %add_ln33_73 = add i10 %i3_0_0, 89

]]></Node>
<StgValue><ssdm name="add_ln33_73"/></StgValue>
</operation>

<operation id="1681" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1320  %zext_ln33_88 = zext i10 %add_ln33_73 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_88"/></StgValue>
</operation>

<operation id="1682" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1321  %add_ln35_89 = add i13 %zext_ln33_88, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_89"/></StgValue>
</operation>

<operation id="1683" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1322  %lshr_ln1116_81 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_73, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_81"/></StgValue>
</operation>

<operation id="1684" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1323  %zext_ln1116_82 = zext i7 %lshr_ln1116_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_82"/></StgValue>
</operation>

<operation id="1685" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1324  %temp_1_V_addr_12 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_82

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_12"/></StgValue>
</operation>

<operation id="1686" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1325  %temp_1_V_load_11 = load i8* %temp_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_11"/></StgValue>
</operation>

<operation id="1687" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1327  %lshr_ln1117_88 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_89, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_88"/></StgValue>
</operation>

<operation id="1688" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1328  %zext_ln1117_89 = zext i10 %lshr_ln1117_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_89"/></StgValue>
</operation>

<operation id="1689" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1329  %tempWeight_1_V_addr_12 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_89

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_12"/></StgValue>
</operation>

<operation id="1690" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1330  %tempWeight_1_V_load_11 = load i8* %tempWeight_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_11"/></StgValue>
</operation>

<operation id="1691" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1334  %add_ln33_74 = add i10 %i3_0_0, 90

]]></Node>
<StgValue><ssdm name="add_ln33_74"/></StgValue>
</operation>

<operation id="1692" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1335  %zext_ln33_89 = zext i10 %add_ln33_74 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_89"/></StgValue>
</operation>

<operation id="1693" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1336  %add_ln35_90 = add i13 %zext_ln33_89, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_90"/></StgValue>
</operation>

<operation id="1694" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1337  %lshr_ln1116_82 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_74, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_82"/></StgValue>
</operation>

<operation id="1695" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1338  %zext_ln1116_83 = zext i7 %lshr_ln1116_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_83"/></StgValue>
</operation>

<operation id="1696" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1339  %temp_2_V_addr_12 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_83

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_12"/></StgValue>
</operation>

<operation id="1697" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1340  %temp_2_V_load_11 = load i8* %temp_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_11"/></StgValue>
</operation>

<operation id="1698" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1342  %lshr_ln1117_89 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_90, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_89"/></StgValue>
</operation>

<operation id="1699" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1343  %zext_ln1117_90 = zext i10 %lshr_ln1117_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_90"/></StgValue>
</operation>

<operation id="1700" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1344  %tempWeight_2_V_addr_12 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_90

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_12"/></StgValue>
</operation>

<operation id="1701" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1345  %tempWeight_2_V_load_11 = load i8* %tempWeight_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_11"/></StgValue>
</operation>

<operation id="1702" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1349  %add_ln33_75 = add i10 %i3_0_0, 91

]]></Node>
<StgValue><ssdm name="add_ln33_75"/></StgValue>
</operation>

<operation id="1703" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1350  %zext_ln33_90 = zext i10 %add_ln33_75 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_90"/></StgValue>
</operation>

<operation id="1704" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1351  %add_ln35_91 = add i13 %zext_ln33_90, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_91"/></StgValue>
</operation>

<operation id="1705" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1352  %lshr_ln1116_83 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_75, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_83"/></StgValue>
</operation>

<operation id="1706" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1353  %zext_ln1116_84 = zext i7 %lshr_ln1116_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_84"/></StgValue>
</operation>

<operation id="1707" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1354  %temp_3_V_addr_12 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_84

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_12"/></StgValue>
</operation>

<operation id="1708" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1355  %temp_3_V_load_11 = load i8* %temp_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_11"/></StgValue>
</operation>

<operation id="1709" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1357  %lshr_ln1117_90 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_91, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_90"/></StgValue>
</operation>

<operation id="1710" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1358  %zext_ln1117_91 = zext i10 %lshr_ln1117_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_91"/></StgValue>
</operation>

<operation id="1711" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1359  %tempWeight_3_V_addr_12 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_91

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_12"/></StgValue>
</operation>

<operation id="1712" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1360  %tempWeight_3_V_load_11 = load i8* %tempWeight_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_11"/></StgValue>
</operation>

<operation id="1713" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1364  %add_ln33_76 = add i10 %i3_0_0, 92

]]></Node>
<StgValue><ssdm name="add_ln33_76"/></StgValue>
</operation>

<operation id="1714" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1365  %zext_ln33_91 = zext i10 %add_ln33_76 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_91"/></StgValue>
</operation>

<operation id="1715" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1366  %add_ln35_92 = add i13 %zext_ln33_91, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_92"/></StgValue>
</operation>

<operation id="1716" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1367  %lshr_ln1116_84 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_76, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_84"/></StgValue>
</operation>

<operation id="1717" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1368  %zext_ln1116_85 = zext i7 %lshr_ln1116_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_85"/></StgValue>
</operation>

<operation id="1718" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1369  %temp_4_V_addr_12 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_85

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_12"/></StgValue>
</operation>

<operation id="1719" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1370  %temp_4_V_load_11 = load i8* %temp_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_11"/></StgValue>
</operation>

<operation id="1720" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1372  %lshr_ln1117_91 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_92, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_91"/></StgValue>
</operation>

<operation id="1721" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1373  %zext_ln1117_92 = zext i10 %lshr_ln1117_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_92"/></StgValue>
</operation>

<operation id="1722" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1374  %tempWeight_4_V_addr_12 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_92

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_12"/></StgValue>
</operation>

<operation id="1723" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1375  %tempWeight_4_V_load_11 = load i8* %tempWeight_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_11"/></StgValue>
</operation>

<operation id="1724" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1379  %add_ln33_77 = add i10 %i3_0_0, 93

]]></Node>
<StgValue><ssdm name="add_ln33_77"/></StgValue>
</operation>

<operation id="1725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1380  %zext_ln33_92 = zext i10 %add_ln33_77 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_92"/></StgValue>
</operation>

<operation id="1726" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1381  %add_ln35_93 = add i13 %zext_ln33_92, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_93"/></StgValue>
</operation>

<operation id="1727" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1382  %lshr_ln1116_85 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_77, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_85"/></StgValue>
</operation>

<operation id="1728" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1383  %zext_ln1116_86 = zext i7 %lshr_ln1116_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_86"/></StgValue>
</operation>

<operation id="1729" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1384  %temp_5_V_addr_12 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_86

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_12"/></StgValue>
</operation>

<operation id="1730" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1385  %temp_5_V_load_11 = load i8* %temp_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_11"/></StgValue>
</operation>

<operation id="1731" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1387  %lshr_ln1117_92 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_93, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_92"/></StgValue>
</operation>

<operation id="1732" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1388  %zext_ln1117_93 = zext i10 %lshr_ln1117_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_93"/></StgValue>
</operation>

<operation id="1733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1389  %tempWeight_5_V_addr_12 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_93

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_12"/></StgValue>
</operation>

<operation id="1734" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1390  %tempWeight_5_V_load_11 = load i8* %tempWeight_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_11"/></StgValue>
</operation>

<operation id="1735" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1394  %add_ln33_78 = add i10 %i3_0_0, 94

]]></Node>
<StgValue><ssdm name="add_ln33_78"/></StgValue>
</operation>

<operation id="1736" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1395  %zext_ln33_93 = zext i10 %add_ln33_78 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_93"/></StgValue>
</operation>

<operation id="1737" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1396  %add_ln35_94 = add i13 %zext_ln33_93, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_94"/></StgValue>
</operation>

<operation id="1738" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1397  %lshr_ln1116_86 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_78, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_86"/></StgValue>
</operation>

<operation id="1739" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1398  %zext_ln1116_87 = zext i7 %lshr_ln1116_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_87"/></StgValue>
</operation>

<operation id="1740" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1399  %temp_6_V_addr_12 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_87

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_12"/></StgValue>
</operation>

<operation id="1741" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1400  %temp_6_V_load_11 = load i8* %temp_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_11"/></StgValue>
</operation>

<operation id="1742" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1402  %lshr_ln1117_93 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_94, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_93"/></StgValue>
</operation>

<operation id="1743" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1403  %zext_ln1117_94 = zext i10 %lshr_ln1117_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_94"/></StgValue>
</operation>

<operation id="1744" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1404  %tempWeight_6_V_addr_12 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_94

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_12"/></StgValue>
</operation>

<operation id="1745" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1405  %tempWeight_6_V_load_11 = load i8* %tempWeight_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_11"/></StgValue>
</operation>

<operation id="1746" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1409  %add_ln33_79 = add i10 %i3_0_0, 95

]]></Node>
<StgValue><ssdm name="add_ln33_79"/></StgValue>
</operation>

<operation id="1747" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1410  %zext_ln33_94 = zext i10 %add_ln33_79 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_94"/></StgValue>
</operation>

<operation id="1748" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1411  %add_ln35_95 = add i13 %zext_ln33_94, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_95"/></StgValue>
</operation>

<operation id="1749" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1412  %lshr_ln1116_87 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_79, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_87"/></StgValue>
</operation>

<operation id="1750" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1413  %zext_ln1116_88 = zext i7 %lshr_ln1116_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_88"/></StgValue>
</operation>

<operation id="1751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1414  %temp_7_V_addr_12 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_88

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_12"/></StgValue>
</operation>

<operation id="1752" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1415  %temp_7_V_load_11 = load i8* %temp_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_11"/></StgValue>
</operation>

<operation id="1753" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1417  %lshr_ln1117_94 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_95, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_94"/></StgValue>
</operation>

<operation id="1754" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1418  %zext_ln1117_95 = zext i10 %lshr_ln1117_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_95"/></StgValue>
</operation>

<operation id="1755" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1419  %tempWeight_7_V_addr_12 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_95

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_12"/></StgValue>
</operation>

<operation id="1756" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1420  %tempWeight_7_V_load_11 = load i8* %tempWeight_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_11"/></StgValue>
</operation>

<operation id="1757" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1702  %add_ln703_38 = add i8 %add_ln703_34, %add_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="1758" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1703  %add_ln703_39 = add i8 %add_ln703_32, %add_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="1759" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1707  %add_ln703_43 = add i8 %trunc_ln708_47, %trunc_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="1760" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1708  %add_ln703_44 = add i8 %add_ln703_42, %add_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="1761" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1709  %add_ln703_45 = add i8 %add_ln703_41, %add_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="1762" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1710  %add_ln703_46 = add i8 %trunc_ln708_50, %trunc_ln708_49

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="1763" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1711  %add_ln703_47 = add i8 %trunc_ln708_48, %add_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="1764" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1712  %add_ln703_48 = add i8 %trunc_ln708_52, %trunc_ln708_51

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="1765" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1713  %add_ln703_49 = add i8 %trunc_ln708_54, %trunc_ln708_53

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="1766" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1714  %add_ln703_50 = add i8 %add_ln703_48, %add_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="1767" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1719  %add_ln703_55 = add i8 %trunc_ln708_57, %trunc_ln708_56

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="1768" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1720  %add_ln703_56 = add i8 %trunc_ln708_55, %add_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="1769" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1721  %add_ln703_57 = add i8 %trunc_ln708_59, %trunc_ln708_58

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="1770" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1722  %add_ln703_58 = add i8 %trunc_ln708_61, %trunc_ln708_60

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="1771" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1723  %add_ln703_59 = add i8 %add_ln703_57, %add_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="1772" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1724  %add_ln703_60 = add i8 %add_ln703_56, %add_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1773" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1190  %temp_0_V_load_10 = load i8* %temp_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_10"/></StgValue>
</operation>

<operation id="1774" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1191  %sext_ln1117_80 = sext i8 %temp_0_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_80"/></StgValue>
</operation>

<operation id="1775" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1195  %tempWeight_0_V_load_10 = load i8* %tempWeight_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_10"/></StgValue>
</operation>

<operation id="1776" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1196  %sext_ln1118_80 = sext i8 %tempWeight_0_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="1777" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1197  %mul_ln1118_80 = mul i11 %sext_ln1118_80, %sext_ln1117_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_80"/></StgValue>
</operation>

<operation id="1778" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1198  %trunc_ln708_79 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_80, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_79"/></StgValue>
</operation>

<operation id="1779" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1205  %temp_1_V_load_10 = load i8* %temp_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_10"/></StgValue>
</operation>

<operation id="1780" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1206  %sext_ln1117_81 = sext i8 %temp_1_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_81"/></StgValue>
</operation>

<operation id="1781" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1210  %tempWeight_1_V_load_10 = load i8* %tempWeight_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_10"/></StgValue>
</operation>

<operation id="1782" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1211  %sext_ln1118_81 = sext i8 %tempWeight_1_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="1783" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1212  %mul_ln1118_81 = mul i11 %sext_ln1118_81, %sext_ln1117_81

]]></Node>
<StgValue><ssdm name="mul_ln1118_81"/></StgValue>
</operation>

<operation id="1784" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1213  %trunc_ln708_80 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_81, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_80"/></StgValue>
</operation>

<operation id="1785" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1220  %temp_2_V_load_10 = load i8* %temp_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_10"/></StgValue>
</operation>

<operation id="1786" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1221  %sext_ln1117_82 = sext i8 %temp_2_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_82"/></StgValue>
</operation>

<operation id="1787" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1225  %tempWeight_2_V_load_10 = load i8* %tempWeight_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_10"/></StgValue>
</operation>

<operation id="1788" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1226  %sext_ln1118_82 = sext i8 %tempWeight_2_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="1789" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1227  %mul_ln1118_82 = mul i11 %sext_ln1118_82, %sext_ln1117_82

]]></Node>
<StgValue><ssdm name="mul_ln1118_82"/></StgValue>
</operation>

<operation id="1790" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1228  %trunc_ln708_81 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_82, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_81"/></StgValue>
</operation>

<operation id="1791" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1235  %temp_3_V_load_10 = load i8* %temp_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_10"/></StgValue>
</operation>

<operation id="1792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1236  %sext_ln1117_83 = sext i8 %temp_3_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_83"/></StgValue>
</operation>

<operation id="1793" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1240  %tempWeight_3_V_load_10 = load i8* %tempWeight_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_10"/></StgValue>
</operation>

<operation id="1794" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1241  %sext_ln1118_83 = sext i8 %tempWeight_3_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="1795" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1242  %mul_ln1118_83 = mul i11 %sext_ln1118_83, %sext_ln1117_83

]]></Node>
<StgValue><ssdm name="mul_ln1118_83"/></StgValue>
</operation>

<operation id="1796" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1243  %trunc_ln708_82 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_83, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_82"/></StgValue>
</operation>

<operation id="1797" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1250  %temp_4_V_load_10 = load i8* %temp_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_10"/></StgValue>
</operation>

<operation id="1798" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1251  %sext_ln1117_84 = sext i8 %temp_4_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_84"/></StgValue>
</operation>

<operation id="1799" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1255  %tempWeight_4_V_load_10 = load i8* %tempWeight_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_10"/></StgValue>
</operation>

<operation id="1800" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1256  %sext_ln1118_84 = sext i8 %tempWeight_4_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="1801" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1257  %mul_ln1118_84 = mul i11 %sext_ln1118_84, %sext_ln1117_84

]]></Node>
<StgValue><ssdm name="mul_ln1118_84"/></StgValue>
</operation>

<operation id="1802" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1258  %trunc_ln708_83 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_84, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_83"/></StgValue>
</operation>

<operation id="1803" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1265  %temp_5_V_load_10 = load i8* %temp_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_10"/></StgValue>
</operation>

<operation id="1804" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1266  %sext_ln1117_85 = sext i8 %temp_5_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_85"/></StgValue>
</operation>

<operation id="1805" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1270  %tempWeight_5_V_load_10 = load i8* %tempWeight_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_10"/></StgValue>
</operation>

<operation id="1806" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1271  %sext_ln1118_85 = sext i8 %tempWeight_5_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="1807" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1272  %mul_ln1118_85 = mul i11 %sext_ln1118_85, %sext_ln1117_85

]]></Node>
<StgValue><ssdm name="mul_ln1118_85"/></StgValue>
</operation>

<operation id="1808" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1273  %trunc_ln708_84 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_85, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_84"/></StgValue>
</operation>

<operation id="1809" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1280  %temp_6_V_load_10 = load i8* %temp_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_10"/></StgValue>
</operation>

<operation id="1810" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1281  %sext_ln1117_86 = sext i8 %temp_6_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_86"/></StgValue>
</operation>

<operation id="1811" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1285  %tempWeight_6_V_load_10 = load i8* %tempWeight_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_10"/></StgValue>
</operation>

<operation id="1812" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1286  %sext_ln1118_86 = sext i8 %tempWeight_6_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="1813" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1287  %mul_ln1118_86 = mul i11 %sext_ln1118_86, %sext_ln1117_86

]]></Node>
<StgValue><ssdm name="mul_ln1118_86"/></StgValue>
</operation>

<operation id="1814" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1288  %trunc_ln708_85 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_86, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_85"/></StgValue>
</operation>

<operation id="1815" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1295  %temp_7_V_load_10 = load i8* %temp_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_10"/></StgValue>
</operation>

<operation id="1816" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1296  %sext_ln1117_87 = sext i8 %temp_7_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_87"/></StgValue>
</operation>

<operation id="1817" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1300  %tempWeight_7_V_load_10 = load i8* %tempWeight_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_10"/></StgValue>
</operation>

<operation id="1818" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1301  %sext_ln1118_87 = sext i8 %tempWeight_7_V_load_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="1819" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1302  %mul_ln1118_87 = mul i11 %sext_ln1118_87, %sext_ln1117_87

]]></Node>
<StgValue><ssdm name="mul_ln1118_87"/></StgValue>
</operation>

<operation id="1820" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1303  %trunc_ln708_86 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_87, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_86"/></StgValue>
</operation>

<operation id="1821" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1310  %temp_0_V_load_11 = load i8* %temp_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_11"/></StgValue>
</operation>

<operation id="1822" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1311  %sext_ln1117_88 = sext i8 %temp_0_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_88"/></StgValue>
</operation>

<operation id="1823" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1315  %tempWeight_0_V_load_11 = load i8* %tempWeight_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_11"/></StgValue>
</operation>

<operation id="1824" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1316  %sext_ln1118_88 = sext i8 %tempWeight_0_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="1825" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1317  %mul_ln1118_88 = mul i11 %sext_ln1118_88, %sext_ln1117_88

]]></Node>
<StgValue><ssdm name="mul_ln1118_88"/></StgValue>
</operation>

<operation id="1826" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1318  %trunc_ln708_87 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_88, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_87"/></StgValue>
</operation>

<operation id="1827" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1325  %temp_1_V_load_11 = load i8* %temp_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_11"/></StgValue>
</operation>

<operation id="1828" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1326  %sext_ln1117_89 = sext i8 %temp_1_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_89"/></StgValue>
</operation>

<operation id="1829" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1330  %tempWeight_1_V_load_11 = load i8* %tempWeight_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_11"/></StgValue>
</operation>

<operation id="1830" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1331  %sext_ln1118_89 = sext i8 %tempWeight_1_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="1831" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1332  %mul_ln1118_89 = mul i11 %sext_ln1118_89, %sext_ln1117_89

]]></Node>
<StgValue><ssdm name="mul_ln1118_89"/></StgValue>
</operation>

<operation id="1832" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1333  %trunc_ln708_88 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_89, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_88"/></StgValue>
</operation>

<operation id="1833" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1340  %temp_2_V_load_11 = load i8* %temp_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_11"/></StgValue>
</operation>

<operation id="1834" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1341  %sext_ln1117_90 = sext i8 %temp_2_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_90"/></StgValue>
</operation>

<operation id="1835" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1345  %tempWeight_2_V_load_11 = load i8* %tempWeight_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_11"/></StgValue>
</operation>

<operation id="1836" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1346  %sext_ln1118_90 = sext i8 %tempWeight_2_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="1837" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1347  %mul_ln1118_90 = mul i11 %sext_ln1118_90, %sext_ln1117_90

]]></Node>
<StgValue><ssdm name="mul_ln1118_90"/></StgValue>
</operation>

<operation id="1838" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1348  %trunc_ln708_89 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_90, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_89"/></StgValue>
</operation>

<operation id="1839" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1355  %temp_3_V_load_11 = load i8* %temp_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_11"/></StgValue>
</operation>

<operation id="1840" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1356  %sext_ln1117_91 = sext i8 %temp_3_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_91"/></StgValue>
</operation>

<operation id="1841" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1360  %tempWeight_3_V_load_11 = load i8* %tempWeight_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_11"/></StgValue>
</operation>

<operation id="1842" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1361  %sext_ln1118_91 = sext i8 %tempWeight_3_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="1843" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1362  %mul_ln1118_91 = mul i11 %sext_ln1118_91, %sext_ln1117_91

]]></Node>
<StgValue><ssdm name="mul_ln1118_91"/></StgValue>
</operation>

<operation id="1844" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1363  %trunc_ln708_90 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_91, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_90"/></StgValue>
</operation>

<operation id="1845" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1370  %temp_4_V_load_11 = load i8* %temp_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_11"/></StgValue>
</operation>

<operation id="1846" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1371  %sext_ln1117_92 = sext i8 %temp_4_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_92"/></StgValue>
</operation>

<operation id="1847" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1375  %tempWeight_4_V_load_11 = load i8* %tempWeight_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_11"/></StgValue>
</operation>

<operation id="1848" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1376  %sext_ln1118_92 = sext i8 %tempWeight_4_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="1849" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1377  %mul_ln1118_92 = mul i11 %sext_ln1118_92, %sext_ln1117_92

]]></Node>
<StgValue><ssdm name="mul_ln1118_92"/></StgValue>
</operation>

<operation id="1850" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1378  %trunc_ln708_91 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_92, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_91"/></StgValue>
</operation>

<operation id="1851" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1385  %temp_5_V_load_11 = load i8* %temp_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_11"/></StgValue>
</operation>

<operation id="1852" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1386  %sext_ln1117_93 = sext i8 %temp_5_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_93"/></StgValue>
</operation>

<operation id="1853" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1390  %tempWeight_5_V_load_11 = load i8* %tempWeight_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_11"/></StgValue>
</operation>

<operation id="1854" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1391  %sext_ln1118_93 = sext i8 %tempWeight_5_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="1855" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1392  %mul_ln1118_93 = mul i11 %sext_ln1118_93, %sext_ln1117_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_93"/></StgValue>
</operation>

<operation id="1856" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1393  %trunc_ln708_92 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_93, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_92"/></StgValue>
</operation>

<operation id="1857" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1400  %temp_6_V_load_11 = load i8* %temp_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_11"/></StgValue>
</operation>

<operation id="1858" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1401  %sext_ln1117_94 = sext i8 %temp_6_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_94"/></StgValue>
</operation>

<operation id="1859" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1405  %tempWeight_6_V_load_11 = load i8* %tempWeight_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_11"/></StgValue>
</operation>

<operation id="1860" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1406  %sext_ln1118_94 = sext i8 %tempWeight_6_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="1861" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1407  %mul_ln1118_94 = mul i11 %sext_ln1118_94, %sext_ln1117_94

]]></Node>
<StgValue><ssdm name="mul_ln1118_94"/></StgValue>
</operation>

<operation id="1862" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1408  %trunc_ln708_93 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_94, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_93"/></StgValue>
</operation>

<operation id="1863" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1415  %temp_7_V_load_11 = load i8* %temp_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_11"/></StgValue>
</operation>

<operation id="1864" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1416  %sext_ln1117_95 = sext i8 %temp_7_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_95"/></StgValue>
</operation>

<operation id="1865" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1420  %tempWeight_7_V_load_11 = load i8* %tempWeight_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_11"/></StgValue>
</operation>

<operation id="1866" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1421  %sext_ln1118_95 = sext i8 %tempWeight_7_V_load_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="1867" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1422  %mul_ln1118_95 = mul i11 %sext_ln1118_95, %sext_ln1117_95

]]></Node>
<StgValue><ssdm name="mul_ln1118_95"/></StgValue>
</operation>

<operation id="1868" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1423  %trunc_ln708_94 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_95, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_94"/></StgValue>
</operation>

<operation id="1869" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1424  %add_ln33_80 = add i10 %i3_0_0, 96

]]></Node>
<StgValue><ssdm name="add_ln33_80"/></StgValue>
</operation>

<operation id="1870" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1425  %zext_ln33_95 = zext i10 %add_ln33_80 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_95"/></StgValue>
</operation>

<operation id="1871" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1426  %add_ln35_96 = add i13 %zext_ln33_95, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_96"/></StgValue>
</operation>

<operation id="1872" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1427  %lshr_ln1116_88 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_80, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_88"/></StgValue>
</operation>

<operation id="1873" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1428  %zext_ln1116_89 = zext i7 %lshr_ln1116_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_89"/></StgValue>
</operation>

<operation id="1874" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1429  %temp_0_V_addr_13 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_89

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_13"/></StgValue>
</operation>

<operation id="1875" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1430  %temp_0_V_load_12 = load i8* %temp_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_12"/></StgValue>
</operation>

<operation id="1876" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1432  %lshr_ln1117_95 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_96, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_95"/></StgValue>
</operation>

<operation id="1877" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1433  %zext_ln1117_96 = zext i10 %lshr_ln1117_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_96"/></StgValue>
</operation>

<operation id="1878" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1434  %tempWeight_0_V_addr_13 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_96

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_13"/></StgValue>
</operation>

<operation id="1879" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1435  %tempWeight_0_V_load_12 = load i8* %tempWeight_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_12"/></StgValue>
</operation>

<operation id="1880" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1439  %add_ln33_81 = add i10 %i3_0_0, 97

]]></Node>
<StgValue><ssdm name="add_ln33_81"/></StgValue>
</operation>

<operation id="1881" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1440  %zext_ln33_96 = zext i10 %add_ln33_81 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_96"/></StgValue>
</operation>

<operation id="1882" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1441  %add_ln35_97 = add i13 %zext_ln33_96, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_97"/></StgValue>
</operation>

<operation id="1883" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1442  %lshr_ln1116_89 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_81, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_89"/></StgValue>
</operation>

<operation id="1884" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1443  %zext_ln1116_90 = zext i7 %lshr_ln1116_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_90"/></StgValue>
</operation>

<operation id="1885" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1444  %temp_1_V_addr_13 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_90

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_13"/></StgValue>
</operation>

<operation id="1886" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1445  %temp_1_V_load_12 = load i8* %temp_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_12"/></StgValue>
</operation>

<operation id="1887" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1447  %lshr_ln1117_96 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_97, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_96"/></StgValue>
</operation>

<operation id="1888" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1448  %zext_ln1117_97 = zext i10 %lshr_ln1117_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_97"/></StgValue>
</operation>

<operation id="1889" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1449  %tempWeight_1_V_addr_13 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_97

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_13"/></StgValue>
</operation>

<operation id="1890" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1450  %tempWeight_1_V_load_12 = load i8* %tempWeight_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_12"/></StgValue>
</operation>

<operation id="1891" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1454  %add_ln33_82 = add i10 %i3_0_0, 98

]]></Node>
<StgValue><ssdm name="add_ln33_82"/></StgValue>
</operation>

<operation id="1892" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1455  %zext_ln33_97 = zext i10 %add_ln33_82 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_97"/></StgValue>
</operation>

<operation id="1893" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1456  %add_ln35_98 = add i13 %zext_ln33_97, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_98"/></StgValue>
</operation>

<operation id="1894" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1457  %lshr_ln1116_90 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_82, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_90"/></StgValue>
</operation>

<operation id="1895" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1458  %zext_ln1116_91 = zext i7 %lshr_ln1116_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_91"/></StgValue>
</operation>

<operation id="1896" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1459  %temp_2_V_addr_13 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_91

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_13"/></StgValue>
</operation>

<operation id="1897" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1460  %temp_2_V_load_12 = load i8* %temp_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_12"/></StgValue>
</operation>

<operation id="1898" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1462  %lshr_ln1117_97 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_98, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_97"/></StgValue>
</operation>

<operation id="1899" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1463  %zext_ln1117_98 = zext i10 %lshr_ln1117_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_98"/></StgValue>
</operation>

<operation id="1900" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1464  %tempWeight_2_V_addr_13 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_98

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_13"/></StgValue>
</operation>

<operation id="1901" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1465  %tempWeight_2_V_load_12 = load i8* %tempWeight_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_12"/></StgValue>
</operation>

<operation id="1902" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1469  %add_ln33_83 = add i10 %i3_0_0, 99

]]></Node>
<StgValue><ssdm name="add_ln33_83"/></StgValue>
</operation>

<operation id="1903" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1470  %zext_ln33_98 = zext i10 %add_ln33_83 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_98"/></StgValue>
</operation>

<operation id="1904" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1471  %add_ln35_99 = add i13 %zext_ln33_98, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_99"/></StgValue>
</operation>

<operation id="1905" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1472  %lshr_ln1116_91 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_83, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_91"/></StgValue>
</operation>

<operation id="1906" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1473  %zext_ln1116_92 = zext i7 %lshr_ln1116_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_92"/></StgValue>
</operation>

<operation id="1907" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1474  %temp_3_V_addr_13 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_92

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_13"/></StgValue>
</operation>

<operation id="1908" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1475  %temp_3_V_load_12 = load i8* %temp_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_12"/></StgValue>
</operation>

<operation id="1909" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1477  %lshr_ln1117_98 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_99, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_98"/></StgValue>
</operation>

<operation id="1910" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1478  %zext_ln1117_99 = zext i10 %lshr_ln1117_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_99"/></StgValue>
</operation>

<operation id="1911" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1479  %tempWeight_3_V_addr_13 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_99

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_13"/></StgValue>
</operation>

<operation id="1912" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1480  %tempWeight_3_V_load_12 = load i8* %tempWeight_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_12"/></StgValue>
</operation>

<operation id="1913" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1484  %add_ln33_84 = add i10 %i3_0_0, 100

]]></Node>
<StgValue><ssdm name="add_ln33_84"/></StgValue>
</operation>

<operation id="1914" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1485  %zext_ln33_99 = zext i10 %add_ln33_84 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_99"/></StgValue>
</operation>

<operation id="1915" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1486  %add_ln35_100 = add i13 %zext_ln33_99, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_100"/></StgValue>
</operation>

<operation id="1916" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1487  %lshr_ln1116_92 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_84, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_92"/></StgValue>
</operation>

<operation id="1917" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1488  %zext_ln1116_93 = zext i7 %lshr_ln1116_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_93"/></StgValue>
</operation>

<operation id="1918" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1489  %temp_4_V_addr_13 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_93

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_13"/></StgValue>
</operation>

<operation id="1919" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1490  %temp_4_V_load_12 = load i8* %temp_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_12"/></StgValue>
</operation>

<operation id="1920" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1492  %lshr_ln1117_99 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_100, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_99"/></StgValue>
</operation>

<operation id="1921" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1493  %zext_ln1117_100 = zext i10 %lshr_ln1117_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_100"/></StgValue>
</operation>

<operation id="1922" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1494  %tempWeight_4_V_addr_13 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_100

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_13"/></StgValue>
</operation>

<operation id="1923" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1495  %tempWeight_4_V_load_12 = load i8* %tempWeight_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_12"/></StgValue>
</operation>

<operation id="1924" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1499  %add_ln33_85 = add i10 %i3_0_0, 101

]]></Node>
<StgValue><ssdm name="add_ln33_85"/></StgValue>
</operation>

<operation id="1925" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1500  %zext_ln33_100 = zext i10 %add_ln33_85 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_100"/></StgValue>
</operation>

<operation id="1926" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1501  %add_ln35_101 = add i13 %zext_ln33_100, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_101"/></StgValue>
</operation>

<operation id="1927" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1502  %lshr_ln1116_93 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_85, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_93"/></StgValue>
</operation>

<operation id="1928" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1503  %zext_ln1116_94 = zext i7 %lshr_ln1116_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_94"/></StgValue>
</operation>

<operation id="1929" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1504  %temp_5_V_addr_13 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_94

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_13"/></StgValue>
</operation>

<operation id="1930" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1505  %temp_5_V_load_12 = load i8* %temp_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_12"/></StgValue>
</operation>

<operation id="1931" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1507  %lshr_ln1117_100 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_101, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_100"/></StgValue>
</operation>

<operation id="1932" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1508  %zext_ln1117_101 = zext i10 %lshr_ln1117_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_101"/></StgValue>
</operation>

<operation id="1933" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1509  %tempWeight_5_V_addr_13 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_101

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_13"/></StgValue>
</operation>

<operation id="1934" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1510  %tempWeight_5_V_load_12 = load i8* %tempWeight_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_12"/></StgValue>
</operation>

<operation id="1935" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1514  %add_ln33_86 = add i10 %i3_0_0, 102

]]></Node>
<StgValue><ssdm name="add_ln33_86"/></StgValue>
</operation>

<operation id="1936" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1515  %zext_ln33_101 = zext i10 %add_ln33_86 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_101"/></StgValue>
</operation>

<operation id="1937" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1516  %add_ln35_102 = add i13 %zext_ln33_101, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_102"/></StgValue>
</operation>

<operation id="1938" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1517  %lshr_ln1116_94 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_86, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_94"/></StgValue>
</operation>

<operation id="1939" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1518  %zext_ln1116_95 = zext i7 %lshr_ln1116_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_95"/></StgValue>
</operation>

<operation id="1940" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1519  %temp_6_V_addr_13 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_95

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_13"/></StgValue>
</operation>

<operation id="1941" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1520  %temp_6_V_load_12 = load i8* %temp_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_12"/></StgValue>
</operation>

<operation id="1942" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1522  %lshr_ln1117_101 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_102, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_101"/></StgValue>
</operation>

<operation id="1943" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1523  %zext_ln1117_102 = zext i10 %lshr_ln1117_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_102"/></StgValue>
</operation>

<operation id="1944" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1524  %tempWeight_6_V_addr_13 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_102

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_13"/></StgValue>
</operation>

<operation id="1945" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1525  %tempWeight_6_V_load_12 = load i8* %tempWeight_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_12"/></StgValue>
</operation>

<operation id="1946" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1529  %add_ln33_87 = add i10 %i3_0_0, 103

]]></Node>
<StgValue><ssdm name="add_ln33_87"/></StgValue>
</operation>

<operation id="1947" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1530  %zext_ln33_102 = zext i10 %add_ln33_87 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_102"/></StgValue>
</operation>

<operation id="1948" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1531  %add_ln35_103 = add i13 %zext_ln33_102, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_103"/></StgValue>
</operation>

<operation id="1949" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1532  %lshr_ln1116_95 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_87, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_95"/></StgValue>
</operation>

<operation id="1950" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1533  %zext_ln1116_96 = zext i7 %lshr_ln1116_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_96"/></StgValue>
</operation>

<operation id="1951" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1534  %temp_7_V_addr_13 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_96

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_13"/></StgValue>
</operation>

<operation id="1952" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1535  %temp_7_V_load_12 = load i8* %temp_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_12"/></StgValue>
</operation>

<operation id="1953" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1537  %lshr_ln1117_102 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_103, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_102"/></StgValue>
</operation>

<operation id="1954" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1538  %zext_ln1117_103 = zext i10 %lshr_ln1117_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_103"/></StgValue>
</operation>

<operation id="1955" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1539  %tempWeight_7_V_addr_13 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_103

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_13"/></StgValue>
</operation>

<operation id="1956" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1540  %tempWeight_7_V_load_12 = load i8* %tempWeight_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_12"/></StgValue>
</operation>

<operation id="1957" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1544  %add_ln33_88 = add i10 %i3_0_0, 104

]]></Node>
<StgValue><ssdm name="add_ln33_88"/></StgValue>
</operation>

<operation id="1958" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1545  %zext_ln33_103 = zext i10 %add_ln33_88 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_103"/></StgValue>
</operation>

<operation id="1959" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1546  %add_ln35_104 = add i13 %zext_ln33_103, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_104"/></StgValue>
</operation>

<operation id="1960" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1547  %lshr_ln1116_96 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_88, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_96"/></StgValue>
</operation>

<operation id="1961" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1548  %zext_ln1116_97 = zext i7 %lshr_ln1116_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_97"/></StgValue>
</operation>

<operation id="1962" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1549  %temp_0_V_addr_14 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_97

]]></Node>
<StgValue><ssdm name="temp_0_V_addr_14"/></StgValue>
</operation>

<operation id="1963" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1550  %temp_0_V_load_13 = load i8* %temp_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_13"/></StgValue>
</operation>

<operation id="1964" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1552  %lshr_ln1117_103 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_104, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_103"/></StgValue>
</operation>

<operation id="1965" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1553  %zext_ln1117_104 = zext i10 %lshr_ln1117_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_104"/></StgValue>
</operation>

<operation id="1966" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1554  %tempWeight_0_V_addr_14 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_104

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_addr_14"/></StgValue>
</operation>

<operation id="1967" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1555  %tempWeight_0_V_load_13 = load i8* %tempWeight_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_13"/></StgValue>
</operation>

<operation id="1968" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1559  %add_ln33_89 = add i10 %i3_0_0, 105

]]></Node>
<StgValue><ssdm name="add_ln33_89"/></StgValue>
</operation>

<operation id="1969" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1560  %zext_ln33_104 = zext i10 %add_ln33_89 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_104"/></StgValue>
</operation>

<operation id="1970" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1561  %add_ln35_105 = add i13 %zext_ln33_104, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_105"/></StgValue>
</operation>

<operation id="1971" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1562  %lshr_ln1116_97 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_89, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_97"/></StgValue>
</operation>

<operation id="1972" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1563  %zext_ln1116_98 = zext i7 %lshr_ln1116_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_98"/></StgValue>
</operation>

<operation id="1973" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1564  %temp_1_V_addr_14 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_98

]]></Node>
<StgValue><ssdm name="temp_1_V_addr_14"/></StgValue>
</operation>

<operation id="1974" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1565  %temp_1_V_load_13 = load i8* %temp_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_13"/></StgValue>
</operation>

<operation id="1975" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1567  %lshr_ln1117_104 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_105, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_104"/></StgValue>
</operation>

<operation id="1976" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1568  %zext_ln1117_105 = zext i10 %lshr_ln1117_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_105"/></StgValue>
</operation>

<operation id="1977" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1569  %tempWeight_1_V_addr_14 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_105

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_addr_14"/></StgValue>
</operation>

<operation id="1978" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1570  %tempWeight_1_V_load_13 = load i8* %tempWeight_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_13"/></StgValue>
</operation>

<operation id="1979" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1574  %add_ln33_90 = add i10 %i3_0_0, 106

]]></Node>
<StgValue><ssdm name="add_ln33_90"/></StgValue>
</operation>

<operation id="1980" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1575  %zext_ln33_105 = zext i10 %add_ln33_90 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_105"/></StgValue>
</operation>

<operation id="1981" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1576  %add_ln35_106 = add i13 %zext_ln33_105, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_106"/></StgValue>
</operation>

<operation id="1982" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1577  %lshr_ln1116_98 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_90, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_98"/></StgValue>
</operation>

<operation id="1983" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1578  %zext_ln1116_99 = zext i7 %lshr_ln1116_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_99"/></StgValue>
</operation>

<operation id="1984" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1579  %temp_2_V_addr_14 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_99

]]></Node>
<StgValue><ssdm name="temp_2_V_addr_14"/></StgValue>
</operation>

<operation id="1985" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1580  %temp_2_V_load_13 = load i8* %temp_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_13"/></StgValue>
</operation>

<operation id="1986" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1582  %lshr_ln1117_105 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_106, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_105"/></StgValue>
</operation>

<operation id="1987" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1583  %zext_ln1117_106 = zext i10 %lshr_ln1117_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_106"/></StgValue>
</operation>

<operation id="1988" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1584  %tempWeight_2_V_addr_14 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_106

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_addr_14"/></StgValue>
</operation>

<operation id="1989" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1585  %tempWeight_2_V_load_13 = load i8* %tempWeight_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_13"/></StgValue>
</operation>

<operation id="1990" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1589  %add_ln33_91 = add i10 %i3_0_0, 107

]]></Node>
<StgValue><ssdm name="add_ln33_91"/></StgValue>
</operation>

<operation id="1991" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1590  %zext_ln33_106 = zext i10 %add_ln33_91 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_106"/></StgValue>
</operation>

<operation id="1992" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1591  %add_ln35_107 = add i13 %zext_ln33_106, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_107"/></StgValue>
</operation>

<operation id="1993" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1592  %lshr_ln1116_99 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_91, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_99"/></StgValue>
</operation>

<operation id="1994" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1593  %zext_ln1116_100 = zext i7 %lshr_ln1116_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_100"/></StgValue>
</operation>

<operation id="1995" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1594  %temp_3_V_addr_14 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_100

]]></Node>
<StgValue><ssdm name="temp_3_V_addr_14"/></StgValue>
</operation>

<operation id="1996" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1595  %temp_3_V_load_13 = load i8* %temp_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_13"/></StgValue>
</operation>

<operation id="1997" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1597  %lshr_ln1117_106 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_107, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_106"/></StgValue>
</operation>

<operation id="1998" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1598  %zext_ln1117_107 = zext i10 %lshr_ln1117_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_107"/></StgValue>
</operation>

<operation id="1999" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1599  %tempWeight_3_V_addr_14 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_107

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_addr_14"/></StgValue>
</operation>

<operation id="2000" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1600  %tempWeight_3_V_load_13 = load i8* %tempWeight_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_13"/></StgValue>
</operation>

<operation id="2001" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1604  %add_ln33_92 = add i10 %i3_0_0, 108

]]></Node>
<StgValue><ssdm name="add_ln33_92"/></StgValue>
</operation>

<operation id="2002" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1605  %zext_ln33_107 = zext i10 %add_ln33_92 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_107"/></StgValue>
</operation>

<operation id="2003" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1606  %add_ln35_108 = add i13 %zext_ln33_107, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_108"/></StgValue>
</operation>

<operation id="2004" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1607  %lshr_ln1116_100 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_92, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_100"/></StgValue>
</operation>

<operation id="2005" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1608  %zext_ln1116_101 = zext i7 %lshr_ln1116_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_101"/></StgValue>
</operation>

<operation id="2006" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1609  %temp_4_V_addr_14 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_101

]]></Node>
<StgValue><ssdm name="temp_4_V_addr_14"/></StgValue>
</operation>

<operation id="2007" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1610  %temp_4_V_load_13 = load i8* %temp_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_13"/></StgValue>
</operation>

<operation id="2008" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1612  %lshr_ln1117_107 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_108, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_107"/></StgValue>
</operation>

<operation id="2009" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1613  %zext_ln1117_108 = zext i10 %lshr_ln1117_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_108"/></StgValue>
</operation>

<operation id="2010" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1614  %tempWeight_4_V_addr_14 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_108

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_addr_14"/></StgValue>
</operation>

<operation id="2011" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1615  %tempWeight_4_V_load_13 = load i8* %tempWeight_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_13"/></StgValue>
</operation>

<operation id="2012" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1619  %add_ln33_93 = add i10 %i3_0_0, 109

]]></Node>
<StgValue><ssdm name="add_ln33_93"/></StgValue>
</operation>

<operation id="2013" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1620  %zext_ln33_108 = zext i10 %add_ln33_93 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_108"/></StgValue>
</operation>

<operation id="2014" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1621  %add_ln35_109 = add i13 %zext_ln33_108, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_109"/></StgValue>
</operation>

<operation id="2015" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1622  %lshr_ln1116_101 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_93, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_101"/></StgValue>
</operation>

<operation id="2016" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1623  %zext_ln1116_102 = zext i7 %lshr_ln1116_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_102"/></StgValue>
</operation>

<operation id="2017" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1624  %temp_5_V_addr_14 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_102

]]></Node>
<StgValue><ssdm name="temp_5_V_addr_14"/></StgValue>
</operation>

<operation id="2018" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1625  %temp_5_V_load_13 = load i8* %temp_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_13"/></StgValue>
</operation>

<operation id="2019" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1627  %lshr_ln1117_108 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_109, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_108"/></StgValue>
</operation>

<operation id="2020" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1628  %zext_ln1117_109 = zext i10 %lshr_ln1117_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_109"/></StgValue>
</operation>

<operation id="2021" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1629  %tempWeight_5_V_addr_14 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_109

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_addr_14"/></StgValue>
</operation>

<operation id="2022" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1630  %tempWeight_5_V_load_13 = load i8* %tempWeight_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_13"/></StgValue>
</operation>

<operation id="2023" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1634  %add_ln33_94 = add i10 %i3_0_0, 110

]]></Node>
<StgValue><ssdm name="add_ln33_94"/></StgValue>
</operation>

<operation id="2024" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1635  %zext_ln33_109 = zext i10 %add_ln33_94 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_109"/></StgValue>
</operation>

<operation id="2025" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1636  %add_ln35_110 = add i13 %zext_ln33_109, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_110"/></StgValue>
</operation>

<operation id="2026" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1637  %lshr_ln1116_102 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_94, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_102"/></StgValue>
</operation>

<operation id="2027" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1638  %zext_ln1116_103 = zext i7 %lshr_ln1116_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_103"/></StgValue>
</operation>

<operation id="2028" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1639  %temp_6_V_addr_14 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_103

]]></Node>
<StgValue><ssdm name="temp_6_V_addr_14"/></StgValue>
</operation>

<operation id="2029" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1640  %temp_6_V_load_13 = load i8* %temp_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_13"/></StgValue>
</operation>

<operation id="2030" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1642  %lshr_ln1117_109 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_110, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_109"/></StgValue>
</operation>

<operation id="2031" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1643  %zext_ln1117_110 = zext i10 %lshr_ln1117_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_110"/></StgValue>
</operation>

<operation id="2032" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1644  %tempWeight_6_V_addr_14 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_110

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_addr_14"/></StgValue>
</operation>

<operation id="2033" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1645  %tempWeight_6_V_load_13 = load i8* %tempWeight_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_13"/></StgValue>
</operation>

<operation id="2034" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1649  %add_ln33_95 = add i10 %i3_0_0, 111

]]></Node>
<StgValue><ssdm name="add_ln33_95"/></StgValue>
</operation>

<operation id="2035" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="13" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1650  %zext_ln33_110 = zext i10 %add_ln33_95 to i13

]]></Node>
<StgValue><ssdm name="zext_ln33_110"/></StgValue>
</operation>

<operation id="2036" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1651  %add_ln35_111 = add i13 %zext_ln33_110, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln35_111"/></StgValue>
</operation>

<operation id="2037" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1652  %lshr_ln1116_103 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_95, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln1116_103"/></StgValue>
</operation>

<operation id="2038" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1653  %zext_ln1116_104 = zext i7 %lshr_ln1116_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_104"/></StgValue>
</operation>

<operation id="2039" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1654  %temp_7_V_addr_14 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_104

]]></Node>
<StgValue><ssdm name="temp_7_V_addr_14"/></StgValue>
</operation>

<operation id="2040" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1655  %temp_7_V_load_13 = load i8* %temp_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_13"/></StgValue>
</operation>

<operation id="2041" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1657  %lshr_ln1117_110 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_111, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1117_110"/></StgValue>
</operation>

<operation id="2042" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1658  %zext_ln1117_111 = zext i10 %lshr_ln1117_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_111"/></StgValue>
</operation>

<operation id="2043" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1659  %tempWeight_7_V_addr_14 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_111

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_addr_14"/></StgValue>
</operation>

<operation id="2044" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1660  %tempWeight_7_V_load_13 = load i8* %tempWeight_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_13"/></StgValue>
</operation>

<operation id="2045" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1715  %add_ln703_51 = add i8 %add_ln703_47, %add_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="2046" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1716  %add_ln703_52 = add i8 %add_ln703_45, %add_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="2047" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1717  %add_ln703_53 = add i8 %add_ln703_39, %add_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="2048" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1718  %add_ln703_54 = add i8 %add_ln703_26, %add_ln703_53

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="2049" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1725  %add_ln703_61 = add i8 %trunc_ln708_64, %trunc_ln708_63

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="2050" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1726  %add_ln703_62 = add i8 %trunc_ln708_62, %add_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="2051" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1727  %add_ln703_63 = add i8 %trunc_ln708_66, %trunc_ln708_65

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="2052" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1728  %add_ln703_64 = add i8 %trunc_ln708_68, %trunc_ln708_67

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="2053" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1729  %add_ln703_65 = add i8 %add_ln703_63, %add_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="2054" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1732  %add_ln703_68 = add i8 %trunc_ln708_71, %trunc_ln708_70

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="2055" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1733  %add_ln703_69 = add i8 %trunc_ln708_69, %add_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="2056" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1734  %add_ln703_70 = add i8 %trunc_ln708_73, %trunc_ln708_72

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="2057" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1735  %add_ln703_71 = add i8 %trunc_ln708_75, %trunc_ln708_74

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="2058" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1736  %add_ln703_72 = add i8 %add_ln703_70, %add_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="2059" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1737  %add_ln703_73 = add i8 %add_ln703_69, %add_ln703_72

]]></Node>
<StgValue><ssdm name="add_ln703_73"/></StgValue>
</operation>

<operation id="2060" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1738  %add_ln703_74 = add i8 %trunc_ln708_78, %trunc_ln708_77

]]></Node>
<StgValue><ssdm name="add_ln703_74"/></StgValue>
</operation>

<operation id="2061" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1739  %add_ln703_75 = add i8 %trunc_ln708_76, %add_ln703_74

]]></Node>
<StgValue><ssdm name="add_ln703_75"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2062" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1430  %temp_0_V_load_12 = load i8* %temp_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_12"/></StgValue>
</operation>

<operation id="2063" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1431  %sext_ln1117_96 = sext i8 %temp_0_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_96"/></StgValue>
</operation>

<operation id="2064" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1435  %tempWeight_0_V_load_12 = load i8* %tempWeight_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_12"/></StgValue>
</operation>

<operation id="2065" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1436  %sext_ln1118_96 = sext i8 %tempWeight_0_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="2066" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1437  %mul_ln1118_96 = mul i11 %sext_ln1118_96, %sext_ln1117_96

]]></Node>
<StgValue><ssdm name="mul_ln1118_96"/></StgValue>
</operation>

<operation id="2067" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1438  %trunc_ln708_95 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_96, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_95"/></StgValue>
</operation>

<operation id="2068" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1445  %temp_1_V_load_12 = load i8* %temp_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_12"/></StgValue>
</operation>

<operation id="2069" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1446  %sext_ln1117_97 = sext i8 %temp_1_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_97"/></StgValue>
</operation>

<operation id="2070" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1450  %tempWeight_1_V_load_12 = load i8* %tempWeight_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_12"/></StgValue>
</operation>

<operation id="2071" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1451  %sext_ln1118_97 = sext i8 %tempWeight_1_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="2072" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1452  %mul_ln1118_97 = mul i11 %sext_ln1118_97, %sext_ln1117_97

]]></Node>
<StgValue><ssdm name="mul_ln1118_97"/></StgValue>
</operation>

<operation id="2073" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1453  %trunc_ln708_96 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_97, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_96"/></StgValue>
</operation>

<operation id="2074" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1460  %temp_2_V_load_12 = load i8* %temp_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_12"/></StgValue>
</operation>

<operation id="2075" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1461  %sext_ln1117_98 = sext i8 %temp_2_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_98"/></StgValue>
</operation>

<operation id="2076" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1465  %tempWeight_2_V_load_12 = load i8* %tempWeight_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_12"/></StgValue>
</operation>

<operation id="2077" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1466  %sext_ln1118_98 = sext i8 %tempWeight_2_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="2078" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1467  %mul_ln1118_98 = mul i11 %sext_ln1118_98, %sext_ln1117_98

]]></Node>
<StgValue><ssdm name="mul_ln1118_98"/></StgValue>
</operation>

<operation id="2079" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1468  %trunc_ln708_97 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_98, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_97"/></StgValue>
</operation>

<operation id="2080" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1475  %temp_3_V_load_12 = load i8* %temp_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_12"/></StgValue>
</operation>

<operation id="2081" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1476  %sext_ln1117_99 = sext i8 %temp_3_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_99"/></StgValue>
</operation>

<operation id="2082" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1480  %tempWeight_3_V_load_12 = load i8* %tempWeight_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_12"/></StgValue>
</operation>

<operation id="2083" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1481  %sext_ln1118_99 = sext i8 %tempWeight_3_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="2084" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1482  %mul_ln1118_99 = mul i11 %sext_ln1118_99, %sext_ln1117_99

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="2085" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1483  %trunc_ln708_98 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_99, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_98"/></StgValue>
</operation>

<operation id="2086" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1490  %temp_4_V_load_12 = load i8* %temp_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_12"/></StgValue>
</operation>

<operation id="2087" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1491  %sext_ln1117_100 = sext i8 %temp_4_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_100"/></StgValue>
</operation>

<operation id="2088" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1495  %tempWeight_4_V_load_12 = load i8* %tempWeight_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_12"/></StgValue>
</operation>

<operation id="2089" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1496  %sext_ln1118_100 = sext i8 %tempWeight_4_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="2090" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1497  %mul_ln1118_100 = mul i11 %sext_ln1118_100, %sext_ln1117_100

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="2091" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1498  %trunc_ln708_99 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_100, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_99"/></StgValue>
</operation>

<operation id="2092" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1505  %temp_5_V_load_12 = load i8* %temp_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_12"/></StgValue>
</operation>

<operation id="2093" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1506  %sext_ln1117_101 = sext i8 %temp_5_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_101"/></StgValue>
</operation>

<operation id="2094" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1510  %tempWeight_5_V_load_12 = load i8* %tempWeight_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_12"/></StgValue>
</operation>

<operation id="2095" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1511  %sext_ln1118_101 = sext i8 %tempWeight_5_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="2096" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1512  %mul_ln1118_101 = mul i11 %sext_ln1118_101, %sext_ln1117_101

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="2097" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1513  %trunc_ln708_100 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_101, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_100"/></StgValue>
</operation>

<operation id="2098" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1520  %temp_6_V_load_12 = load i8* %temp_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_12"/></StgValue>
</operation>

<operation id="2099" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1521  %sext_ln1117_102 = sext i8 %temp_6_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_102"/></StgValue>
</operation>

<operation id="2100" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1525  %tempWeight_6_V_load_12 = load i8* %tempWeight_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_12"/></StgValue>
</operation>

<operation id="2101" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1526  %sext_ln1118_102 = sext i8 %tempWeight_6_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="2102" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1527  %mul_ln1118_102 = mul i11 %sext_ln1118_102, %sext_ln1117_102

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="2103" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1528  %trunc_ln708_101 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_102, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_101"/></StgValue>
</operation>

<operation id="2104" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1535  %temp_7_V_load_12 = load i8* %temp_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_12"/></StgValue>
</operation>

<operation id="2105" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1536  %sext_ln1117_103 = sext i8 %temp_7_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_103"/></StgValue>
</operation>

<operation id="2106" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1540  %tempWeight_7_V_load_12 = load i8* %tempWeight_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_12"/></StgValue>
</operation>

<operation id="2107" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1541  %sext_ln1118_103 = sext i8 %tempWeight_7_V_load_12 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="2108" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1542  %mul_ln1118_103 = mul i11 %sext_ln1118_103, %sext_ln1117_103

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="2109" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1543  %trunc_ln708_102 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_103, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_102"/></StgValue>
</operation>

<operation id="2110" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1550  %temp_0_V_load_13 = load i8* %temp_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_0_V_load_13"/></StgValue>
</operation>

<operation id="2111" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1551  %sext_ln1117_104 = sext i8 %temp_0_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_104"/></StgValue>
</operation>

<operation id="2112" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1555  %tempWeight_0_V_load_13 = load i8* %tempWeight_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_0_V_load_13"/></StgValue>
</operation>

<operation id="2113" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1556  %sext_ln1118_104 = sext i8 %tempWeight_0_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="2114" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1557  %mul_ln1118_104 = mul i11 %sext_ln1118_104, %sext_ln1117_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="2115" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1558  %trunc_ln708_103 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_104, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_103"/></StgValue>
</operation>

<operation id="2116" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1565  %temp_1_V_load_13 = load i8* %temp_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_1_V_load_13"/></StgValue>
</operation>

<operation id="2117" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1566  %sext_ln1117_105 = sext i8 %temp_1_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_105"/></StgValue>
</operation>

<operation id="2118" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1570  %tempWeight_1_V_load_13 = load i8* %tempWeight_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_1_V_load_13"/></StgValue>
</operation>

<operation id="2119" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1571  %sext_ln1118_105 = sext i8 %tempWeight_1_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="2120" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1572  %mul_ln1118_105 = mul i11 %sext_ln1118_105, %sext_ln1117_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="2121" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1573  %trunc_ln708_104 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_105, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_104"/></StgValue>
</operation>

<operation id="2122" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1580  %temp_2_V_load_13 = load i8* %temp_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_2_V_load_13"/></StgValue>
</operation>

<operation id="2123" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1581  %sext_ln1117_106 = sext i8 %temp_2_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_106"/></StgValue>
</operation>

<operation id="2124" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1585  %tempWeight_2_V_load_13 = load i8* %tempWeight_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_2_V_load_13"/></StgValue>
</operation>

<operation id="2125" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1586  %sext_ln1118_106 = sext i8 %tempWeight_2_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="2126" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1587  %mul_ln1118_106 = mul i11 %sext_ln1118_106, %sext_ln1117_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="2127" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1588  %trunc_ln708_105 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_106, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_105"/></StgValue>
</operation>

<operation id="2128" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1595  %temp_3_V_load_13 = load i8* %temp_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_3_V_load_13"/></StgValue>
</operation>

<operation id="2129" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1596  %sext_ln1117_107 = sext i8 %temp_3_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_107"/></StgValue>
</operation>

<operation id="2130" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1600  %tempWeight_3_V_load_13 = load i8* %tempWeight_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_3_V_load_13"/></StgValue>
</operation>

<operation id="2131" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1601  %sext_ln1118_107 = sext i8 %tempWeight_3_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="2132" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1602  %mul_ln1118_107 = mul i11 %sext_ln1118_107, %sext_ln1117_107

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="2133" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1603  %trunc_ln708_106 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_107, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_106"/></StgValue>
</operation>

<operation id="2134" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1610  %temp_4_V_load_13 = load i8* %temp_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_4_V_load_13"/></StgValue>
</operation>

<operation id="2135" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1611  %sext_ln1117_108 = sext i8 %temp_4_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_108"/></StgValue>
</operation>

<operation id="2136" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1615  %tempWeight_4_V_load_13 = load i8* %tempWeight_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_4_V_load_13"/></StgValue>
</operation>

<operation id="2137" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1616  %sext_ln1118_108 = sext i8 %tempWeight_4_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="2138" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1617  %mul_ln1118_108 = mul i11 %sext_ln1118_108, %sext_ln1117_108

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="2139" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1618  %trunc_ln708_107 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_108, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_107"/></StgValue>
</operation>

<operation id="2140" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1625  %temp_5_V_load_13 = load i8* %temp_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_5_V_load_13"/></StgValue>
</operation>

<operation id="2141" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1626  %sext_ln1117_109 = sext i8 %temp_5_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_109"/></StgValue>
</operation>

<operation id="2142" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1630  %tempWeight_5_V_load_13 = load i8* %tempWeight_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_5_V_load_13"/></StgValue>
</operation>

<operation id="2143" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1631  %sext_ln1118_109 = sext i8 %tempWeight_5_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="2144" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1632  %mul_ln1118_109 = mul i11 %sext_ln1118_109, %sext_ln1117_109

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="2145" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1633  %trunc_ln708_108 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_109, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_108"/></StgValue>
</operation>

<operation id="2146" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1640  %temp_6_V_load_13 = load i8* %temp_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_6_V_load_13"/></StgValue>
</operation>

<operation id="2147" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1641  %sext_ln1117_110 = sext i8 %temp_6_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_110"/></StgValue>
</operation>

<operation id="2148" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1645  %tempWeight_6_V_load_13 = load i8* %tempWeight_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_6_V_load_13"/></StgValue>
</operation>

<operation id="2149" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1646  %sext_ln1118_110 = sext i8 %tempWeight_6_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="2150" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1647  %mul_ln1118_110 = mul i11 %sext_ln1118_110, %sext_ln1117_110

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="2151" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1648  %trunc_ln708_109 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_110, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_109"/></StgValue>
</operation>

<operation id="2152" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="8" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1655  %temp_7_V_load_13 = load i8* %temp_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="temp_7_V_load_13"/></StgValue>
</operation>

<operation id="2153" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1656  %sext_ln1117_111 = sext i8 %temp_7_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1117_111"/></StgValue>
</operation>

<operation id="2154" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="8" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1660  %tempWeight_7_V_load_13 = load i8* %tempWeight_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tempWeight_7_V_load_13"/></StgValue>
</operation>

<operation id="2155" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="11" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1661  %sext_ln1118_111 = sext i8 %tempWeight_7_V_load_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="2156" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1662  %mul_ln1118_111 = mul i11 %sext_ln1118_111, %sext_ln1117_111

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="2157" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1663  %trunc_ln708_110 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_111, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_110"/></StgValue>
</operation>

<operation id="2158" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1730  %add_ln703_66 = add i8 %add_ln703_62, %add_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="2159" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1731  %add_ln703_67 = add i8 %add_ln703_60, %add_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="2160" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1740  %add_ln703_76 = add i8 %trunc_ln708_80, %trunc_ln708_79

]]></Node>
<StgValue><ssdm name="add_ln703_76"/></StgValue>
</operation>

<operation id="2161" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1741  %add_ln703_77 = add i8 %trunc_ln708_82, %trunc_ln708_81

]]></Node>
<StgValue><ssdm name="add_ln703_77"/></StgValue>
</operation>

<operation id="2162" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1742  %add_ln703_78 = add i8 %add_ln703_76, %add_ln703_77

]]></Node>
<StgValue><ssdm name="add_ln703_78"/></StgValue>
</operation>

<operation id="2163" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1743  %add_ln703_79 = add i8 %add_ln703_75, %add_ln703_78

]]></Node>
<StgValue><ssdm name="add_ln703_79"/></StgValue>
</operation>

<operation id="2164" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1746  %add_ln703_82 = add i8 %trunc_ln708_85, %trunc_ln708_84

]]></Node>
<StgValue><ssdm name="add_ln703_82"/></StgValue>
</operation>

<operation id="2165" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1747  %add_ln703_83 = add i8 %trunc_ln708_83, %add_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>

<operation id="2166" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1748  %add_ln703_84 = add i8 %trunc_ln708_87, %trunc_ln708_86

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="2167" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1749  %add_ln703_85 = add i8 %trunc_ln708_89, %trunc_ln708_88

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="2168" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1750  %add_ln703_86 = add i8 %add_ln703_84, %add_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln703_86"/></StgValue>
</operation>

<operation id="2169" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1751  %add_ln703_87 = add i8 %add_ln703_83, %add_ln703_86

]]></Node>
<StgValue><ssdm name="add_ln703_87"/></StgValue>
</operation>

<operation id="2170" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1752  %add_ln703_88 = add i8 %trunc_ln708_92, %trunc_ln708_91

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>

<operation id="2171" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1753  %add_ln703_89 = add i8 %trunc_ln708_90, %add_ln703_88

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="2172" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1754  %add_ln703_90 = add i8 %trunc_ln708_94, %trunc_ln708_93

]]></Node>
<StgValue><ssdm name="add_ln703_90"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2173" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1744  %add_ln703_80 = add i8 %add_ln703_73, %add_ln703_79

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="2174" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1745  %add_ln703_81 = add i8 %add_ln703_67, %add_ln703_80

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="2175" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1755  %add_ln703_91 = add i8 %trunc_ln708_96, %trunc_ln708_95

]]></Node>
<StgValue><ssdm name="add_ln703_91"/></StgValue>
</operation>

<operation id="2176" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1756  %add_ln703_92 = add i8 %add_ln703_90, %add_ln703_91

]]></Node>
<StgValue><ssdm name="add_ln703_92"/></StgValue>
</operation>

<operation id="2177" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1757  %add_ln703_93 = add i8 %add_ln703_89, %add_ln703_92

]]></Node>
<StgValue><ssdm name="add_ln703_93"/></StgValue>
</operation>

<operation id="2178" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1758  %add_ln703_94 = add i8 %add_ln703_87, %add_ln703_93

]]></Node>
<StgValue><ssdm name="add_ln703_94"/></StgValue>
</operation>

<operation id="2179" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1759  %add_ln703_95 = add i8 %trunc_ln708_99, %trunc_ln708_98

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>

<operation id="2180" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1760  %add_ln703_96 = add i8 %trunc_ln708_97, %add_ln703_95

]]></Node>
<StgValue><ssdm name="add_ln703_96"/></StgValue>
</operation>

<operation id="2181" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1761  %add_ln703_97 = add i8 %trunc_ln708_101, %trunc_ln708_100

]]></Node>
<StgValue><ssdm name="add_ln703_97"/></StgValue>
</operation>

<operation id="2182" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1762  %add_ln703_98 = add i8 %trunc_ln708_103, %trunc_ln708_102

]]></Node>
<StgValue><ssdm name="add_ln703_98"/></StgValue>
</operation>

<operation id="2183" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1763  %add_ln703_99 = add i8 %add_ln703_97, %add_ln703_98

]]></Node>
<StgValue><ssdm name="add_ln703_99"/></StgValue>
</operation>

<operation id="2184" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1764  %add_ln703_100 = add i8 %add_ln703_96, %add_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln703_100"/></StgValue>
</operation>

<operation id="2185" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1765  %add_ln703_101 = add i8 %trunc_ln708_106, %trunc_ln708_105

]]></Node>
<StgValue><ssdm name="add_ln703_101"/></StgValue>
</operation>

<operation id="2186" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1766  %add_ln703_102 = add i8 %trunc_ln708_104, %add_ln703_101

]]></Node>
<StgValue><ssdm name="add_ln703_102"/></StgValue>
</operation>

<operation id="2187" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1767  %add_ln703_103 = add i8 %trunc_ln708_108, %trunc_ln708_107

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="2188" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1768  %add_ln703_104 = add i8 %trunc_ln708_110, %trunc_ln708_109

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>

<operation id="2189" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1769  %add_ln703_105 = add i8 %add_ln703_103, %add_ln703_104

]]></Node>
<StgValue><ssdm name="add_ln703_105"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2190" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1770  %add_ln703_106 = add i8 %add_ln703_102, %add_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>

<operation id="2191" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1771  %add_ln703_107 = add i8 %add_ln703_100, %add_ln703_106

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="2192" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1772  %add_ln703_108 = add i8 %add_ln703_94, %add_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>

<operation id="2193" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1773  %add_ln703_109 = add i8 %add_ln703_81, %add_ln703_108

]]></Node>
<StgValue><ssdm name="add_ln703_109"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2194" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1774  %add_ln703_110 = add i8 %add_ln703_54, %add_ln703_109

]]></Node>
<StgValue><ssdm name="add_ln703_110"/></StgValue>
</operation>

<operation id="2195" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1775  %add_ln703_111 = add i8 %add_ln703_110, %p_Val2_1_0

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="2196" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1777  br label %5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2197" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %fcBias_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %fcBias_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2198" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.i8P(i8* %fcBias_V_addr_1, i8 %p_Val2_1_0, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2199" st_id="43" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2200" st_id="44" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2201" st_id="45" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2202" st_id="46" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2203" st_id="47" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)

]]></Node>
<StgValue><ssdm name="fcBias_V_addr_3_resp"/></StgValue>
</operation>

<operation id="2204" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader2622

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
