#! /opt/iverilog/bin/vvp -v
:ivl_version "13.0 (devel)" "(s20221226-241-g999bcb6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2009.vpi";
S_0x12a7e90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a0f90 .scope module, "co_sim_O_SERDES_primitive_inst" "co_sim_O_SERDES_primitive_inst" 3 3;
 .timescale -9 -12;
P_0x16b65b0 .param/str "DATA_RATE" 1 3 6, "SDR";
P_0x16b65f0 .param/l "WIDTH" 1 3 7, +C4<00000000000000000000000000000100>;
v0x13c2f40_0 .var "CHANNEL_BOND_SYNC_IN", 0 0;
v0x13c34b0_0 .net "CHANNEL_BOND_SYNC_OUT", 0 0, L_0x160ece0;  1 drivers
v0x13c3a20_0 .var "CLK_IN", 0 0;
v0x13c3f90_0 .var "D", 3 0;
v0x13c4500_0 .var "Expected_out", 0 0;
v0x13c4a70_0 .var "LOAD_WORD", 0 0;
v0x13c4fe0_0 .var "OE_IN", 0 0;
v0x13c5550_0 .net "OE_OUT", 0 0, L_0x15d7690;  1 drivers
v0x13c5ac0_0 .var "PLL_CLK", 0 0;
v0x13c6030_0 .var "PLL_LOCK", 0 0;
v0x13c65a0_0 .net "Q", 0 0, L_0x13cbca0;  1 drivers
v0x13c6b10_0 .var "RST", 0 0;
v0x13c7080_0 .var/i "mismatch", 31 0;
E_0x158a330 .event negedge, v0x14cc9d0_0;
S_0x1425f60 .scope module, "O_SERDES_inst" "O_SERDES" 3 27, 4 66 1, S_0x12a0f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "LOAD_WORD";
    .port_info 3 /INPUT 1 "CLK_IN";
    .port_info 4 /INPUT 1 "OE_IN";
    .port_info 5 /OUTPUT 1 "OE_OUT";
    .port_info 6 /OUTPUT 1 "Q";
    .port_info 7 /INPUT 1 "CHANNEL_BOND_SYNC_IN";
    .port_info 8 /OUTPUT 1 "CHANNEL_BOND_SYNC_OUT";
    .port_info 9 /INPUT 1 "PLL_LOCK";
    .port_info 10 /INPUT 1 "PLL_CLK";
P_0x168b390 .param/str "DATA_RATE" 0 4 67, "SDR";
P_0x168b3d0 .param/l "WIDTH" 0 4 68, +C4<00000000000000000000000000000100>;
L_0x160ece0 .functor BUFZ 1, v0x13bf370_0, C4<0>, C4<0>, C4<0>;
L_0x15dc150 .functor AND 1, v0x13c4a70_0, v0x13c0930_0, C4<1>, C4<1>;
L_0x15d7690 .functor BUFZ 1, v0x13c1410_0, C4<0>, C4<0>, C4<0>;
v0x14cd6c0_0 .net "CHANNEL_BOND_SYNC_IN", 0 0, v0x13c2f40_0;  1 drivers
v0x14cd830_0 .net "CHANNEL_BOND_SYNC_OUT", 0 0, L_0x160ece0;  alias, 1 drivers
v0x16ad000_0 .net "CLK_IN", 0 0, v0x13c3a20_0;  1 drivers
v0x16ace50_0 .net "D", 3 0, v0x13c3f90_0;  1 drivers
v0x16ad170_0 .net "LOAD_WORD", 0 0, v0x13c4a70_0;  1 drivers
v0x1731ec0_0 .net "OE_IN", 0 0, v0x13c4fe0_0;  1 drivers
v0x17310b0_0 .net "OE_OUT", 0 0, L_0x15d7690;  alias, 1 drivers
v0x1732030_0 .net "PLL_CLK", 0 0, v0x13c5ac0_0;  1 drivers
v0x1730cc0_0 .net "PLL_LOCK", 0 0, v0x13c6030_0;  1 drivers
v0x1731be0_0 .net "Q", 0 0, L_0x13cbca0;  alias, 1 drivers
v0x1730e30_0 .net "RST", 0 0, v0x13c6b10_0;  1 drivers
v0x1731d50_0 .net "afull", 0 0, L_0x13ca6e0;  1 drivers
v0x13bddb0_0 .var "core_clk", 0 0;
v0x13be320_0 .var "core_clk_count", 3 0;
v0x13be890_0 .var "data_parallel_reg", 3 0;
v0x13bee00_0 .var "data_shift_reg", 3 0;
v0x13bf370_0 .var "fast_clk_sync_out", 0 0;
v0x13bf8e0_0 .net "fifo_data_oe", 0 0, L_0x13cb1c0;  1 drivers
v0x13bfe50_0 .net "fifo_empty", 0 0, L_0x13c75f0;  1 drivers
v0x13c03c0_0 .net "fifo_read_data", 3 0, L_0x13cb730;  1 drivers
v0x13c0930_0 .var "fifo_read_en", 0 0;
v0x13c0ea0_0 .var "oe_parallel_reg", 0 0;
v0x13c1410_0 .var "oe_shift_reg", 0 0;
v0x13c1980_0 .var "pll_lock_count", 8 0;
v0x13c1ef0_0 .var "read_en", 0 0;
v0x13c2460_0 .var "word_load_en", 0 0;
v0x13c29d0_0 .net "word_load_en_sync", 0 0, L_0x15dc150;  1 drivers
E_0x1539db0 .event negedge, v0x1732030_0;
E_0x179a710/0 .event negedge, v0x14cd270_0;
E_0x179a710/1 .event posedge, v0x1732030_0;
E_0x179a710 .event/or E_0x179a710/0, E_0x179a710/1;
L_0x13cac50 .concat [ 4 1 0 0], v0x13c3f90_0, v0x13c4fe0_0;
L_0x13cb1c0 .part v0x14cb6c0_0, 4, 1;
L_0x13cb730 .part v0x14cb6c0_0, 0, 4;
L_0x13cbca0 .part v0x13bee00_0, 3, 1;
S_0x17a6e70 .scope module, "fifo1" "SyncFIFO" 4 165, 4 13 1, S_0x1425f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 5 "wr_data";
    .port_info 5 /OUTPUT 5 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "almost_full";
P_0x15ed980 .param/l "DATA_WIDTH" 0 4 15, +C4<00000000000000000000000000000100>;
P_0x15ed9c0 .param/l "DEPTH" 0 4 14, +C4<00000000000000000000000000000100>;
L_0x16f6ee0 .functor AND 1, L_0x13c9690, L_0x13ca170, C4<1>, C4<1>;
L_0x1659b90 .functor OR 1, L_0x13c8bb0, L_0x16f6ee0, C4<0>, C4<0>;
L_0x7f39da8590a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x16b1be0_0 .net/2u *"_ivl_10", 31 0, L_0x7f39da8590a8;  1 drivers
v0x17b00f0_0 .net *"_ivl_12", 31 0, L_0x13c8640;  1 drivers
v0x17af600_0 .net *"_ivl_14", 0 0, L_0x13c8bb0;  1 drivers
v0x17aec30_0 .net *"_ivl_16", 31 0, L_0x13c9120;  1 drivers
L_0x7f39da8590f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17ae260_0 .net *"_ivl_19", 29 0, L_0x7f39da8590f0;  1 drivers
v0x17ad7e0_0 .net *"_ivl_2", 31 0, L_0x13c7b60;  1 drivers
L_0x7f39da859138 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x158a230_0 .net/2u *"_ivl_20", 31 0, L_0x7f39da859138;  1 drivers
v0x1539cb0_0 .net *"_ivl_22", 0 0, L_0x13c9690;  1 drivers
v0x153e080_0 .net *"_ivl_24", 31 0, L_0x13c9c00;  1 drivers
L_0x7f39da859180 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x179a500_0 .net *"_ivl_27", 29 0, L_0x7f39da859180;  1 drivers
L_0x7f39da8591c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cbcb0_0 .net/2u *"_ivl_28", 31 0, L_0x7f39da8591c8;  1 drivers
v0x14cafc0_0 .net *"_ivl_30", 0 0, L_0x13ca170;  1 drivers
v0x14cc2a0_0 .net *"_ivl_33", 0 0, L_0x16f6ee0;  1 drivers
L_0x7f39da859018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cc410_0 .net *"_ivl_5", 29 0, L_0x7f39da859018;  1 drivers
v0x14cc580_0 .net *"_ivl_6", 31 0, L_0x13c80d0;  1 drivers
L_0x7f39da859060 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cc6f0_0 .net *"_ivl_9", 29 0, L_0x7f39da859060;  1 drivers
v0x14cc860_0 .net "almost_full", 0 0, L_0x13ca6e0;  alias, 1 drivers
v0x14cc9d0_0 .net "clk", 0 0, v0x13c3a20_0;  alias, 1 drivers
v0x14ccb40_0 .net "empty", 0 0, L_0x13c75f0;  alias, 1 drivers
v0x14cccb0 .array "fifo", 0 3, 4 0;
v0x14cce20_0 .net "full", 0 0, L_0x1659b90;  1 drivers
v0x14ccf90_0 .net "rd_data", 4 0, v0x14cb6c0_0;  1 drivers
v0x14cb6c0_0 .var "rd_data_reg", 4 0;
v0x14cb830_0 .net "rd_en", 0 0, v0x13c0930_0;  1 drivers
v0x14cd100_0 .var "rd_ptr", 1 0;
v0x14cd270_0 .net "reset", 0 0, v0x13c6b10_0;  alias, 1 drivers
v0x14cb9a0_0 .net "wr_data", 4 0, L_0x13cac50;  1 drivers
L_0x7f39da859210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14cd3e0_0 .net "wr_en", 0 0, L_0x7f39da859210;  1 drivers
v0x14cd550_0 .var "wr_ptr", 1 0;
E_0x15133a0/0 .event negedge, v0x14cd270_0;
E_0x15133a0/1 .event posedge, v0x14cc9d0_0;
E_0x15133a0 .event/or E_0x15133a0/0, E_0x15133a0/1;
L_0x13c75f0 .cmp/eq 2, v0x14cd550_0, v0x14cd100_0;
L_0x13c7b60 .concat [ 2 30 0 0], v0x14cd550_0, L_0x7f39da859018;
L_0x13c80d0 .concat [ 2 30 0 0], v0x14cd100_0, L_0x7f39da859060;
L_0x13c8640 .arith/sub 32, L_0x13c80d0, L_0x7f39da8590a8;
L_0x13c8bb0 .cmp/eq 32, L_0x13c7b60, L_0x13c8640;
L_0x13c9120 .concat [ 2 30 0 0], v0x14cd550_0, L_0x7f39da8590f0;
L_0x13c9690 .cmp/eq 32, L_0x13c9120, L_0x7f39da859138;
L_0x13c9c00 .concat [ 2 30 0 0], v0x14cd100_0, L_0x7f39da859180;
L_0x13ca170 .cmp/eq 32, L_0x13c9c00, L_0x7f39da8591c8;
L_0x13ca6e0 .reduce/nor L_0x13c75f0;
S_0x12a81b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 43, 4 43 0, S_0x17a6e70;
 .timescale -9 -12;
v0x13bd3d0_0 .var/2s "i", 31 0;
S_0x12a0bd0 .scope task, "compare" "compare" 3 113, 3 113 0, S_0x12a0f90;
 .timescale -9 -12;
TD_co_sim_O_SERDES_primitive_inst.compare ;
    %load/vec4 v0x13c65a0_0;
    %load/vec4 v0x13c4500_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 115 "$display", "Data Mismatch. Expected: %0d, Actual: %0d, Time: %0t", v0x13c4500_0, v0x13c65a0_0, $time {0 0 0};
    %load/vec4 v0x13c7080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c7080_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 119 "$display", "Data Matched. Expected: %0d, Actual: %0d, Time: %0t", v0x13c4500_0, v0x13c65a0_0, $time {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x17a6e70;
T_1 ;
    %wait E_0x15133a0;
    %load/vec4 v0x14cd270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14cb6c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14cd550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14cd100_0, 0;
    %fork t_1, S_0x12a81b0;
    %jmp t_0;
    .scope S_0x12a81b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bd3d0_0, 0, 32;
T_1.2 ; Top of for-loop 
    %load/vec4 v0x13bd3d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x13bd3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cccb0, 0, 4;
T_1.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13bd3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13bd3d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ; for-loop exit label
    %end;
    .scope S_0x17a6e70;
t_0 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14cd3e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0x14cce20_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x14cb9a0_0;
    %load/vec4 v0x14cd550_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cccb0, 0, 4;
    %load/vec4 v0x14cd550_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14cd550_0, 0;
T_1.5 ;
    %load/vec4 v0x14cb830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0x14ccb40_0;
    %nor/r;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x14cd100_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14cccb0, 4;
    %assign/vec4 v0x14cb6c0_0, 0;
    %load/vec4 v0x14cd100_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14cd100_0, 0;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1425f60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13bddb0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1425f60;
T_3 ;
    %wait E_0x179a710;
    %load/vec4 v0x1730e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x13c1980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1730cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x13c1980_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1730cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x13c1980_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x13c1980_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x13c1980_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1425f60;
T_4 ;
    %wait E_0x179a710;
    %load/vec4 v0x1730e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bddb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13be320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c2460_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13be320_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13be320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c2460_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x13c1980_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x13be320_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13be320_0, 0;
    %load/vec4 v0x13be320_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0x13bddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c2460_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1425f60;
T_5 ;
    %wait E_0x179a710;
    %load/vec4 v0x1730e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bf370_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14cd6c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x13bddb0_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13bf370_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bf370_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1425f60;
T_6 ;
    %wait E_0x15133a0;
    %load/vec4 v0x1730e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c1ef0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1731d50_0;
    %assign/vec4 v0x13c1ef0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1425f60;
T_7 ;
    %wait E_0x179a710;
    %load/vec4 v0x1730e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c0930_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13bfe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c0930_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1731d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c0930_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1425f60;
T_8 ;
    %wait E_0x179a710;
    %load/vec4 v0x1730e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13be890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c0ea0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13c29d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13c03c0_0;
    %assign/vec4 v0x13be890_0, 0;
    %load/vec4 v0x13bf8e0_0;
    %assign/vec4 v0x13c0ea0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1425f60;
T_9 ;
    %wait E_0x179a710;
    %load/vec4 v0x1730e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13bee00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c1410_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13c29d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x13c0ea0_0;
    %assign/vec4 v0x13c1410_0, 0;
    %load/vec4 v0x13be890_0;
    %assign/vec4 v0x13bee00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13bee00_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x13bee00_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1425f60;
T_10 ;
    %wait E_0x1539db0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1425f60;
T_11 ;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5456978, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4473938, 0, 24; draw_string_vec4
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %vpi_call/w 4 248 "$display", "\012Error: O_SERDES instance %m has parameter DATA_RATE set to %s.  Valid values are SDR, DDR\012", P_0x168b390 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 4 249 "$stop" {0 0 0};
    %jmp T_11.3;
T_11.0 ;
    %jmp T_11.3;
T_11.1 ;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12a0f90;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c7080_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x12a0f90;
T_13 ;
    %delay 200, 0;
    %load/vec4 v0x13c5ac0_0;
    %nor/r;
    %store/vec4 v0x13c5ac0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12a0f90;
T_14 ;
    %delay 800, 0;
    %load/vec4 v0x13c3a20_0;
    %nor/r;
    %store/vec4 v0x13c3a20_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12a0f90;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c3a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c5ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c6b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c2f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c4a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c4fe0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x158a330;
    %wait E_0x158a330;
    %fork TD_co_sim_O_SERDES_primitive_inst.compare, S_0x12a0bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c6b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c2f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c6030_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13c3f90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4fe0_0, 0, 1;
    %wait E_0x158a330;
    %wait E_0x158a330;
    %fork TD_co_sim_O_SERDES_primitive_inst.compare, S_0x12a0bd0;
    %join;
    %wait E_0x158a330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4fe0_0, 0, 1;
    %vpi_func 3 72 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x13c3f90_0, 0, 4;
    %wait E_0x158a330;
    %wait E_0x158a330;
    %fork TD_co_sim_O_SERDES_primitive_inst.compare, S_0x12a0bd0;
    %join;
    %wait E_0x158a330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4fe0_0, 0, 1;
    %vpi_func 3 80 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x13c3f90_0, 0, 4;
    %wait E_0x158a330;
    %wait E_0x158a330;
    %fork TD_co_sim_O_SERDES_primitive_inst.compare, S_0x12a0bd0;
    %join;
    %pushi/vec4 500, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x158a330;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c4fe0_0, 0, 1;
    %vpi_func 3 89 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x13c3f90_0, 0, 4;
    %wait E_0x158a330;
    %wait E_0x158a330;
    %fork TD_co_sim_O_SERDES_primitive_inst.compare, S_0x12a0bd0;
    %join;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %load/vec4 v0x13c7080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call/w 3 96 "$display", "\012**** All Comparisons Matched ***\012Simulation Passed" {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %vpi_call/w 3 98 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0x13c7080_0 {0 0 0};
T_15.3 ;
    %vpi_call/w 3 100 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x12a0f90;
T_16 ;
    %wait E_0x158a330;
    %load/vec4 v0x13c6b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c4500_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x13c5550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x13c3f90_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x13c4500_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c4500_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12a0f90;
T_17 ;
    %vpi_call/w 3 123 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 124 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v";
