{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@234:254@HdlStmProcess", "    end\n  endfunction\n\n  // write address generation for the asymetric memory\n\n  always @(posedge dma_clk) begin\n    if (dma_rst == 1'b1) begin\n      dma_mem_waddr <= 8'h0;\n      dma_mem_waddr_g <= 8'h0;\n    end else begin\n      if ((dma_ready == 1'b1) && (dma_valid == 1'b1)) begin\n        dma_mem_waddr <= dma_mem_waddr + 1;\n      end\n      dma_mem_waddr_g <= b2g(dma_mem_waddr);\n    end\n  end\n\n  assign dma_mem_addr_diff_s = {1'b1, dma_mem_waddr} - dma_mem_raddr_s;\n  assign dma_mem_raddr_s = (MEM_RATIO == 1) ?  dma_mem_raddr :\n                           (MEM_RATIO == 2) ? {dma_mem_raddr, 1'b0} :\n                           (MEM_RATIO == 4) ? {dma_mem_raddr, 2'b0} :\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[240, "    if (dma_rst == 1'b1) begin\n"]], "Add": [[240, "    if (dma_rst_s == 1'b1) begin\n"]]}}