Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 18 11:08:28 2019
| Host         : PHATLE6038 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file integer_divider_FPGA_control_sets_placed.rpt
| Design       : integer_divider_FPGA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           12 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------+------------------+------------------+----------------+
|          Clock Signal         |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------+------------------+------------------+----------------+
|  clk_button/CLK               | ID/FSM/cnt_LD                    | rst_IBUF         |                1 |              4 |
|  clk_button/CLK               | ID/FSM/FSM_onehot_CS_reg[1]_0[0] | rst_IBUF         |                1 |              4 |
|  clk_button/CLK               | ID/FSM/FSM_onehot_CS_reg[1]_1[0] | rst_IBUF         |                1 |              4 |
|  clk_button/CLK               | ID/FSM/E[0]                      | rst_IBUF         |                2 |              5 |
|  clk_button/CLK               |                                  | rst_IBUF         |                4 |              9 |
|  ID/FSM/x_RightIn_reg_i_1_n_0 |                                  |                  |                6 |             18 |
|  clk/clk                      |                                  |                  |                6 |             19 |
|  clk100mHz_IBUF_BUFG          |                                  | rst_IBUF         |                9 |             33 |
+-------------------------------+----------------------------------+------------------+------------------+----------------+


