LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY ShiftReg6BitsLeft IS
  PORT (
    datain : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    clk, sileft, siright, loaden, rotate, dirleft, sharith : IN STD_LOGIC;
    dataout : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END ShiftReg6BitsLeft;

ARCHITECTURE behavioral OF ShiftReg6BitsLeft IS
  SIGNAL s_shiftreg : STD_LOGIC_VECTOR(7 DOWNTO 0);
BEGIN
  PROCESS (clk)
  BEGIN
    IF (falling_edge(clk)) THEN
      IF (loaden = '1') THEN
        s_shiftreg <= datain;
      ELSIF (rotate = '1') THEN
        IF (dirleft = '1') THEN
          s_shiftreg <= s_shiftreg(6 DOWNTO 0) & s_shiftreg(7);
        ELSE
          s_shiftreg <= s_shiftreg(0) & s_shiftreg(7 DOWNTO 1);
        END IF;
      ELSIF (sharith = '1') THEN
        IF (dirleft = '1') THEN
          s_shiftreg <= s_shiftreg(7 DOWNTO 1) & '0';
        ELSE
          s_shiftreg <= s_shiftreg(7) & s_shiftreg(7 DOWNTO 1);
        END IF;
      ELSE
        IF (dirleft = '1') THEN
          s_shiftreg <= s_shiftreg(7 DOWNTO 1) & sileft;
        ELSE
          s_shiftreg <= siright & s_shiftreg(7 DOWNTO 1);
        END IF;
      END IF;
    END IF;
  END PROCESS;
  dataout <= s_shiftreg;
END behavioral;