// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kerneldl_exp_generic_double_s_HH_
#define _kerneldl_exp_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kerneldl_kerneldl_mul_72ns_13s_84_5_1.h"
#include "kerneldl_kerneldl_mul_36ns_43ns_79_4_1.h"
#include "kerneldl_kerneldl_mul_44ns_49ns_93_5_1.h"
#include "kerneldl_kerneldl_mul_50ns_50ns_100_5_1.h"
#include "kerneldl_kerneldl_mac_muladd_16ns_16s_19s_31_4_1.h"
#include "kerneldl_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.h"
#include "kerneldl_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.h"
#include "kerneldl_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.h"

namespace ap_rtl {

struct kerneldl_exp_generic_double_s : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<64> > x;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    kerneldl_exp_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(kerneldl_exp_generic_double_s);

    ~kerneldl_exp_generic_double_s();

    sc_trace_file* mVcdFile;

    kerneldl_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb* table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    kerneldl_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud* table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    kerneldl_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe* table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    kerneldl_kerneldl_mul_72ns_13s_84_5_1<1,5,72,13,84>* kerneldl_mul_72ns_13s_84_5_1_U1;
    kerneldl_kerneldl_mul_36ns_43ns_79_4_1<1,4,36,43,79>* kerneldl_mul_36ns_43ns_79_4_1_U2;
    kerneldl_kerneldl_mul_44ns_49ns_93_5_1<1,5,44,49,93>* kerneldl_mul_44ns_49ns_93_5_1_U3;
    kerneldl_kerneldl_mul_50ns_50ns_100_5_1<1,5,50,50,100>* kerneldl_mul_50ns_50ns_100_5_1_U4;
    kerneldl_kerneldl_mac_muladd_16ns_16s_19s_31_4_1<1,4,16,16,19,31>* kerneldl_mac_muladd_16ns_16s_19s_31_4_1_U5;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<26> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1;
    sc_signal< sc_logic > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1;
    sc_signal< sc_lv<26> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1;
    sc_signal< sc_lv<8> > table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<42> > table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_275_fu_265_p3;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter14_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter15_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter16_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter17_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter18_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter19_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter20_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter21_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter22_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter23_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter24_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter25_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter26_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter27_reg;
    sc_signal< sc_lv<1> > p_Result_275_reg_1135_pp0_iter28_reg;
    sc_signal< sc_lv<1> > and_ln209_fu_299_p2;
    sc_signal< sc_lv<1> > and_ln209_reg_1140;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter21_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter22_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter23_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter24_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter25_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter26_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter27_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1140_pp0_iter28_reg;
    sc_signal< sc_lv<1> > and_ln18_fu_311_p2;
    sc_signal< sc_lv<1> > and_ln18_reg_1147;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter19_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter20_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter21_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter22_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter23_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter24_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter25_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter26_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter27_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1147_pp0_iter28_reg;
    sc_signal< sc_lv<54> > select_ln253_fu_341_p3;
    sc_signal< sc_lv<54> > select_ln253_reg_1153;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter1_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter2_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter3_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter4_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter5_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter6_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter7_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter8_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter9_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter10_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter11_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter12_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter13_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter14_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter15_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter16_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter17_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter18_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter19_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter20_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter21_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter22_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter23_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter24_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter25_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter26_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter27_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1153_pp0_iter28_reg;
    sc_signal< sc_lv<1> > isNeg_fu_349_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1159;
    sc_signal< sc_lv<12> > m_exp_2_fu_367_p3;
    sc_signal< sc_lv<12> > m_exp_2_reg_1165;
    sc_signal< sc_lv<1> > icmp_ln338_fu_375_p2;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1170_pp0_iter28_reg;
    sc_signal< sc_lv<71> > r_V_50_fu_419_p3;
    sc_signal< sc_lv<71> > r_V_50_reg_1178;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter2_reg;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter3_reg;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter4_reg;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter5_reg;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter6_reg;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter7_reg;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter8_reg;
    sc_signal< sc_lv<71> > r_V_50_reg_1178_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_276_reg_1183;
    sc_signal< sc_lv<1> > p_Result_276_reg_1183_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_fu_489_p2;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1193_pp0_iter28_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_fu_545_p3;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter5_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter6_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter7_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter8_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter9_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter10_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter11_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter12_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter13_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter14_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter15_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter16_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter17_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter18_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter19_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter20_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter21_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter22_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter23_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter24_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter25_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter26_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter27_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1203_pp0_iter28_reg;
    sc_signal< sc_lv<71> > tmp_s_reg_1215;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter11_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter12_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter13_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter14_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter15_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter16_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter17_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter18_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter19_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1220_pp0_iter20_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter11_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter12_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter13_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter14_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter15_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter16_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter17_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter18_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter19_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter20_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1225_pp0_iter21_reg;
    sc_signal< sc_lv<8> > Z3_V_fu_612_p4;
    sc_signal< sc_lv<8> > Z3_V_reg_1232;
    sc_signal< sc_lv<8> > Z3_V_reg_1232_pp0_iter11_reg;
    sc_signal< sc_lv<35> > Z4_V_fu_622_p1;
    sc_signal< sc_lv<35> > Z4_V_reg_1237;
    sc_signal< sc_lv<36> > ret_V_20_fu_663_p2;
    sc_signal< sc_lv<36> > ret_V_20_reg_1252;
    sc_signal< sc_lv<36> > ret_V_20_reg_1252_pp0_iter12_reg;
    sc_signal< sc_lv<36> > ret_V_20_reg_1252_pp0_iter13_reg;
    sc_signal< sc_lv<36> > ret_V_20_reg_1252_pp0_iter14_reg;
    sc_signal< sc_lv<36> > ret_V_20_reg_1252_pp0_iter15_reg;
    sc_signal< sc_lv<26> > p_Val2_251_reg_1258;
    sc_signal< sc_lv<43> > tmp_i_fu_669_p4;
    sc_signal< sc_lv<43> > tmp_i_reg_1263;
    sc_signal< sc_lv<43> > tmp_i_reg_1263_pp0_iter13_reg;
    sc_signal< sc_lv<43> > tmp_i_reg_1263_pp0_iter14_reg;
    sc_signal< sc_lv<43> > tmp_i_reg_1263_pp0_iter15_reg;
    sc_signal< sc_lv<20> > tmp_76_reg_1278;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_fu_719_p2;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1288;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1288_pp0_iter17_reg;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1288_pp0_iter18_reg;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1288_pp0_iter19_reg;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1288_pp0_iter20_reg;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1288_pp0_iter21_reg;
    sc_signal< sc_lv<40> > tmp_77_reg_1294;
    sc_signal< sc_lv<40> > tmp_77_reg_1294_pp0_iter17_reg;
    sc_signal< sc_lv<40> > tmp_77_reg_1294_pp0_iter18_reg;
    sc_signal< sc_lv<40> > tmp_77_reg_1294_pp0_iter19_reg;
    sc_signal< sc_lv<40> > tmp_77_reg_1294_pp0_iter20_reg;
    sc_signal< sc_lv<40> > tmp_77_reg_1294_pp0_iter21_reg;
    sc_signal< sc_lv<36> > tmp_78_reg_1315;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1320;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1320_pp0_iter23_reg;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1320_pp0_iter24_reg;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1320_pp0_iter25_reg;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1320_pp0_iter26_reg;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1320_pp0_iter27_reg;
    sc_signal< sc_lv<50> > exp_Z1P_m_1_V_reg_1325;
    sc_signal< sc_lv<50> > exp_Z1_hi_V_reg_1330;
    sc_signal< sc_lv<100> > grp_fu_828_p2;
    sc_signal< sc_lv<100> > r_V_55_reg_1345;
    sc_signal< sc_lv<100> > r_V_55_reg_1345_pp0_iter28_reg;
    sc_signal< sc_lv<59> > ret_V_22_fu_837_p2;
    sc_signal< sc_lv<59> > ret_V_22_reg_1351;
    sc_signal< sc_lv<1> > tmp_436_reg_1356;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln498_1_fu_636_p1;
    sc_signal< sc_lv<64> > zext_ln498_2_fu_641_p1;
    sc_signal< sc_lv<64> > zext_ln498_3_fu_700_p1;
    sc_signal< sc_lv<64> > zext_ln498_fu_756_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_261_p1;
    sc_signal< sc_lv<11> > tmp_V_fu_273_p4;
    sc_signal< sc_lv<52> > tmp_V_49_fu_283_p1;
    sc_signal< sc_lv<1> > icmp_ln833_fu_287_p2;
    sc_signal< sc_lv<1> > icmp_ln837_fu_293_p2;
    sc_signal< sc_lv<1> > icmp_ln833_3_fu_305_p2;
    sc_signal< sc_lv<12> > zext_ln502_fu_317_p1;
    sc_signal< sc_lv<54> > p_Result_s_fu_327_p3;
    sc_signal< sc_lv<54> > e_frac_V_fu_335_p2;
    sc_signal< sc_lv<12> > m_exp_fu_321_p2;
    sc_signal< sc_lv<11> > sub_ln1311_fu_357_p2;
    sc_signal< sc_lv<12> > sext_ln1311_fu_363_p1;
    sc_signal< sc_lv<61> > m_frac_l_V_fu_381_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_392_p1;
    sc_signal< sc_lv<61> > zext_ln1285_fu_399_p1;
    sc_signal< sc_lv<61> > r_V_fu_403_p2;
    sc_signal< sc_lv<71> > sext_ln682_fu_388_p1;
    sc_signal< sc_lv<71> > zext_ln1287_fu_395_p1;
    sc_signal< sc_lv<71> > sext_ln1287_fu_409_p1;
    sc_signal< sc_lv<71> > r_V_38_fu_413_p2;
    sc_signal< sc_lv<64> > m_fix_l_V_fu_426_p4;
    sc_signal< sc_lv<64> > zext_ln1253_fu_436_p1;
    sc_signal< sc_lv<16> > m_fix_hi_V_fu_452_p4;
    sc_signal< sc_lv<64> > r_V_40_fu_440_p2;
    sc_signal< sc_lv<64> > r_V_41_fu_446_p2;
    sc_signal< sc_lv<64> > select_ln1322_fu_474_p3;
    sc_signal< sc_lv<71> > shl_ln_fu_481_p3;
    sc_signal< sc_lv<19> > rhs_V_fu_495_p3;
    sc_signal< sc_lv<31> > grp_fu_1124_p3;
    sc_signal< sc_lv<18> > trunc_ln805_fu_522_p1;
    sc_signal< sc_lv<13> > tmp_16_fu_506_p4;
    sc_signal< sc_lv<1> > icmp_ln805_fu_525_p2;
    sc_signal< sc_lv<13> > add_ln805_fu_531_p2;
    sc_signal< sc_lv<1> > p_Result_268_fu_515_p3;
    sc_signal< sc_lv<13> > select_ln805_fu_537_p3;
    sc_signal< sc_lv<72> > grp_fu_556_p0;
    sc_signal< sc_lv<84> > grp_fu_556_p2;
    sc_signal< sc_lv<72> > rhs_V_1_fu_575_p3;
    sc_signal< sc_lv<73> > lhs_V_fu_572_p1;
    sc_signal< sc_lv<73> > sext_ln682_2_fu_582_p1;
    sc_signal< sc_lv<73> > ret_V_19_fu_586_p2;
    sc_signal< sc_lv<8> > Z4_ind_V_fu_626_p4;
    sc_signal< sc_lv<10> > f_Z4_V_fu_646_p4;
    sc_signal< sc_lv<36> > rhs_V_5_fu_659_p1;
    sc_signal< sc_lv<36> > lhs_V_15_fu_656_p1;
    sc_signal< sc_lv<36> > grp_fu_684_p0;
    sc_signal< sc_lv<43> > grp_fu_684_p1;
    sc_signal< sc_lv<79> > grp_fu_684_p2;
    sc_signal< sc_lv<36> > zext_ln657_fu_707_p1;
    sc_signal< sc_lv<36> > add_ln657_fu_710_p2;
    sc_signal< sc_lv<44> > ret_V_21_fu_704_p1;
    sc_signal< sc_lv<44> > zext_ln657_1_fu_715_p1;
    sc_signal< sc_lv<49> > lshr_ln662_6_fu_735_p4;
    sc_signal< sc_lv<44> > grp_fu_750_p0;
    sc_signal< sc_lv<49> > grp_fu_750_p1;
    sc_signal< sc_lv<93> > grp_fu_750_p2;
    sc_signal< sc_lv<51> > lhs_V_4_fu_770_p5;
    sc_signal< sc_lv<44> > zext_ln657_2_fu_784_p1;
    sc_signal< sc_lv<44> > add_ln657_2_fu_787_p2;
    sc_signal< sc_lv<52> > zext_ln682_fu_780_p1;
    sc_signal< sc_lv<52> > zext_ln657_3_fu_792_p1;
    sc_signal< sc_lv<52> > exp_Z1P_m_1_l_V_fu_796_p2;
    sc_signal< sc_lv<50> > grp_fu_828_p0;
    sc_signal< sc_lv<50> > grp_fu_828_p1;
    sc_signal< sc_lv<59> > lhs_V_16_fu_834_p1;
    sc_signal< sc_lv<58> > trunc_ln1146_fu_846_p1;
    sc_signal< sc_lv<107> > trunc_ln_fu_850_p3;
    sc_signal< sc_lv<107> > zext_ln1146_fu_843_p1;
    sc_signal< sc_lv<107> > add_ln1146_1_fu_858_p2;
    sc_signal< sc_lv<1> > xor_ln936_fu_872_p2;
    sc_signal< sc_lv<1> > x_is_pinf_fu_877_p2;
    sc_signal< sc_lv<1> > or_ln214_fu_882_p2;
    sc_signal< sc_lv<64> > select_ln214_fu_887_p3;
    sc_signal< sc_lv<108> > zext_ln657_5_fu_913_p1;
    sc_signal< sc_lv<108> > lhs_V_6_fu_906_p3;
    sc_signal< sc_lv<13> > r_exp_V_fu_922_p2;
    sc_signal< sc_lv<13> > r_exp_V_2_fu_927_p3;
    sc_signal< sc_lv<3> > tmp_437_fu_933_p4;
    sc_signal< sc_lv<1> > icmp_ln849_fu_943_p2;
    sc_signal< sc_lv<1> > tmp_438_fu_954_p3;
    sc_signal< sc_lv<108> > ret_V_23_fu_916_p2;
    sc_signal< sc_lv<52> > tmp_fu_975_p4;
    sc_signal< sc_lv<52> > tmp_17_fu_985_p4;
    sc_signal< sc_lv<11> > trunc_ln168_fu_1002_p1;
    sc_signal< sc_lv<11> > out_exp_V_fu_1006_p2;
    sc_signal< sc_lv<52> > tmp_V_50_fu_995_p3;
    sc_signal< sc_lv<64> > p_Result_277_fu_1012_p4;
    sc_signal< sc_lv<1> > or_ln214_1_fu_894_p2;
    sc_signal< sc_lv<1> > or_ln338_fu_949_p2;
    sc_signal< sc_lv<1> > xor_ln338_fu_1037_p2;
    sc_signal< sc_lv<1> > and_ln338_fu_1032_p2;
    sc_signal< sc_lv<1> > and_ln849_fu_1042_p2;
    sc_signal< sc_lv<1> > or_ln849_fu_1048_p2;
    sc_signal< sc_lv<1> > xor_ln214_fu_1026_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1054_p2;
    sc_signal< sc_lv<64> > select_ln339_fu_961_p3;
    sc_signal< sc_lv<64> > bitcast_ln512_fu_1022_p1;
    sc_signal< sc_lv<64> > select_ln214_1_fu_898_p3;
    sc_signal< sc_lv<64> > sel_tmp6_fu_1060_p3;
    sc_signal< sc_lv<1> > xor_ln338_1_fu_1076_p2;
    sc_signal< sc_lv<1> > or_ln849_1_fu_1087_p2;
    sc_signal< sc_lv<1> > and_ln338_1_fu_1082_p2;
    sc_signal< sc_lv<1> > xor_ln849_fu_1092_p2;
    sc_signal< sc_lv<1> > or_ln849_2_fu_1098_p2;
    sc_signal< sc_lv<1> > tmp19_fu_1104_p2;
    sc_signal< sc_lv<1> > icmp_ln853_fu_969_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_1110_p2;
    sc_signal< sc_lv<64> > select_ln214_2_fu_1068_p3;
    sc_signal< sc_lv<16> > grp_fu_1124_p0;
    sc_signal< sc_logic > grp_fu_556_ce;
    sc_signal< sc_logic > grp_fu_684_ce;
    sc_signal< sc_logic > grp_fu_750_ce;
    sc_signal< sc_logic > grp_fu_828_ce;
    sc_signal< sc_logic > grp_fu_1124_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to28;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<79> > grp_fu_684_p00;
    sc_signal< sc_lv<79> > grp_fu_684_p10;
    sc_signal< sc_lv<93> > grp_fu_750_p00;
    sc_signal< sc_lv<93> > grp_fu_750_p10;
    sc_signal< sc_lv<100> > grp_fu_828_p00;
    sc_signal< sc_lv<100> > grp_fu_828_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<84> ap_const_lv84_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<59> ap_const_lv59_10;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Z3_V_fu_612_p4();
    void thread_Z4_V_fu_622_p1();
    void thread_Z4_ind_V_fu_626_p4();
    void thread_add_ln1146_1_fu_858_p2();
    void thread_add_ln657_2_fu_787_p2();
    void thread_add_ln657_fu_710_p2();
    void thread_add_ln805_fu_531_p2();
    void thread_and_ln18_fu_311_p2();
    void thread_and_ln209_fu_299_p2();
    void thread_and_ln338_1_fu_1082_p2();
    void thread_and_ln338_fu_1032_p2();
    void thread_and_ln849_fu_1042_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state27_pp0_stage0_iter26();
    void thread_ap_block_state28_pp0_stage0_iter27();
    void thread_ap_block_state29_pp0_stage0_iter28();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state30_pp0_stage0_iter29();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to28();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_bitcast_ln512_fu_1022_p1();
    void thread_e_frac_V_fu_335_p2();
    void thread_exp_Z1P_m_1_l_V_fu_796_p2();
    void thread_exp_Z2P_m_1_V_fu_719_p2();
    void thread_f_Z4_V_fu_646_p4();
    void thread_grp_fu_1124_ce();
    void thread_grp_fu_1124_p0();
    void thread_grp_fu_556_ce();
    void thread_grp_fu_556_p0();
    void thread_grp_fu_684_ce();
    void thread_grp_fu_684_p0();
    void thread_grp_fu_684_p00();
    void thread_grp_fu_684_p1();
    void thread_grp_fu_684_p10();
    void thread_grp_fu_750_ce();
    void thread_grp_fu_750_p0();
    void thread_grp_fu_750_p00();
    void thread_grp_fu_750_p1();
    void thread_grp_fu_750_p10();
    void thread_grp_fu_828_ce();
    void thread_grp_fu_828_p0();
    void thread_grp_fu_828_p00();
    void thread_grp_fu_828_p1();
    void thread_grp_fu_828_p10();
    void thread_icmp_ln338_1_fu_489_p2();
    void thread_icmp_ln338_fu_375_p2();
    void thread_icmp_ln805_fu_525_p2();
    void thread_icmp_ln833_3_fu_305_p2();
    void thread_icmp_ln833_fu_287_p2();
    void thread_icmp_ln837_fu_293_p2();
    void thread_icmp_ln849_fu_943_p2();
    void thread_icmp_ln853_fu_969_p2();
    void thread_isNeg_fu_349_p3();
    void thread_lhs_V_15_fu_656_p1();
    void thread_lhs_V_16_fu_834_p1();
    void thread_lhs_V_4_fu_770_p5();
    void thread_lhs_V_6_fu_906_p3();
    void thread_lhs_V_fu_572_p1();
    void thread_lshr_ln662_6_fu_735_p4();
    void thread_m_exp_2_fu_367_p3();
    void thread_m_exp_fu_321_p2();
    void thread_m_fix_hi_V_fu_452_p4();
    void thread_m_fix_l_V_fu_426_p4();
    void thread_m_frac_l_V_fu_381_p3();
    void thread_or_ln214_1_fu_894_p2();
    void thread_or_ln214_fu_882_p2();
    void thread_or_ln338_fu_949_p2();
    void thread_or_ln849_1_fu_1087_p2();
    void thread_or_ln849_2_fu_1098_p2();
    void thread_or_ln849_fu_1048_p2();
    void thread_out_exp_V_fu_1006_p2();
    void thread_p_Result_268_fu_515_p3();
    void thread_p_Result_275_fu_265_p3();
    void thread_p_Result_277_fu_1012_p4();
    void thread_p_Result_s_fu_327_p3();
    void thread_p_Val2_s_fu_261_p1();
    void thread_r_V_38_fu_413_p2();
    void thread_r_V_40_fu_440_p2();
    void thread_r_V_41_fu_446_p2();
    void thread_r_V_50_fu_419_p3();
    void thread_r_V_fu_403_p2();
    void thread_r_exp_V_2_fu_927_p3();
    void thread_r_exp_V_3_fu_545_p3();
    void thread_r_exp_V_fu_922_p2();
    void thread_ret_V_19_fu_586_p2();
    void thread_ret_V_20_fu_663_p2();
    void thread_ret_V_21_fu_704_p1();
    void thread_ret_V_22_fu_837_p2();
    void thread_ret_V_23_fu_916_p2();
    void thread_rhs_V_1_fu_575_p3();
    void thread_rhs_V_5_fu_659_p1();
    void thread_rhs_V_fu_495_p3();
    void thread_sel_tmp16_fu_1110_p2();
    void thread_sel_tmp5_fu_1054_p2();
    void thread_sel_tmp6_fu_1060_p3();
    void thread_select_ln1322_fu_474_p3();
    void thread_select_ln214_1_fu_898_p3();
    void thread_select_ln214_2_fu_1068_p3();
    void thread_select_ln214_fu_887_p3();
    void thread_select_ln253_fu_341_p3();
    void thread_select_ln339_fu_961_p3();
    void thread_select_ln805_fu_537_p3();
    void thread_sext_ln1287_fu_409_p1();
    void thread_sext_ln1311_1_fu_392_p1();
    void thread_sext_ln1311_fu_363_p1();
    void thread_sext_ln682_2_fu_582_p1();
    void thread_sext_ln682_fu_388_p1();
    void thread_shl_ln_fu_481_p3();
    void thread_sub_ln1311_fu_357_p2();
    void thread_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1();
    void thread_tmp19_fu_1104_p2();
    void thread_tmp_16_fu_506_p4();
    void thread_tmp_17_fu_985_p4();
    void thread_tmp_437_fu_933_p4();
    void thread_tmp_438_fu_954_p3();
    void thread_tmp_V_49_fu_283_p1();
    void thread_tmp_V_50_fu_995_p3();
    void thread_tmp_V_fu_273_p4();
    void thread_tmp_fu_975_p4();
    void thread_tmp_i_fu_669_p4();
    void thread_trunc_ln1146_fu_846_p1();
    void thread_trunc_ln168_fu_1002_p1();
    void thread_trunc_ln805_fu_522_p1();
    void thread_trunc_ln_fu_850_p3();
    void thread_x_is_pinf_fu_877_p2();
    void thread_xor_ln214_fu_1026_p2();
    void thread_xor_ln338_1_fu_1076_p2();
    void thread_xor_ln338_fu_1037_p2();
    void thread_xor_ln849_fu_1092_p2();
    void thread_xor_ln936_fu_872_p2();
    void thread_zext_ln1146_fu_843_p1();
    void thread_zext_ln1253_fu_436_p1();
    void thread_zext_ln1285_fu_399_p1();
    void thread_zext_ln1287_fu_395_p1();
    void thread_zext_ln498_1_fu_636_p1();
    void thread_zext_ln498_2_fu_641_p1();
    void thread_zext_ln498_3_fu_700_p1();
    void thread_zext_ln498_fu_756_p1();
    void thread_zext_ln502_fu_317_p1();
    void thread_zext_ln657_1_fu_715_p1();
    void thread_zext_ln657_2_fu_784_p1();
    void thread_zext_ln657_3_fu_792_p1();
    void thread_zext_ln657_5_fu_913_p1();
    void thread_zext_ln657_fu_707_p1();
    void thread_zext_ln682_fu_780_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
