DRAM.v,verilog,xil_defaultlib,../../../../PipelineCPU.gen/sources_1/ip/DRAM/sim/DRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
