// Seed: 1578164770
module module_0;
  assign id_1[1] = id_1;
  module_2();
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  assign id_3 = 1;
  module_0();
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    output uwire id_3,
    output tri id_4,
    input tri id_5,
    input wor id_6,
    output tri0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input wor id_10,
    output supply1 id_11,
    output tri1 id_12,
    output tri1 id_13,
    output uwire id_14,
    output tri0 id_15,
    output tri id_16,
    input tri id_17,
    input tri id_18,
    input tri1 id_19,
    output tri1 id_20,
    output wire id_21,
    output wor id_22,
    input wor id_23
);
  wire id_25;
  assign id_7 = id_10;
  module_2();
endmodule
