// Seed: 1695057939
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    id_5 = 1,
    input supply0 id_1,
    output logic id_2,
    input wire id_3
);
  wire id_6;
  module_0 modCall_1 ();
  initial if (1 ? 1 : -1'h0) if (1) id_2 <= -1;
endmodule
module module_2;
  case ((-1))
    id_1: initial @(posedge 1'b0 % "" or posedge id_1) return id_1;
    id_1: wor id_2;
  endcase
  tri0 id_3, id_4;
  always begin : LABEL_0
    #1
    if (1) begin : LABEL_0
      id_1 = -1;
    end
    if (id_2 - 1) @(1 or -1) if (id_3) $display(1, id_2, id_3, id_1);
  end
  wire id_5;
endmodule
