Opened message file <out/dining.log>. Detailed informations can be found in this file.
Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro2/demo/dining_philosophes/src/cp
    Source:  /home/sbosse/proj/conpro2/demo/dining_philosophes/src/vhdl
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
Initializing synthesis tools...
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [file <tools.def>, line 7]: Added synthesis tool defintion <generic>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [file <tools.def>, line 27]: Added synthesis tool defintion <xilinx6>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [file <tools.def>, line 173]: Added synthesis tool defintion <xilinx9>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [file <tools.def>, line 319]: Added synthesis tool defintion <alliance>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [file <tools.def>, line 342]: Added synthesis tool defintion <leonardo>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/dc.lib>...
  Info [file <tools.def>, line 366]: Added synthesis tool defintion <dc>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [file <tools.def>, line 390]: Added synthesis tool defintion <actel>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [file <tools.def>, line 413]: Added synthesis tool defintion <synplicity89>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [file <tools.def>, line 436]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.07.
Initializing tool <leonardo>...
TDI: Opening tool <leonardo>...
  Searching tool file <leonardo.tool>...
  Opening tool file </opt/Conpro2/toolset/leonardo.tool>...
Analyzing ConPro source <dining.cp>...
Searching Conpro file <dining.cp>...
Opening file <dining.cp>...
Compiling ConPro source <dining.cp>...
Compiling module <dining>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Semaphore>...
    Opening module <Semaphore>...
      Searching module file <semaphore.mod>...
      Opening module file </opt/Conpro2/lib/semaphore.mod>...
      EMI [Object Semaphore.semaphore.root]#init: Initializing module ...
      EMI <Object Semaphore.semaphore.root>: creating rules for module...
      Added module <Semaphore>.
        EMI <Semaphore>: adding object type <semaphore>...
    Added module <System>.
    Opening module <Event>...
    Opening module <Event>...
      Searching module file <event.mod>...
      Opening module file </opt/Conpro2/lib/event.mod>...
      EMI [Object Event.event.root]#init: Initializing module ...
      EMI <Object Event.event.root>: creating rules for module...
      Added module <Event>.
        EMI <Event>: adding object type <event>...
    EMI <Object Sys.sys.root>: creating object <sys>...
      EMI [Object Sys.sys.sys]: added method <clock>.
      EMI [Object Sys.sys.sys]: added method <clock_level>.
      EMI [Object Sys.sys.sys]: added method <reset_level>.
      EMI [Object Sys.sys.sys]: added method <reset_internal>.
      EMI [Object Sys.sys.sys]: added method <simu_cycles>.
      EMI [Object Sys.sys.sys]: added method <simu_res>.
      EMI [Object Sys.sys.sys]: added method <target>.
      EMI [Object Sys.sys.sys]: added method <expr_type>.
      EMI [Object Sys.sys.sys]: added method <schedule>.
    EMI <Object Sys.sys.sys>: creating rules for module...
    EMI <Object Event.event.root>: creating object <ev>...
      EMI [Object Event.event.ev]: added method <init>.
      EMI [Object Event.event.ev]: added method <await>.
      EMI [Object Event.event.ev]: added method <wakeup>.
    EMI <Object Event.event.ev>: creating rules for module...
    EMI <Object Semaphore.semaphore.root>: creating object <fork_0>...
      EMI [Object Semaphore.semaphore.fork_0]: added method <init>.
      EMI [Object Semaphore.semaphore.fork_0]: added method <down>.
      EMI [Object Semaphore.semaphore.fork_0]: added method <up>.
      EMI [Object Semaphore.semaphore.fork_0]: added method <read>.
      EMI [Object Semaphore.semaphore.fork_0]: added method <write>.
    EMI <Object Semaphore.semaphore.fork_0>: creating rules for module...
    EMI <Object Semaphore.semaphore.root>: creating object <fork_1>...
      EMI [Object Semaphore.semaphore.fork_1]: added method <init>.
      EMI [Object Semaphore.semaphore.fork_1]: added method <down>.
      EMI [Object Semaphore.semaphore.fork_1]: added method <up>.
      EMI [Object Semaphore.semaphore.fork_1]: added method <read>.
      EMI [Object Semaphore.semaphore.fork_1]: added method <write>.
    EMI <Object Semaphore.semaphore.fork_1>: creating rules for module...
    EMI <Object Semaphore.semaphore.root>: creating object <fork_2>...
      EMI [Object Semaphore.semaphore.fork_2]: added method <init>.
      EMI [Object Semaphore.semaphore.fork_2]: added method <down>.
      EMI [Object Semaphore.semaphore.fork_2]: added method <up>.
      EMI [Object Semaphore.semaphore.fork_2]: added method <read>.
      EMI [Object Semaphore.semaphore.fork_2]: added method <write>.
    EMI <Object Semaphore.semaphore.fork_2>: creating rules for module...
    EMI <Object Semaphore.semaphore.root>: creating object <fork_3>...
      EMI [Object Semaphore.semaphore.fork_3]: added method <init>.
      EMI [Object Semaphore.semaphore.fork_3]: added method <down>.
      EMI [Object Semaphore.semaphore.fork_3]: added method <up>.
      EMI [Object Semaphore.semaphore.fork_3]: added method <read>.
      EMI [Object Semaphore.semaphore.fork_3]: added method <write>.
    EMI <Object Semaphore.semaphore.fork_3>: creating rules for module...
    EMI <Object Semaphore.semaphore.root>: creating object <fork_4>...
      EMI [Object Semaphore.semaphore.fork_4]: added method <init>.
      EMI [Object Semaphore.semaphore.fork_4]: added method <down>.
      EMI [Object Semaphore.semaphore.fork_4]: added method <up>.
      EMI [Object Semaphore.semaphore.fork_4]: added method <read>.
      EMI [Object Semaphore.semaphore.fork_4]: added method <write>.
    EMI <Object Semaphore.semaphore.fork_4>: creating rules for module...
    Found inlinie procedure macro <eat>.
    Analyzing procedure <eat>...
      Found 0 local object(s).
  Analyzing toplevel method calls...
  Compiling system setting method <simu_cycles>.
  Analyzing function blocks...
  Analyzing processes...
    Info [file <dining.cp>, line 20]: Analyzing process <philosopher_0>...
      Analyzing process <philosopher_0>...
        Info [file <dining.cp>, line 56]: Replacing branch with conditionial true block due to constant expression.
    Info [file <dining.cp>, line 58]: Analyzing process <philosopher_1>...
      Analyzing process <philosopher_1>...
        Info [file <dining.cp>, line 56]: Replacing branch with conditionial true block due to constant expression.
    Info [file <dining.cp>, line 58]: Analyzing process <philosopher_2>...
      Analyzing process <philosopher_2>...
        Info [file <dining.cp>, line 56]: Replacing branch with conditionial true block due to constant expression.
    Info [file <dining.cp>, line 58]: Analyzing process <philosopher_3>...
      Analyzing process <philosopher_3>...
        Info [file <dining.cp>, line 56]: Replacing branch with conditionial true block due to constant expression.
    Info [file <dining.cp>, line 58]: Analyzing process <philosopher_4>...
      Analyzing process <philosopher_4>...
        Info [file <dining.cp>, line 56]: Replacing branch with conditionial false block due to constant expression.
    Info [file <dining.cp>, line 32]: Analyzing process <init>...
      Analyzing process <init>...
        Warning [file <dining.cp>, line 36]: Changing non block array <fork> to dynamic selection mode.
    Info [file <dining.cp>, line 83]: Analyzing process <main>...
      Analyzing process <main>...
        Warning [file <dining.cp>, line 90]: Changing non block array <philosopher> to dynamic selection mode.
  Performing program graph transformations and optimization for module <Dining>...
    in process <philosopher_0>...
      Performing program transformations for process <philosopher_0>...
      Performing program transformations for process <philosopher_0>...
      Resolving object dependencies for process <philosopher_0>...
    in process <philosopher_1>...
      Performing program transformations for process <philosopher_1>...
      Performing program transformations for process <philosopher_1>...
      Resolving object dependencies for process <philosopher_1>...
    in process <philosopher_2>...
      Performing program transformations for process <philosopher_2>...
      Performing program transformations for process <philosopher_2>...
      Resolving object dependencies for process <philosopher_2>...
    in process <philosopher_3>...
      Performing program transformations for process <philosopher_3>...
      Performing program transformations for process <philosopher_3>...
      Resolving object dependencies for process <philosopher_3>...
    in process <philosopher_4>...
      Performing program transformations for process <philosopher_4>...
      Performing program transformations for process <philosopher_4>...
      Resolving object dependencies for process <philosopher_4>...
    in process <init>...
      Performing program transformations for process <init>...
      Performing program transformations for process <init>...
      Resolving object dependencies for process <init>...
    in process <main>...
      Performing program transformations for process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Analyzing toplevel instructions...
  Resolving object dependencies for process <MOD_Dining>...
  Default block parameters:  [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]
  Toplevel symbols: 28
  Processes: 7
  Functions: 0
  Process order: 
  : init
  : philosopher_0
  : philosopher_1
  : philosopher_2
  : philosopher_3
  : philosopher_4
  : main
  
  +------------------------------- ANALYSIS SUMMARY -------------------------------+
  +--------------------------------------------------------------------------------+
  | DESCRIPTION                   MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | Default block parameters       [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]         |
  | Toplevel symbols              28                                               |
  | Processes                     7                                                |
  | Functions                     0                                                |
  | Process order                                                                  |
  |                               init                                             |
  |                               philosopher_0                                    |
  |                               philosopher_1                                    |
  |                               philosopher_2                                    |
  |                               philosopher_3                                    |
  |                               philosopher_4                                    |
  |                               main                                             |
  +--------------------------------------------------------------------------------+
  
Performing controll graph analysis for module <Dining>...
call_graph_build: process 'init': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'philosopher_0': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'philosopher_1': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'philosopher_2': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'philosopher_3': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'philosopher_4': start={} stop={} call={} raise={} catch={}
call_graph_build: process 'main': start={} stop={} call={init} raise={} catch={}
call_graph_build: exception register'PRO_init_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_philosopher_0_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_philosopher_1_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_philosopher_2_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_philosopher_3_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_philosopher_4_EXCEPTION': read={} write={}
call_graph_build: exception register'PRO_main_EXCEPTION': read={} write={}
  
  +------------------------------ CALL GRAPH SUMMARY ------------------------------+
  +--------------------------------------------------------------------------------+
  | PROCESS                                                                        |
  +--------------------------------------------------------------------------------+
  | init                                                                           |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | philosopher_0                                                                  |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | philosopher_1                                                                  |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | philosopher_2                                                                  |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | philosopher_3                                                                  |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | philosopher_4                                                                  |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | main                                                                           |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                       init                                             |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | PRO_init_EXCEPTION                                                             |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_philosopher_0_EXCEPTION                                                    |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_philosopher_1_EXCEPTION                                                    |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_philosopher_2_EXCEPTION                                                    |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_philosopher_3_EXCEPTION                                                    |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_philosopher_4_EXCEPTION                                                    |
  | .. read                                                                        |
  | .. write                                                                       |
  | PRO_main_EXCEPTION                                                             |
  | .. read                                                                        |
  | .. write                                                                       |
  +--------------------------------------------------------------------------------+
  
Synthesizing module <Dining>...
Synthesizing main module <Dining>...
  Optimization: [Expression Constant Folder]  [Dead Object Remover]
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Dining.init>
        Removed 0 instructions(s).
      in process <Dining.philosopher_0>
        Removed 0 instructions(s).
      in process <Dining.philosopher_1>
        Removed 0 instructions(s).
      in process <Dining.philosopher_2>
        Removed 0 instructions(s).
      in process <Dining.philosopher_3>
        Removed 0 instructions(s).
      in process <Dining.philosopher_4>
        Removed 0 instructions(s).
      in process <Dining.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      [Dining.MOD_Dining]: Removing Register <Dining.PRO_philosopher_4_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <init> ...
      [Dining.MOD_Dining]: Removing Register <Dining.PRO_philosopher_1_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <philosopher_0> ...
      ... in process <philosopher_1> ...
      ... in process <philosopher_2> ...
      ... in process <philosopher_3> ...
      ... in process <philosopher_4> ...
      [Dining.MOD_Dining]: Removing Register <Dining.PRO_init_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Dining.MOD_Dining]: Removing Register <Dining.PRO_philosopher_3_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <main> ...
      [Dining.MOD_Dining]: Removing Register <Dining.PRO_philosopher_0_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Dining.MOD_Dining]: Removing Register <Dining.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Dining.MOD_Dining]: Removing Register <Dining.PRO_philosopher_2_EXCEPTION> with 0 reader(s) and 0 writer(s).
      Removed 7 object(s).
    Optimizer: folding constants in expressions...
      in process <Dining.init>
        Removed 0 operand(s).
      in process <Dining.philosopher_0>
        Removed 0 operand(s).
      in process <Dining.philosopher_1>
        Removed 0 operand(s).
      in process <Dining.philosopher_2>
        Removed 0 operand(s).
      in process <Dining.philosopher_3>
        Removed 0 operand(s).
      in process <Dining.philosopher_4>
        Removed 0 operand(s).
      in process <Dining.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 7.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Dining.init>
        Removed 0 instructions(s).
      in process <Dining.philosopher_0>
        Removed 0 instructions(s).
      in process <Dining.philosopher_1>
        Removed 0 instructions(s).
      in process <Dining.philosopher_2>
        Removed 0 instructions(s).
      in process <Dining.philosopher_3>
        Removed 0 instructions(s).
      in process <Dining.philosopher_4>
        Removed 0 instructions(s).
      in process <Dining.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <init> ...
      ... in process <philosopher_0> ...
      ... in process <philosopher_1> ...
      ... in process <philosopher_2> ...
      ... in process <philosopher_3> ...
      ... in process <philosopher_4> ...
      ... in process <main> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <Dining.init>
        Removed 0 operand(s).
      in process <Dining.philosopher_0>
        Removed 0 operand(s).
      in process <Dining.philosopher_1>
        Removed 0 operand(s).
      in process <Dining.philosopher_2>
        Removed 0 operand(s).
      in process <Dining.philosopher_3>
        Removed 0 operand(s).
      in process <Dining.philosopher_4>
        Removed 0 operand(s).
      in process <Dining.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  
  +----------------------------- OPTIMIZATION SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | [Dining.MOD_Dining]           Removing Register                                |
  |                               <Dining.PRO_philosopher_4_EXCEPTION> with 0      |
  |                               reader(s) and 0 writer(s).                       |
  | [Dining.MOD_Dining]           Removing Register                                |
  |                               <Dining.PRO_philosopher_1_EXCEPTION> with 0      |
  |                               reader(s) and 0 writer(s).                       |
  | [Dining.MOD_Dining]           Removing Register <Dining.PRO_init_EXCEPTION>    |
  |                               with 0 reader(s) and 0 writer(s).                |
  | [Dining.MOD_Dining]           Removing Register                                |
  |                               <Dining.PRO_philosopher_3_EXCEPTION> with 0      |
  |                               reader(s) and 0 writer(s).                       |
  | [Dining.MOD_Dining]           Removing Register                                |
  |                               <Dining.PRO_philosopher_0_EXCEPTION> with 0      |
  |                               reader(s) and 0 writer(s).                       |
  | [Dining.MOD_Dining]           Removing Register <Dining.PRO_main_EXCEPTION>    |
  |                               with 0 reader(s) and 0 writer(s).                |
  | [Dining.MOD_Dining]           Removing Register                                |
  |                               <Dining.PRO_philosopher_2_EXCEPTION> with 0      |
  |                               reader(s) and 0 writer(s).                       |
  +--------------------------------------------------------------------------------+
  
  Extracting features and resources...
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <init>...
    Performing post-analysis transformations for process <init>...
    Performing post-analysis transformations for process <philosopher_0>...
    Performing post-analysis transformations for process <philosopher_0>...
    Performing post-analysis transformations for process <philosopher_1>...
    Performing post-analysis transformations for process <philosopher_1>...
    Performing post-analysis transformations for process <philosopher_2>...
    Performing post-analysis transformations for process <philosopher_2>...
    Performing post-analysis transformations for process <philosopher_3>...
    Performing post-analysis transformations for process <philosopher_3>...
    Performing post-analysis transformations for process <philosopher_4>...
    Performing post-analysis transformations for process <philosopher_4>...
    Performing post-analysis transformations for process <main>...
    Performing post-analysis transformations for process <main>...
  EMI [Object Event.event.ev]: compiling external module interface...
  EMI [Object Event.event.ev]: Environment is:
    NAME(s)=["EVENT"],
    arch001(i)=[1],
    latch(i)=[0],
    ARRAY(i)=[0],
    O(s)=["ev"],
    P(s)=["main";"init";"philosopher_3";"philosopher_2";"philosopher_1";"philosopher_0"],
    P.init(s)=["init"],
    P.await(s)=["philosopher_3";"philosopher_2";"philosopher_1";"philosopher_0"],
    P.wakeup(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Semaphore.semaphore.fork_0]: compiling external module interface...
  EMI [Object Semaphore.semaphore.fork_0]: Environment is:
    NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_0"],
    P(s)=["init";"philosopher_3";"philosopher_2";"philosopher_1";"philosopher_4";"philosopher_0"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_3";"philosopher_2";"philosopher_1";"philosopher_4";"philosopher_0"],
    P.up(s)=["philosopher_3";"philosopher_2";"philosopher_1";"philosopher_4";"philosopher_0"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Semaphore.semaphore.fork_1]: compiling external module interface...
  EMI [Object Semaphore.semaphore.fork_1]: Environment is:
    NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_1"],
    P(s)=["init";"philosopher_3";"philosopher_2";"philosopher_4";"philosopher_1";"philosopher_0"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_3";"philosopher_2";"philosopher_4";"philosopher_1";"philosopher_0"],
    P.up(s)=["philosopher_3";"philosopher_2";"philosopher_4";"philosopher_1";"philosopher_0"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Semaphore.semaphore.fork_2]: compiling external module interface...
  EMI [Object Semaphore.semaphore.fork_2]: Environment is:
    NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_2"],
    P(s)=["init";"philosopher_3";"philosopher_0";"philosopher_4";"philosopher_2";"philosopher_1"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_3";"philosopher_0";"philosopher_4";"philosopher_2";"philosopher_1"],
    P.up(s)=["philosopher_3";"philosopher_0";"philosopher_4";"philosopher_2";"philosopher_1"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Semaphore.semaphore.fork_3]: compiling external module interface...
  EMI [Object Semaphore.semaphore.fork_3]: Environment is:
    NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_3"],
    P(s)=["init";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3";"philosopher_2"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3";"philosopher_2"],
    P.up(s)=["philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3";"philosopher_2"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Semaphore.semaphore.fork_4]: compiling external module interface...
  EMI [Object Semaphore.semaphore.fork_4]: Environment is:
    NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_4"],
    P(s)=["init";"philosopher_2";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_2";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3"],
    P.up(s)=["philosopher_2";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  Synthesizing process instructions...
    Synthesizing uCode for process <init>...
    in process <Dining.init>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <init>...
      Binding MicroCode instructions...
      Extracting ALU for process <init>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <init>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <init>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <init>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 4 major (2 splitted, CDF=3,1,0) and 4 minor block(s) with 2 jump(s).
        Created 1 bounded block(s).
        Relocating jumps to new bounded blocks...
        0 jump(s) relocated.
      Translating MicroCode to RTL in process <init>...
        7 states created.
      Calculating block frame time estimations for process <init>...
    Synthesizing uCode for process <philosopher_0>...
    in process <Dining.philosopher_0>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <philosopher_0>...
      Binding MicroCode instructions...
      Extracting ALU for process <philosopher_0>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <philosopher_0>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <philosopher_0>...
        Created 1 register(s):
          TEMP_0: logic[4]
      Block Scheduler: Exploring concurrency in basic blocks for process <philosopher_0>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 3 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <philosopher_0>...
        11 states created.
      Calculating block frame time estimations for process <philosopher_0>...
    Synthesizing uCode for process <philosopher_1>...
    in process <Dining.philosopher_1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <philosopher_1>...
      Binding MicroCode instructions...
      Extracting ALU for process <philosopher_1>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <philosopher_1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <philosopher_1>...
        Created 1 register(s):
          TEMP_0: logic[4]
      Block Scheduler: Exploring concurrency in basic blocks for process <philosopher_1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 3 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <philosopher_1>...
        11 states created.
      Calculating block frame time estimations for process <philosopher_1>...
    Synthesizing uCode for process <philosopher_2>...
    in process <Dining.philosopher_2>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <philosopher_2>...
      Binding MicroCode instructions...
      Extracting ALU for process <philosopher_2>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <philosopher_2>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <philosopher_2>...
        Created 1 register(s):
          TEMP_0: logic[4]
      Block Scheduler: Exploring concurrency in basic blocks for process <philosopher_2>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 3 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <philosopher_2>...
        11 states created.
      Calculating block frame time estimations for process <philosopher_2>...
    Synthesizing uCode for process <philosopher_3>...
    in process <Dining.philosopher_3>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <philosopher_3>...
      Binding MicroCode instructions...
      Extracting ALU for process <philosopher_3>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <philosopher_3>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <philosopher_3>...
        Created 1 register(s):
          TEMP_0: logic[4]
      Block Scheduler: Exploring concurrency in basic blocks for process <philosopher_3>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 3 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <philosopher_3>...
        11 states created.
      Calculating block frame time estimations for process <philosopher_3>...
    Synthesizing uCode for process <philosopher_4>...
    in process <Dining.philosopher_4>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <philosopher_4>...
      Binding MicroCode instructions...
      Extracting ALU for process <philosopher_4>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <philosopher_4>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <philosopher_4>...
        Created 1 register(s):
          TEMP_0: logic[4]
      Block Scheduler: Exploring concurrency in basic blocks for process <philosopher_4>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 3 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <philosopher_4>...
        10 states created.
      Calculating block frame time estimations for process <philosopher_4>...
    Synthesizing uCode for process <main>...
    in process <Dining.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 7 major (2 splitted, CDF=4,3,0) and 8 minor block(s) with 2 jump(s).
        Created 3 bounded block(s).
        Relocating jumps to new bounded blocks...
        1 jump(s) relocated.
      Translating MicroCode to RTL in process <main>...
        10 states created.
      Calculating block frame time estimations for process <main>...
  
  +--------------------------- UCODE SYNTHESIS SUMMARY ----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
  Synthesizing VHDL-RTL for module <Dining>...
  Creating entity <dining_init>...
    Synthesizing VHDL-RTL for process <init>...
    Emitting state list for process <init>...
    Emitting state machine for process <init>...
    Port width: 16 bits
  Creating entity <dining_philosopher_0>...
    Synthesizing VHDL-RTL for process <philosopher_0>...
    Emitting state list for process <philosopher_0>...
    Emitting state machine for process <philosopher_0>...
    Port width: 13 bits
  Creating entity <dining_philosopher_1>...
    Synthesizing VHDL-RTL for process <philosopher_1>...
    Emitting state list for process <philosopher_1>...
    Emitting state machine for process <philosopher_1>...
    Port width: 13 bits
  Creating entity <dining_philosopher_2>...
    Synthesizing VHDL-RTL for process <philosopher_2>...
    Emitting state list for process <philosopher_2>...
    Emitting state machine for process <philosopher_2>...
    Port width: 13 bits
  Creating entity <dining_philosopher_3>...
    Synthesizing VHDL-RTL for process <philosopher_3>...
    Emitting state list for process <philosopher_3>...
    Emitting state machine for process <philosopher_3>...
    Port width: 13 bits
  Creating entity <dining_philosopher_4>...
    Synthesizing VHDL-RTL for process <philosopher_4>...
    Emitting state list for process <philosopher_4>...
    Emitting state machine for process <philosopher_4>...
    Port width: 11 bits
  Creating entity <dining_main>...
    Synthesizing VHDL-RTL for process <main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 19 bits
  Creating library <conpro.vhdl>...
  Creating entity <dining.vhdl>...
    Synthesizing VHDL-RTL for toplevel <Dining> ...
    Creating global register <stat> [DT_char, scheduler=PRIOstat #rd=0 #wr=1]...
    EMI [Object Event.event.ev]: compiling process <EVENT_ev_SCHED> ...
    EMI [Object Event.event.ev]: compiling #assert section [NAME(s)=["EVENT"],
    arch001(i)=[1],
    latch(i)=[0],
    ARRAY(i)=[0],
    O(s)=["ev"],
    P(s)=["main";"init";"philosopher_3";"philosopher_2";"philosopher_1";"philosopher_0"],
    P.init(s)=["init"],
    P.await(s)=["philosopher_3";"philosopher_2";"philosopher_1";"philosopher_0"],
    P.wakeup(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    Creating global register <thinking_0> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <thinking_1> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <thinking_2> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <thinking_3> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <thinking_4> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    EMI [Object Semaphore.semaphore.fork_0]: compiling process <SEMA_fork_0_SCHED> ...
    EMI [Object Semaphore.semaphore.fork_0]: compiling #assert section [NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_0"],
    P(s)=["init";"philosopher_3";"philosopher_2";"philosopher_1";"philosopher_4";"philosopher_0"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_3";"philosopher_2";"philosopher_1";"philosopher_4";"philosopher_0"],
    P.up(s)=["philosopher_3";"philosopher_2";"philosopher_1";"philosopher_4";"philosopher_0"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Semaphore.semaphore.fork_1]: compiling process <SEMA_fork_1_SCHED> ...
    EMI [Object Semaphore.semaphore.fork_1]: compiling #assert section [NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_1"],
    P(s)=["init";"philosopher_3";"philosopher_2";"philosopher_4";"philosopher_1";"philosopher_0"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_3";"philosopher_2";"philosopher_4";"philosopher_1";"philosopher_0"],
    P.up(s)=["philosopher_3";"philosopher_2";"philosopher_4";"philosopher_1";"philosopher_0"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Semaphore.semaphore.fork_2]: compiling process <SEMA_fork_2_SCHED> ...
    EMI [Object Semaphore.semaphore.fork_2]: compiling #assert section [NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_2"],
    P(s)=["init";"philosopher_3";"philosopher_0";"philosopher_4";"philosopher_2";"philosopher_1"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_3";"philosopher_0";"philosopher_4";"philosopher_2";"philosopher_1"],
    P.up(s)=["philosopher_3";"philosopher_0";"philosopher_4";"philosopher_2";"philosopher_1"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Semaphore.semaphore.fork_3]: compiling process <SEMA_fork_3_SCHED> ...
    EMI [Object Semaphore.semaphore.fork_3]: compiling #assert section [NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_3"],
    P(s)=["init";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3";"philosopher_2"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3";"philosopher_2"],
    P.up(s)=["philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3";"philosopher_2"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Semaphore.semaphore.fork_4]: compiling process <SEMA_fork_4_SCHED> ...
    EMI [Object Semaphore.semaphore.fork_4]: compiling #assert section [NAME(s)=["SEMA"],
    scheduler(s)=["fifo";"static"],
    arch001(i)=[2],
    depth(i)=[8;8],
    init(i)=[0],
    ARRAY(i)=[1;0],
    O(s)=["fork_4"],
    P(s)=["init";"philosopher_2";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3"],
    P.init(s)=["init"],
    P.down(s)=["philosopher_2";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3"],
    P.up(s)=["philosopher_2";"philosopher_1";"philosopher_0";"philosopher_4";"philosopher_3"],
    P.read(s)=[],
    P.write(s)=[],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[500;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    Creating global register <eating_0> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <eating_1> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <eating_2> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <eating_3> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <eating_4> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
  Emitting MicroCode for module Dining...
  Emitting object file for module Dining...
  Emitting MicroCode for process init...
  Emitting MicroCode for process philosopher_0...
  Emitting MicroCode for process philosopher_1...
  Emitting MicroCode for process philosopher_2...
  Emitting MicroCode for process philosopher_3...
  Emitting MicroCode for process philosopher_4...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.init>: emitting MicroCode for process <init>.
  UCI <ucode.uci_out.philosopher_0>: emitting MicroCode for process <philosopher_0>.
  UCI <ucode.uci_out.philosopher_1>: emitting MicroCode for process <philosopher_1>.
  UCI <ucode.uci_out.philosopher_2>: emitting MicroCode for process <philosopher_2>.
  UCI <ucode.uci_out.philosopher_3>: emitting MicroCode for process <philosopher_3>.
  UCI <ucode.uci_out.philosopher_4>: emitting MicroCode for process <philosopher_4>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  
  +---------------------------- RTL SYNTHESIS SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
Emitting frame time calculations for module <Dining>...
Info : Emitting block frame informations in file <dining.ft>...
Emitting toolset <leonardo>...
TDI [Tool leonardo.root]#new_obj: creating object <dining>...
TDI [Tool leonardo.dining]#compile_all: Initializing tool ...
  TDI [Tool leonardo.dining]: found #version 2.06...
  TDI [Tool leonardo.dining]: compiling #parameter section...
    TDI [Tool leonardo.dining]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.dining]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.dining]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.dining]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.dining]: compiling #parameter section...
  TDI [Tool leonardo.dining]: compiling function <check>...
  TDI [Tool leonardo.dining]: compiling function <init>...
  TDI [Tool leonardo.dining]: compiling function <finish>...
  TDI [Tool leonardo.dining]: compiling function <do_patc>...
    TDI [Tool leonardo.dining]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.dining]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.dining]: compiling function <do_scram>...
  TDI [Tool leonardo.dining]: compiling function <do_synth>...
    TDI [Tool leonardo.dining]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.dining]: compiling function <do_vst>...
  TDI [Tool leonardo.dining]: compiling function <do_pat>...
  TDI [Tool leonardo.dining]: compiling function <do_asimut>...
  TDI [Tool leonardo.dining]: compiling function <do_xpat>...
  TDI [Tool leonardo.dining]: compiling target <init>...
  TDI [Tool leonardo.dining]: compiling target <vhdl>...
  TDI [Tool leonardo.dining]: compiling target <synth>...
  TDI [Tool leonardo.dining]: compiling target <simu>...
  TDI [Tool leonardo.dining]: compiling target <xpat>...
  TDI [Tool leonardo.dining]: compiling target <patc>...
  TDI [Tool leonardo.dining]: compiling target <pat>...
  TDI [Tool leonardo.dining]: compiling target <vst>...
  TDI [Tool leonardo.dining]: compiling target <asimut>...
TDI [Tool leonardo.dining]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.dining]#emit: Creating build script <dining.leonardo.tool.sh>...
    TDI [Tool leonardo.dining]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"dining",
             "dining_init",
             "dining_philosopher_0",
             "dining_philosopher_1",
             "dining_philosopher_2",
             "dining_philosopher_3",
             "dining_philosopher_4",
             "dining_main",
             "conpro"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      clock_level=["1"],
      simu_res=["5"],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"stat_RD:out:std_logic_vector:7 downto 0",
             "thinking_0_RD:out:std_logic",
             "thinking_1_RD:out:std_logic",
             "thinking_2_RD:out:std_logic",
             "thinking_3_RD:out:std_logic",
             "thinking_4_RD:out:std_logic",
             "eating_0_RD:out:std_logic",
             "eating_1_RD:out:std_logic",
             "eating_2_RD:out:std_logic",
             "eating_3_RD:out:std_logic",
             "eating_4_RD:out:std_logic",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      reset_level=["1"],
      SPECTRUM=[$],
      proj=["dining"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["500"]
Total CPU time consumed: 5.0 seconds.
Total time elapsed: 6.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              99                           |
  |  -> adder                                    (62)                         |
  |  -> comparator                               (7)                          |
  |  -> subtractor                               (30)                         |
  | object                                       6                            |
  |  -> event                                    (1)                          |
  |  -> semaphore                                (5)                          |
  | process                                      7                            |
  | process.init                                                              |
  |  -> port-width [bit]                         16                           |
  |  -> register                                 1                            |
  |  -> states                                   7                            |
  | process.main                                                              |
  |  -> port-width [bit]                         19                           |
  |  -> register                                 1                            |
  |  -> states                                   10                           |
  | process.philosopher_0                                                     |
  |  -> port-width [bit]                         13                           |
  |  -> register                                 1                            |
  |  -> states                                   11                           |
  | process.philosopher_1                                                     |
  |  -> port-width [bit]                         13                           |
  |  -> register                                 1                            |
  |  -> states                                   11                           |
  | process.philosopher_2                                                     |
  |  -> port-width [bit]                         13                           |
  |  -> register                                 1                            |
  |  -> states                                   11                           |
  | process.philosopher_3                                                     |
  |  -> port-width [bit]                         13                           |
  |  -> register                                 1                            |
  |  -> states                                   11                           |
  | process.philosopher_4                                                     |
  |  -> port-width [bit]                         11                           |
  |  -> register                                 1                            |
  |  -> states                                   10                           |
  | register-local                               7                            |
  |  -> signed(3 downto 0)                       (2)                          |
  |  -> std_logic_vector(3 downto 0)             (5)                          |
  | register-shared                              11                           |
  |  -> std_logic                                (10)                         |
  |  -> std_logic_vector(7 downto 0)             (1)                          |
  | synthesis time [sec]                         6                            |
  +---------------------------------------------------------------------------+
  
[/export/home/leonardo//bin/spectrum -f dining.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f dining.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl into library work
-- Loading entity dining_main into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl",line 41: Info, Enumerated type pro_states with 10 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
   S_main_start  0000
S_BLOCKBOUND8_1  0001
       S_i2_fun  -010
S_BLOCKBOUND6_1  -011
S_i4_for_loop_cond  -100
       S_i5_fun  -101
S_i4_for_loop_incr  -110
S_BLOCKBOUND3_1  -111
       S_i7_fun  1000
     S_main_end  1001

-- Loading architecture main of dining_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl into library work
-- Loading entity dining_philosopher_4 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl",line 40: Info, Enumerated type pro_states with 10 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_4_start  0000
       S_i2_fun  0001
       S_i3_fun  -010
 S_i4_bind_to_5  -011
     S_i6_delay  -100
S_i6_delay_loop  -101
 S_i7_bind_to_8  -110
       S_i9_fun  -111
      S_i10_fun  1000
S_philosopher_4_end  1001

-- Loading architecture main of dining_philosopher_4 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl into library work
-- Loading entity dining_philosopher_3 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_3_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_3_end  1010

-- Loading architecture main of dining_philosopher_3 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl into library work
-- Loading entity dining_philosopher_2 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_2_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_2_end  1010

-- Loading architecture main of dining_philosopher_2 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl into library work
-- Loading entity dining_philosopher_1 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_1_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_1_end  1010

-- Loading architecture main of dining_philosopher_1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl into library work
-- Loading entity dining_philosopher_0 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_0_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_0_end  1010

-- Loading architecture main of dining_philosopher_0 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl into library work
-- Loading entity dining_init into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 38: Info, Enumerated type pro_states with 7 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_init_start  000
S_BLOCKBOUND4_1  001
S_i1_for_loop_cond  010
       S_i2_fun  -11
S_i1_for_loop_incr  100
       S_i3_fun  101
     S_init_end  110

-- Loading architecture main of dining_init into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl into library work
-- Loading entity MOD_dining into library work
-- Loading architecture main of MOD_dining into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 176: Warning, signal PRO_philosopher_0_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 180: Warning, signal PRO_philosopher_1_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 184: Warning, signal PRO_philosopher_2_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 188: Warning, signal PRO_philosopher_3_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 192: Warning, signal PRO_philosopher_4_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 227: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 247: Warning, signal SEMA_fork_0_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 248: Warning, signal SEMA_fork_0_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 281: Warning, signal SEMA_fork_1_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 282: Warning, signal SEMA_fork_1_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 315: Warning, signal SEMA_fork_2_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 316: Warning, signal SEMA_fork_2_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 349: Warning, signal SEMA_fork_3_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 350: Warning, signal SEMA_fork_3_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 383: Warning, signal SEMA_fork_4_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 384: Warning, signal SEMA_fork_4_init_PRIO is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl into library work
-- Loading entity dining_main into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl",line 18: Warning, replacing dining_main in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl",line 41: Info, Enumerated type pro_states with 10 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
   S_main_start  0000
S_BLOCKBOUND8_1  0001
       S_i2_fun  -010
S_BLOCKBOUND6_1  -011
S_i4_for_loop_cond  -100
       S_i5_fun  -101
S_i4_for_loop_incr  -110
S_BLOCKBOUND3_1  -111
       S_i7_fun  1000
     S_main_end  1001

-- Loading architecture main of dining_main into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl",line 36: Warning, replacing main of entity dining_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl into library work
-- Loading entity dining_philosopher_4 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl",line 18: Warning, replacing dining_philosopher_4 in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl",line 40: Info, Enumerated type pro_states with 10 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_4_start  0000
       S_i2_fun  0001
       S_i3_fun  -010
 S_i4_bind_to_5  -011
     S_i6_delay  -100
S_i6_delay_loop  -101
 S_i7_bind_to_8  -110
       S_i9_fun  -111
      S_i10_fun  1000
S_philosopher_4_end  1001

-- Loading architecture main of dining_philosopher_4 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl",line 35: Warning, replacing main of entity dining_philosopher_4.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl into library work
-- Loading entity dining_philosopher_3 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 18: Warning, replacing dining_philosopher_3 in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_3_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_3_end  1010

-- Loading architecture main of dining_philosopher_3 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 37: Warning, replacing main of entity dining_philosopher_3.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl into library work
-- Loading entity dining_philosopher_2 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 18: Warning, replacing dining_philosopher_2 in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_2_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_2_end  1010

-- Loading architecture main of dining_philosopher_2 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 37: Warning, replacing main of entity dining_philosopher_2.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl into library work
-- Loading entity dining_philosopher_1 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 18: Warning, replacing dining_philosopher_1 in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_1_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_1_end  1010

-- Loading architecture main of dining_philosopher_1 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 37: Warning, replacing main of entity dining_philosopher_1.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl into library work
-- Loading entity dining_philosopher_0 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 18: Warning, replacing dining_philosopher_0 in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 42: Info, Enumerated type pro_states with 11 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[3-0]
================================
S_philosopher_0_start  0000
       S_i1_fun  0001
       S_i3_fun  0010
       S_i4_fun  -011
 S_i5_bind_to_6  -100
     S_i7_delay  -101
S_i7_delay_loop  -110
 S_i8_bind_to_9  -111
      S_i10_fun  1000
      S_i11_fun  1001
S_philosopher_0_end  1010

-- Loading architecture main of dining_philosopher_0 into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 37: Warning, replacing main of entity dining_philosopher_0.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl into library work
-- Loading entity dining_init into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 18: Warning, replacing dining_init in HDL library work.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 38: Info, Enumerated type pro_states with 7 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_init_start  000
S_BLOCKBOUND4_1  001
S_i1_for_loop_cond  010
       S_i2_fun  -11
S_i1_for_loop_incr  100
       S_i3_fun  101
     S_init_end  110

-- Loading architecture main of dining_init into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 33: Warning, replacing main of entity dining_init.
-- Reading vhdl file /home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl into library work
-- Loading entity MOD_dining into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 18: Warning, replacing MOD_dining in HDL library work.
-- Loading architecture main of MOD_dining into library work
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 176: Warning, signal PRO_philosopher_0_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 180: Warning, signal PRO_philosopher_1_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 184: Warning, signal PRO_philosopher_2_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 188: Warning, signal PRO_philosopher_3_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 192: Warning, signal PRO_philosopher_4_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 227: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 247: Warning, signal SEMA_fork_0_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 248: Warning, signal SEMA_fork_0_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 281: Warning, signal SEMA_fork_1_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 282: Warning, signal SEMA_fork_1_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 315: Warning, signal SEMA_fork_2_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 316: Warning, signal SEMA_fork_2_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 349: Warning, signal SEMA_fork_3_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 350: Warning, signal SEMA_fork_3_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 383: Warning, signal SEMA_fork_4_init_QUEUED is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 384: Warning, signal SEMA_fork_4_init_PRIO is never used.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 36: Warning, replacing main of entity MOD_dining.
-- Compiling root entity MOD_dining(main)
-- Compiling entity dining_init(main)
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 47: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 48: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 129: Warning, SEMA_fork_GD should be declared on the sensitivity list of the process.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl",line 135: Warning, EVENT_ev_GD should be declared on the sensitivity list of the process.
-- Compiling entity dining_philosopher_0(main)
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 55: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 56: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 153: Warning, EVENT_ev_GD should be declared on the sensitivity list of the process.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl",line 155: Warning, SEMA_fork_GD should be declared on the sensitivity list of the process.
-- Compiling entity dining_philosopher_1(main)
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 55: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 56: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 153: Warning, EVENT_ev_GD should be declared on the sensitivity list of the process.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl",line 155: Warning, SEMA_fork_GD should be declared on the sensitivity list of the process.
-- Compiling entity dining_philosopher_2(main)
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 55: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 56: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 153: Warning, EVENT_ev_GD should be declared on the sensitivity list of the process.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl",line 155: Warning, SEMA_fork_GD should be declared on the sensitivity list of the process.
-- Compiling entity dining_philosopher_3(main)
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 55: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 56: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 153: Warning, EVENT_ev_GD should be declared on the sensitivity list of the process.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl",line 155: Warning, SEMA_fork_GD should be declared on the sensitivity list of the process.
-- Compiling entity dining_philosopher_4(main)
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl",line 52: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl",line 53: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl",line 142: Warning, SEMA_fork_GD should be declared on the sensitivity list of the process.
-- Compiling entity dining_main(main)
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl",line 53: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl",line 54: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl",line 163: Warning, EVENT_ev_GD should be declared on the sensitivity list of the process.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 1921: Info, conditions are mutually exclusive; resolve without priority.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 1928: Info, conditions are mutually exclusive; resolve without priority.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 1935: Info, conditions are mutually exclusive; resolve without priority.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 1942: Info, conditions are mutually exclusive; resolve without priority.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 1949: Info, conditions are mutually exclusive; resolve without priority.
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining.vhdl",line 1956: Info, conditions are mutually exclusive; resolve without priority.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.dining_init.main_unfold_1756
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_init.vhdl", line 163:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.dining_philosopher_0.main_unfold_2372
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_0.vhdl", line 211:Info, Inferred counter instance 'TEMP_0' of type 'counter_dn_sload_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.dining_philosopher_1.main_unfold_2373
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_1.vhdl", line 211:Info, Inferred counter instance 'TEMP_0' of type 'counter_dn_sload_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.dining_philosopher_2.main_unfold_2374
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_2.vhdl", line 211:Info, Inferred counter instance 'TEMP_0' of type 'counter_dn_sload_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.dining_philosopher_3.main_unfold_2375
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_3.vhdl", line 211:Info, Inferred counter instance 'TEMP_0' of type 'counter_dn_sload_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.dining_philosopher_4.main_unfold_2376
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_philosopher_4.vhdl", line 196:Info, Inferred counter instance 'TEMP_0' of type 'counter_dn_sload_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.dining_main.main_unfold_1741
"/home/sbosse/proj/conpro2/demo/dining_philisophers/out/obj/../dining_main.vhdl", line 195:Info, Inferred counter instance 'LOOP_i_1' of type 'counter_up_sclear_clock_clk_en_4'
-- Start pre-optimization for design .work.MOD_dining.main
-- Start pre-optimization for design .work.dining_init.main_unfold_1756
-- Start pre-optimization for design .work.dining_philosopher_0.main_unfold_2372
-- Start pre-optimization for design .work.dining_philosopher_1.main_unfold_2373
-- Start pre-optimization for design .work.dining_philosopher_2.main_unfold_2374
-- Start pre-optimization for design .work.dining_philosopher_3.main_unfold_2375
-- Start pre-optimization for design .work.dining_philosopher_4.main_unfold_2376
-- Start pre-optimization for design .work.dining_main.main_unfold_1741
-- Start pre-optimization for design .work.MOD_dining.main
-- Optimizing netlist .work.MOD_dining.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:07 Mapping
Re-checking DRC after adjustments
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_dining.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_dining    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib     5 x      2      8 gates
a3_x2           sxlib     4 x      2      8 gates
an12_x1         sxlib    93 x      2    158 gates
an12_x4         sxlib     1 x      3      3 gates
ao22_x2         sxlib    13 x      2     26 gates
inv_x1          sxlib   216 x      1    216 gates
inv_x2          sxlib     6 x      1      6 gates
inv_x4          sxlib     2 x      1      3 gates
mx2_x2          sxlib     1 x      3      3 gates
na2_x1          sxlib    71 x      1     92 gates
na2_x4          sxlib     3 x      2      7 gates
na3_x1          sxlib    59 x      2    100 gates
na3_x4          sxlib     2 x      3      5 gates
na4_x1          sxlib    46 x      2     92 gates
na4_x4          sxlib     8 x      3     26 gates
nao22_x1        sxlib    31 x      2     62 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    22 x      2     51 gates
nao2o22_x4      sxlib     1 x      4      4 gates
nmx2_x1         sxlib    57 x      2    131 gates
no2_x1          sxlib   108 x      1    140 gates
no3_x1          sxlib    77 x      2    131 gates
no4_x1          sxlib    48 x      2     96 gates
noa22_x1        sxlib    69 x      2    138 gates
noa22_x4        sxlib     3 x      3     10 gates
noa2a22_x1      sxlib    16 x      2     37 gates
noa2ao222_x1    sxlib    11 x      2     25 gates
nxr2_x1         sxlib   109 x      3    327 gates
o2_x2           sxlib    16 x      2     27 gates
o3_x2           sxlib    13 x      2     26 gates
o4_x2           sxlib     3 x      2      7 gates
oa22_x2         sxlib    28 x      2     56 gates
oa2a22_x2       sxlib     2 x      3      6 gates
oa3ao322_x2     sxlib     2 x      4      7 gates
on12_x1         sxlib    59 x      2    100 gates
on12_x4         sxlib     3 x      3      8 gates
one_x0          sxlib     1 x      1      1 gates
sff1_x4         sxlib    91 x      6    546 gates
sff2_x4         sxlib   150 x      8   1200 gates
xr2_x1          sxlib    39 x      3    117 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      20
 Number of nets :                     1494
 Number of instances :                1492
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    4015
 Number of accumulated instances :    1492
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 56.9 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                                  GATE              ARRIVAL              LOAD
-------------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                                0.00 (ideal)


PRO_MAP_init_reg_pro_state(0)/q                       sff1_x4     0.00  0.70 up             0.22
ix16016/nq                                            na2_x4      0.94  1.64 dn             0.40
ix121/nq                                              inv_x1      0.44  2.08 up             0.08
ix16078/nq                                            nao22_x1    0.78  2.86 dn             0.18
ix153/q                                               a3_x2       0.52  3.38 dn             0.02
ix159/q                                               ao22_x2     0.49  3.87 dn             0.03
ix16001/nq                                            no4_x1      0.85  4.72 up             0.06
ix283/nq                                              no2_x1      0.68  5.40 dn             0.14
ix2441/q                                              an12_x1     0.66  6.07 dn             0.06
ix17461/nq                                            noa22_x1    0.41  6.47 up             0.05
ix16421/nq                                            na3_x1      0.75  7.22 dn             0.10
ix2685/nq                                             na2_x1      0.19  7.41 up             0.02
ix17459/nq                                            inv_x1      0.43  7.84 dn             0.08
ix17456/nq                                            na4_x1      0.54  8.37 up             0.07
ix4385/nq                                             na3_x1      0.83  9.21 dn             0.11
ix17600/nq                                            no2_x1      0.32  9.53 up             0.03
ix4389/nq                                             na2_x1      0.45  9.98 dn             0.07
ix17430/nq                                            no2_x1      0.46  10.44 up             0.08
ix4073/nq                                             na2_x1      0.49  10.93 dn             0.08
ix17625/q                                             an12_x1     0.31  11.24 up             0.03
ix4451/nq                                             na4_x4      0.81  12.05 dn             0.14
ix18201/nq                                            noa22_x4    0.81  12.86 up             0.21
ix16475/nq                                            inv_x1      0.58  13.44 dn             0.12
ix16457/nq                                            noa2a22_x1  0.53  13.97 up             0.07
ix4261/nq                                             nmx2_x1     0.46  14.43 dn             0.07
ix16444/nq                                            nmx2_x1     0.44  14.88 up             0.07
ix4305/nq                                             nmx2_x1     0.46  15.34 dn             0.07
ix17669/nq                                            nmx2_x1     0.44  15.78 up             0.07
ix4349/nq                                             nmx2_x1     0.38  16.16 dn             0.04
ix17674/nq                                            nxr2_x1     0.38  16.54 dn             0.03
ix4355/q                                              an12_x1     0.28  16.82 up             0.02
reg_SEMA_fork_0_LEVEL(7)/i1                           sff2_x4     0.00  16.82 up             0.00
data arrival time                                                       16.82


data required time                                                   not specified
-------------------------------------------------------------------------------------------------
data required time                                                   not specified
data arrival time                                                       16.82
                                                                     ----------
                                                                  unconstrained path
-------------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD dining.vhd
-- Writing file dining.vhd
