{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 16:37:18 2018 " "Info: Processing started: Wed Jan 03 16:37:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TJ -c TJ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TJ -c TJ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[0\]\$latch " "Warning: Node \"BUSB\[0\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[1\]\$latch " "Warning: Node \"BUSB\[1\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[2\]\$latch " "Warning: Node \"BUSB\[2\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[3\]\$latch " "Warning: Node \"BUSB\[3\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[4\]\$latch " "Warning: Node \"BUSB\[4\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[5\]\$latch " "Warning: Node \"BUSB\[5\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[6\]\$latch " "Warning: Node \"BUSB\[6\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BUSB\[7\]\$latch " "Warning: Node \"BUSB\[7\]\$latch\" is a latch" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RWBA1 " "Info: Assuming node \"RWBA1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RAA0 " "Info: Assuming node \"RAA0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RWBA0 " "Info: Assuming node \"RWBA0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RAA1 " "Info: Assuming node \"RAA1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "BUSB\[7\]~20 " "Info: Detected gated clock \"BUSB\[7\]~20\" as buffer" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 -1 0 } } { "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUSB\[7\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "A\[0\] RWBA0 clk 5.346 ns register " "Info: tsu for register \"A\[0\]\" (data pin = \"RWBA0\", clock pin = \"clk\") is 5.346 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.746 ns + Longest pin register " "Info: + Longest pin to register delay is 7.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns RWBA0 1 CLK PIN_AA18 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 12; CLK Node = 'RWBA0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA0 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.069 ns) + CELL(0.366 ns) 6.292 ns A\[0\]~8 2 COMB LCCOMB_X26_Y2_N28 8 " "Info: 2: + IC(5.069 ns) + CELL(0.366 ns) = 6.292 ns; Loc. = LCCOMB_X26_Y2_N28; Fanout = 8; COMB Node = 'A\[0\]~8'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.435 ns" { RWBA0 A[0]~8 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.746 ns) 7.746 ns A\[0\] 3 REG LCFF_X22_Y1_N27 2 " "Info: 3: + IC(0.708 ns) + CELL(0.746 ns) = 7.746 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 2; REG Node = 'A\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { A[0]~8 A[0] } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.969 ns ( 25.42 % ) " "Info: Total cell delay = 1.969 ns ( 25.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.777 ns ( 74.58 % ) " "Info: Total interconnect delay = 5.777 ns ( 74.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.746 ns" { RWBA0 A[0]~8 A[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.746 ns" { RWBA0 {} RWBA0~combout {} A[0]~8 {} A[0] {} } { 0.000ns 0.000ns 5.069ns 0.708ns } { 0.000ns 0.857ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns A\[0\] 3 REG LCFF_X22_Y1_N27 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 2; REG Node = 'A\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl A[0] } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl A[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} A[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.746 ns" { RWBA0 A[0]~8 A[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.746 ns" { RWBA0 {} RWBA0~combout {} A[0]~8 {} A[0] {} } { 0.000ns 0.000ns 5.069ns 0.708ns } { 0.000ns 0.857ns 0.366ns 0.746ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl A[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} A[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "RWBA0 BUSB\[0\] BUSB\[0\]\$latch 8.779 ns register " "Info: tco from clock \"RWBA0\" to destination pin \"BUSB\[0\]\" through register \"BUSB\[0\]\$latch\" is 8.779 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RWBA0 source 4.420 ns + Longest register " "Info: + Longest clock path from clock \"RWBA0\" to source register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns RWBA0 1 CLK PIN_AA18 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 12; CLK Node = 'RWBA0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA0 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.228 ns) 2.584 ns BUSB\[7\]~20 2 COMB LCCOMB_X22_Y1_N30 1 " "Info: 2: + IC(1.499 ns) + CELL(0.228 ns) = 2.584 ns; Loc. = LCCOMB_X22_Y1_N30; Fanout = 1; COMB Node = 'BUSB\[7\]~20'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { RWBA0 BUSB[7]~20 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.000 ns) 3.469 ns BUSB\[7\]~20clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.885 ns) + CELL(0.000 ns) = 3.469 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'BUSB\[7\]~20clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { BUSB[7]~20 BUSB[7]~20clkctrl } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 4.420 ns BUSB\[0\]\$latch 4 REG LCCOMB_X22_Y1_N6 1 " "Info: 4: + IC(0.898 ns) + CELL(0.053 ns) = 4.420 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 1; REG Node = 'BUSB\[0\]\$latch'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { BUSB[7]~20clkctrl BUSB[0]$latch } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 25.75 % ) " "Info: Total cell delay = 1.138 ns ( 25.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.282 ns ( 74.25 % ) " "Info: Total interconnect delay = 3.282 ns ( 74.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { RWBA0 BUSB[7]~20 BUSB[7]~20clkctrl BUSB[0]$latch } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { RWBA0 {} RWBA0~combout {} BUSB[7]~20 {} BUSB[7]~20clkctrl {} BUSB[0]$latch {} } { 0.000ns 0.000ns 1.499ns 0.885ns 0.898ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.359 ns + Longest register pin " "Info: + Longest register to pin delay is 4.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BUSB\[0\]\$latch 1 REG LCCOMB_X22_Y1_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 1; REG Node = 'BUSB\[0\]\$latch'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSB[0]$latch } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(1.998 ns) 4.359 ns BUSB\[0\] 2 PIN PIN_C11 0 " "Info: 2: + IC(2.361 ns) + CELL(1.998 ns) = 4.359 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'BUSB\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.359 ns" { BUSB[0]$latch BUSB[0] } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 45.84 % ) " "Info: Total cell delay = 1.998 ns ( 45.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.361 ns ( 54.16 % ) " "Info: Total interconnect delay = 2.361 ns ( 54.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.359 ns" { BUSB[0]$latch BUSB[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.359 ns" { BUSB[0]$latch {} BUSB[0] {} } { 0.000ns 2.361ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { RWBA0 BUSB[7]~20 BUSB[7]~20clkctrl BUSB[0]$latch } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { RWBA0 {} RWBA0~combout {} BUSB[7]~20 {} BUSB[7]~20clkctrl {} BUSB[0]$latch {} } { 0.000ns 0.000ns 1.499ns 0.885ns 0.898ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.359 ns" { BUSB[0]$latch BUSB[0] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.359 ns" { BUSB[0]$latch {} BUSB[0] {} } { 0.000ns 2.361ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAA1 BUSA\[5\] 10.237 ns Longest " "Info: Longest tpd from source pin \"RAA1\" to destination pin \"BUSA\[5\]\" is 10.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RAA1 1 CLK PIN_Y21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 10; CLK Node = 'RAA1'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAA1 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.668 ns) + CELL(0.272 ns) 5.780 ns BUSA\[5\]~34 2 COMB LCCOMB_X26_Y2_N26 1 " "Info: 2: + IC(4.668 ns) + CELL(0.272 ns) = 5.780 ns; Loc. = LCCOMB_X26_Y2_N26; Fanout = 1; COMB Node = 'BUSA\[5\]~34'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { RAA1 BUSA[5]~34 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(2.144 ns) 10.237 ns BUSA\[5\] 3 PIN PIN_K2 0 " "Info: 3: + IC(2.313 ns) + CELL(2.144 ns) = 10.237 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'BUSA\[5\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { BUSA[5]~34 BUSA[5] } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 31.81 % ) " "Info: Total cell delay = 3.256 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.981 ns ( 68.19 % ) " "Info: Total interconnect delay = 6.981 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.237 ns" { RAA1 BUSA[5]~34 BUSA[5] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.237 ns" { RAA1 {} RAA1~combout {} BUSA[5]~34 {} BUSA[5] {} } { 0.000ns 0.000ns 4.668ns 2.313ns } { 0.000ns 0.840ns 0.272ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BUSB\[0\]\$latch RWBA1 RWBA0 -1.211 ns register " "Info: th for register \"BUSB\[0\]\$latch\" (data pin = \"RWBA1\", clock pin = \"RWBA0\") is -1.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RWBA0 destination 4.420 ns + Longest register " "Info: + Longest clock path from clock \"RWBA0\" to destination register is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns RWBA0 1 CLK PIN_AA18 12 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 12; CLK Node = 'RWBA0'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA0 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.228 ns) 2.584 ns BUSB\[7\]~20 2 COMB LCCOMB_X22_Y1_N30 1 " "Info: 2: + IC(1.499 ns) + CELL(0.228 ns) = 2.584 ns; Loc. = LCCOMB_X22_Y1_N30; Fanout = 1; COMB Node = 'BUSB\[7\]~20'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { RWBA0 BUSB[7]~20 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.000 ns) 3.469 ns BUSB\[7\]~20clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.885 ns) + CELL(0.000 ns) = 3.469 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'BUSB\[7\]~20clkctrl'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { BUSB[7]~20 BUSB[7]~20clkctrl } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 4.420 ns BUSB\[0\]\$latch 4 REG LCCOMB_X22_Y1_N6 1 " "Info: 4: + IC(0.898 ns) + CELL(0.053 ns) = 4.420 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 1; REG Node = 'BUSB\[0\]\$latch'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { BUSB[7]~20clkctrl BUSB[0]$latch } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 25.75 % ) " "Info: Total cell delay = 1.138 ns ( 25.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.282 ns ( 74.25 % ) " "Info: Total interconnect delay = 3.282 ns ( 74.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { RWBA0 BUSB[7]~20 BUSB[7]~20clkctrl BUSB[0]$latch } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { RWBA0 {} RWBA0~combout {} BUSB[7]~20 {} BUSB[7]~20clkctrl {} BUSB[0]$latch {} } { 0.000ns 0.000ns 1.499ns 0.885ns 0.898ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.631 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns RWBA1 1 CLK PIN_AA11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 12; CLK Node = 'RWBA1'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA1 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(0.272 ns) 4.857 ns BUSB\[0\]~19 2 COMB LCCOMB_X22_Y1_N24 1 " "Info: 2: + IC(3.776 ns) + CELL(0.272 ns) = 4.857 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 1; COMB Node = 'BUSB\[0\]~19'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.048 ns" { RWBA1 BUSB[0]~19 } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.228 ns) 5.631 ns BUSB\[0\]\$latch 3 REG LCCOMB_X22_Y1_N6 1 " "Info: 3: + IC(0.546 ns) + CELL(0.228 ns) = 5.631 ns; Loc. = LCCOMB_X22_Y1_N6; Fanout = 1; REG Node = 'BUSB\[0\]\$latch'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { BUSB[0]~19 BUSB[0]$latch } "NODE_NAME" } } { "TJ.vhd" "" { Text "E:/Quartus_two/cpu/通用寄存器组/TJ.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 23.25 % ) " "Info: Total cell delay = 1.309 ns ( 23.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.322 ns ( 76.75 % ) " "Info: Total interconnect delay = 4.322 ns ( 76.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { RWBA1 BUSB[0]~19 BUSB[0]$latch } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.631 ns" { RWBA1 {} RWBA1~combout {} BUSB[0]~19 {} BUSB[0]$latch {} } { 0.000ns 0.000ns 3.776ns 0.546ns } { 0.000ns 0.809ns 0.272ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { RWBA0 BUSB[7]~20 BUSB[7]~20clkctrl BUSB[0]$latch } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { RWBA0 {} RWBA0~combout {} BUSB[7]~20 {} BUSB[7]~20clkctrl {} BUSB[0]$latch {} } { 0.000ns 0.000ns 1.499ns 0.885ns 0.898ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { RWBA1 BUSB[0]~19 BUSB[0]$latch } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.631 ns" { RWBA1 {} RWBA1~combout {} BUSB[0]~19 {} BUSB[0]$latch {} } { 0.000ns 0.000ns 3.776ns 0.546ns } { 0.000ns 0.809ns 0.272ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 16:37:19 2018 " "Info: Processing ended: Wed Jan 03 16:37:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
