# Tiny Tapeout project information
project:
  title: "8x8 MAC Peripheral" # Project title
  author: "Bryan Kuang" # Your name
  discord: "bk233" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "8×8→16-bit MAC with accumulator and overflow detection" # One line description of what your project does
  language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz: 50000000 # Clock frequency in Hz (50MHz)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_ARandomNam_mac_peripheral"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_ARandomNam_mac_peripheral.v"
    - "MAC_simple.v"
    - "builtin_components/TC_Mul.v"
    - "components/input_registers.v"
    - "components/change_detector.v"
    - "components/pipeline_registers.v"
    - "components/accumulator_17bit.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Data_A[0]"
  ui[1]: "Data_A[1]"
  ui[2]: "Data_A[2]"
  ui[3]: "Data_A[3]"
  ui[4]: "Data_A[4]"
  ui[5]: "Data_A[5]"
  ui[6]: "Data_A[6]"
  ui[7]: "Data_A[7]"

  # Outputs
  uo[0]: "Result[0]"
  uo[1]: "Result[1]"
  uo[2]: "Result[2]"
  uo[3]: "Result[3]"
  uo[4]: "Result[4]"
  uo[5]: "Result[5]"
  uo[6]: "Result[6]"
  uo[7]: "Result[7]"

  # Bidirectional pins (input when design runs, output when showing results)
  uio[0]: "Data_B[0] / Result[8]"
  uio[1]: "Data_B[1] / Result[9]"
  uio[2]: "Data_B[2] / Result[10]"
  uio[3]: "Data_B[3] / Result[11]"
  uio[4]: "Data_B[4] / Result[12]"
  uio[5]: "Data_B[5] / Result[13]"
  uio[6]: "Data_B[6] / Result[14]"
  uio[7]: "Clear_Mult / Overflow"

# Do not change!
yaml_version: 6
