

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Wed Dec 18 22:56:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.300|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   45|   45|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 25, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%output_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_r)"   --->   Operation 47 'read' 'output_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%kernel_2_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %kernel_2)"   --->   Operation 48 'read' 'kernel_2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%kernel_1_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %kernel_1)"   --->   Operation 49 'read' 'kernel_1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%kernel_0_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %kernel_0)"   --->   Operation 50 'read' 'kernel_0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%input_4_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_4)"   --->   Operation 51 'read' 'input_4_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%input_3_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_3)"   --->   Operation 52 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%input_2_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_2)"   --->   Operation 53 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%input_1_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_1)"   --->   Operation 54 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%input_0_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_0)"   --->   Operation 55 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %output_read, i32 2, i32 63)"   --->   Operation 56 'partselect' 'output1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = zext i62 %output1 to i64"   --->   Operation 57 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32* %gmem2, i64 %tmp_1"   --->   Operation 58 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_21 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %kernel_2_read, i32 2, i32 63)"   --->   Operation 59 'partselect' 'kernel_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_11 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %kernel_1_read, i32 2, i32 63)"   --->   Operation 60 'partselect' 'kernel_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_01 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %kernel_0_read, i32 2, i32 63)"   --->   Operation 61 'partselect' 'kernel_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_49 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_4_read, i32 2, i32 63)"   --->   Operation 62 'partselect' 'input_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_37 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_3_read, i32 2, i32 63)"   --->   Operation 63 'partselect' 'input_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_25 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_2_read, i32 2, i32 63)"   --->   Operation 64 'partselect' 'input_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%input_13 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_1_read, i32 2, i32 63)"   --->   Operation 65 'partselect' 'input_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_01 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_0_read, i32 2, i32 63)"   --->   Operation 66 'partselect' 'input_01' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = zext i62 %kernel_01 to i64"   --->   Operation 67 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i32* %gmem1, i64 %tmp_4"   --->   Operation 68 'getelementptr' 'gmem1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = zext i62 %input_01 to i64"   --->   Operation 69 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i32* %gmem0, i64 %tmp_9"   --->   Operation 70 'getelementptr' 'gmem0_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [7/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 71 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 72 [7/7] (7.30ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 72 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = zext i62 %kernel_11 to i64"   --->   Operation 73 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i32* %gmem1, i64 %tmp_3"   --->   Operation 74 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = zext i62 %input_13 to i64"   --->   Operation 75 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i32* %gmem0, i64 %tmp_8"   --->   Operation 76 'getelementptr' 'gmem0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [6/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 77 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 78 [6/7] (7.30ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 78 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 79 [7/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 79 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [7/7] (7.30ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 80 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2 = zext i62 %kernel_21 to i64"   --->   Operation 81 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32* %gmem1, i64 %tmp_2"   --->   Operation 82 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i62 %kernel_01 to i63"   --->   Operation 83 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = zext i62 %input_25 to i64"   --->   Operation 84 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32* %gmem0, i64 %tmp_7"   --->   Operation 85 'getelementptr' 'gmem0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i62 %input_01 to i63"   --->   Operation 86 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [5/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 87 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 88 [5/7] (7.30ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 88 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [6/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 89 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [6/7] (7.30ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 90 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 91 [7/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 91 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [7/7] (7.30ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 1)" [conv2D.c:31]   --->   Operation 92 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 93 [1/1] (3.46ns)   --->   "%input_02_sum = add i63 %tmp_9_cast, 1" [conv2D.c:31]   --->   Operation 93 'add' 'input_02_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%input_02_sum_cast = zext i63 %input_02_sum to i64" [conv2D.c:31]   --->   Operation 94 'zext' 'input_02_sum_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i32* %gmem0, i64 %input_02_sum_cast" [conv2D.c:31]   --->   Operation 95 'getelementptr' 'gmem0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.46ns)   --->   "%kernel_012_sum = add i63 %tmp_4_cast, 1" [conv2D.c:31]   --->   Operation 96 'add' 'kernel_012_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%kernel_012_sum_cast = zext i63 %kernel_012_sum to i64" [conv2D.c:31]   --->   Operation 97 'zext' 'kernel_012_sum_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i32* %gmem1, i64 %kernel_012_sum_cast" [conv2D.c:31]   --->   Operation 98 'getelementptr' 'gmem1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (3.46ns)   --->   "%kernel_012_sum1 = add i63 %tmp_4_cast, 2" [conv2D.c:31]   --->   Operation 99 'add' 'kernel_012_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_012_sum1_cast = zext i63 %kernel_012_sum1 to i64" [conv2D.c:31]   --->   Operation 100 'zext' 'kernel_012_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%gmem1_addr_6 = getelementptr i32* %gmem1, i64 %kernel_012_sum1_cast" [conv2D.c:31]   --->   Operation 101 'getelementptr' 'gmem1_addr_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i62 %kernel_11 to i63"   --->   Operation 102 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i62 %input_13 to i63"   --->   Operation 103 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [4/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 104 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [4/7] (7.30ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 105 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 106 [5/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 106 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 107 [5/7] (7.30ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 107 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 108 [6/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 108 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 109 [6/7] (7.30ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 1)" [conv2D.c:31]   --->   Operation 109 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 110 [7/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 110 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 111 [7/7] (7.30ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 111 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 112 [1/1] (3.46ns)   --->   "%input_14_sum = add i63 %tmp_8_cast, 1" [conv2D.c:31]   --->   Operation 112 'add' 'input_14_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%input_14_sum_cast = zext i63 %input_14_sum to i64" [conv2D.c:31]   --->   Operation 113 'zext' 'input_14_sum_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i32* %gmem0, i64 %input_14_sum_cast" [conv2D.c:31]   --->   Operation 114 'getelementptr' 'gmem0_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (3.46ns)   --->   "%kernel_114_sum = add i63 %tmp_3_cast, 1" [conv2D.c:31]   --->   Operation 115 'add' 'kernel_114_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%kernel_114_sum_cast = zext i63 %kernel_114_sum to i64" [conv2D.c:31]   --->   Operation 116 'zext' 'kernel_114_sum_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%gmem1_addr_4 = getelementptr i32* %gmem1, i64 %kernel_114_sum_cast" [conv2D.c:31]   --->   Operation 117 'getelementptr' 'gmem1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (3.46ns)   --->   "%kernel_114_sum1 = add i63 %tmp_3_cast, 2" [conv2D.c:31]   --->   Operation 118 'add' 'kernel_114_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%kernel_114_sum1_cast = zext i63 %kernel_114_sum1 to i64" [conv2D.c:31]   --->   Operation 119 'zext' 'kernel_114_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%gmem1_addr_7 = getelementptr i32* %gmem1, i64 %kernel_114_sum1_cast" [conv2D.c:31]   --->   Operation 120 'getelementptr' 'gmem1_addr_7' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i62 %kernel_21 to i63"   --->   Operation 121 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i62 %input_25 to i63"   --->   Operation 122 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [3/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 123 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 124 [3/7] (7.30ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 124 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 125 [4/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 125 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 126 [4/7] (7.30ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 126 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 127 [5/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 127 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 128 [5/7] (7.30ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 1)" [conv2D.c:31]   --->   Operation 128 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 129 [6/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 129 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 130 [6/7] (7.30ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 130 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 131 [7/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 131 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 132 [7/7] (7.30ns)   --->   "%gmem1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 132 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 133 [1/1] (3.46ns)   --->   "%input_26_sum = add i63 %tmp_7_cast, 1" [conv2D.c:31]   --->   Operation 133 'add' 'input_26_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%input_26_sum_cast = zext i63 %input_26_sum to i64" [conv2D.c:31]   --->   Operation 134 'zext' 'input_26_sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%gmem0_addr_7 = getelementptr i32* %gmem0, i64 %input_26_sum_cast" [conv2D.c:31]   --->   Operation 135 'getelementptr' 'gmem0_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (3.46ns)   --->   "%kernel_216_sum = add i63 %tmp_2_cast, 1" [conv2D.c:31]   --->   Operation 136 'add' 'kernel_216_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%kernel_216_sum_cast = zext i63 %kernel_216_sum to i64" [conv2D.c:31]   --->   Operation 137 'zext' 'kernel_216_sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%gmem1_addr_5 = getelementptr i32* %gmem1, i64 %kernel_216_sum_cast" [conv2D.c:31]   --->   Operation 138 'getelementptr' 'gmem1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (3.46ns)   --->   "%kernel_216_sum1 = add i63 %tmp_2_cast, 2" [conv2D.c:31]   --->   Operation 139 'add' 'kernel_216_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_216_sum1_cast = zext i63 %kernel_216_sum1 to i64" [conv2D.c:31]   --->   Operation 140 'zext' 'kernel_216_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%gmem1_addr_8 = getelementptr i32* %gmem1, i64 %kernel_216_sum1_cast" [conv2D.c:31]   --->   Operation 141 'getelementptr' 'gmem1_addr_8' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 142 [2/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 142 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 143 [2/7] (7.30ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 143 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 144 [3/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 144 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 145 [3/7] (7.30ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 145 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 146 [4/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 146 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 147 [4/7] (7.30ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 1)" [conv2D.c:31]   --->   Operation 147 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 148 [5/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 148 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 149 [5/7] (7.30ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 149 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 150 [6/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 150 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [6/7] (7.30ns)   --->   "%gmem1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 151 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 152 [7/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 152 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 153 [7/7] (7.30ns)   --->   "%gmem1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 153 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 154 [1/1] (3.46ns)   --->   "%input_02_sum1 = add i63 %tmp_9_cast, 2" [conv2D.c:31]   --->   Operation 154 'add' 'input_02_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%input_02_sum1_cast = zext i63 %input_02_sum1 to i64" [conv2D.c:31]   --->   Operation 155 'zext' 'input_02_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%gmem0_addr_8 = getelementptr i32* %gmem0, i64 %input_02_sum1_cast" [conv2D.c:31]   --->   Operation 156 'getelementptr' 'gmem0_addr_8' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 157 [1/7] (7.30ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 157 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 158 [1/7] (7.30ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 158 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 159 [2/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 159 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 160 [2/7] (7.30ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 160 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 161 [3/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 161 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 162 [3/7] (7.30ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 1)" [conv2D.c:31]   --->   Operation 162 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 163 [4/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 163 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 164 [4/7] (7.30ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 164 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 165 [5/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 165 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 166 [5/7] (7.30ns)   --->   "%gmem1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 166 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 167 [6/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 167 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 168 [6/7] (7.30ns)   --->   "%gmem1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 168 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 169 [7/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 169 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 170 [7/7] (7.30ns)   --->   "%gmem1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 170 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 171 [1/1] (3.46ns)   --->   "%input_14_sum1 = add i63 %tmp_8_cast, 2" [conv2D.c:31]   --->   Operation 171 'add' 'input_14_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%input_14_sum1_cast = zext i63 %input_14_sum1 to i64" [conv2D.c:31]   --->   Operation 172 'zext' 'input_14_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%gmem0_addr_9 = getelementptr i32* %gmem0, i64 %input_14_sum1_cast" [conv2D.c:31]   --->   Operation 173 'getelementptr' 'gmem0_addr_9' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i32* %gmem1_addr_2, i32* %gmem1_addr_1, i32* %gmem1_addr, [1 x i8]* @p_str1, [12 x i8]* @p_str7, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:16]   --->   Operation 174 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (7.30ns)   --->   "%gmem0_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_4)" [conv2D.c:31]   --->   Operation 175 'read' 'gmem0_addr_4_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 176 [1/1] (7.30ns)   --->   "%gmem1_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_2)" [conv2D.c:31]   --->   Operation 176 'read' 'gmem1_addr_2_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 177 [1/7] (7.30ns)   --->   "%gmem0_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 177 'readreq' 'gmem0_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 178 [1/7] (7.30ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 178 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 179 [2/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 179 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 180 [2/7] (7.30ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 1)" [conv2D.c:31]   --->   Operation 180 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 181 [3/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 181 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 182 [3/7] (7.30ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 182 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 183 [4/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 183 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 184 [4/7] (7.30ns)   --->   "%gmem1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 184 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 185 [5/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 185 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 186 [5/7] (7.30ns)   --->   "%gmem1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 186 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 187 [6/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 187 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 188 [6/7] (7.30ns)   --->   "%gmem1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 188 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 189 [7/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:31]   --->   Operation 189 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 190 [7/7] (7.30ns)   --->   "%gmem1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 190 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 191 [1/1] (3.46ns)   --->   "%input_26_sum1 = add i63 %tmp_7_cast, 2" [conv2D.c:31]   --->   Operation 191 'add' 'input_26_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%input_26_sum1_cast = zext i63 %input_26_sum1 to i64" [conv2D.c:31]   --->   Operation 192 'zext' 'input_26_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%gmem0_addr_10 = getelementptr i32* %gmem0, i64 %input_26_sum1_cast" [conv2D.c:31]   --->   Operation 193 'getelementptr' 'gmem0_addr_10' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, i32* %gmem1_addr_1, i32* %gmem1_addr, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:10]   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [4/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 195 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (7.30ns)   --->   "%gmem0_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_3)" [conv2D.c:31]   --->   Operation 196 'read' 'gmem0_addr_3_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 197 [1/1] (7.30ns)   --->   "%gmem1_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_1)" [conv2D.c:31]   --->   Operation 197 'read' 'gmem1_addr_1_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 198 [1/7] (7.30ns)   --->   "%gmem0_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_2, i32 1)" [conv2D.c:31]   --->   Operation 198 'readreq' 'gmem0_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 199 [1/7] (7.30ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr, i32 1)" [conv2D.c:31]   --->   Operation 199 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 200 [2/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 200 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 201 [2/7] (7.30ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 201 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 202 [3/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 202 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 203 [3/7] (7.30ns)   --->   "%gmem1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 203 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 204 [4/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 204 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 205 [4/7] (7.30ns)   --->   "%gmem1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 205 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 206 [5/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 206 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 207 [5/7] (7.30ns)   --->   "%gmem1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 207 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 208 [6/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:31]   --->   Operation 208 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 209 [6/7] (7.30ns)   --->   "%gmem1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 209 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 210 [7/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:31]   --->   Operation 210 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 211 [7/7] (7.30ns)   --->   "%gmem1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 211 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_5 = zext i62 %input_49 to i64"   --->   Operation 212 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32* %gmem0, i64 %tmp_5"   --->   Operation 213 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_6 = zext i62 %input_37 to i64"   --->   Operation 214 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i62 %input_37 to i63"   --->   Operation 215 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32* %gmem0, i64 %tmp_6"   --->   Operation 216 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem0, i32* %gmem0_addr_3, i32* %gmem0_addr_2, i32* %gmem0_addr_1, i32* %gmem0_addr, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:9]   --->   Operation 217 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i32* %gmem0_addr_4, i32* %gmem0_addr_3, i32* %gmem0_addr_2, i32* %gmem0_addr_1, i32* %gmem0_addr, [1 x i8]* @p_str1, [12 x i8]* @p_str7, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:15]   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [3/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 219 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [4/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 220 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (7.30ns)   --->   "%gmem0_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_2)" [conv2D.c:31]   --->   Operation 221 'read' 'gmem0_addr_2_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 222 [1/1] (7.30ns)   --->   "%gmem1_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr)" [conv2D.c:31]   --->   Operation 222 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 223 [1/7] (7.30ns)   --->   "%gmem0_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 223 'readreq' 'gmem0_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 224 [1/7] (7.30ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [conv2D.c:31]   --->   Operation 224 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 225 [2/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 225 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 226 [2/7] (7.30ns)   --->   "%gmem1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 226 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 227 [3/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 227 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 228 [3/7] (7.30ns)   --->   "%gmem1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 228 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 229 [4/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 229 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 230 [4/7] (7.30ns)   --->   "%gmem1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 230 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 231 [5/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:31]   --->   Operation 231 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 232 [5/7] (7.30ns)   --->   "%gmem1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 232 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 233 [6/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:31]   --->   Operation 233 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 234 [6/7] (7.30ns)   --->   "%gmem1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 234 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 235 [4/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 235 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [7/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 236 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 237 [1/1] (3.46ns)   --->   "%input_38_sum = add i63 %tmp_6_cast, 1" [conv2D.c:31]   --->   Operation 237 'add' 'input_38_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%input_38_sum_cast = zext i63 %input_38_sum to i64" [conv2D.c:31]   --->   Operation 238 'zext' 'input_38_sum_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%gmem0_addr_11 = getelementptr i32* %gmem0, i64 %input_38_sum_cast" [conv2D.c:31]   --->   Operation 239 'getelementptr' 'gmem0_addr_11' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 240 [2/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 240 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [3/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 241 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [4/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 242 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (7.30ns)   --->   "%gmem0_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_5)" [conv2D.c:31]   --->   Operation 243 'read' 'gmem0_addr_5_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 244 [1/1] (7.30ns)   --->   "%gmem1_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_3)" [conv2D.c:31]   --->   Operation 244 'read' 'gmem1_addr_3_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 245 [1/7] (7.30ns)   --->   "%gmem0_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 245 'readreq' 'gmem0_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 246 [1/7] (7.30ns)   --->   "%gmem1_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 1)" [conv2D.c:31]   --->   Operation 246 'readreq' 'gmem1_load_4_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 247 [2/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 247 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 248 [2/7] (7.30ns)   --->   "%gmem1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 248 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 249 [3/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 249 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 250 [3/7] (7.30ns)   --->   "%gmem1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 250 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 251 [4/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:31]   --->   Operation 251 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 252 [4/7] (7.30ns)   --->   "%gmem1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 252 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 253 [5/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:31]   --->   Operation 253 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 254 [5/7] (7.30ns)   --->   "%gmem1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 254 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 255 [3/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 255 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [4/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 256 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [6/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 257 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 258 [7/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:31]   --->   Operation 258 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 259 [1/1] (3.46ns)   --->   "%input_38_sum1 = add i63 %tmp_6_cast, 2" [conv2D.c:31]   --->   Operation 259 'add' 'input_38_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%input_38_sum1_cast = zext i63 %input_38_sum1 to i64" [conv2D.c:31]   --->   Operation 260 'zext' 'input_38_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%gmem0_addr_12 = getelementptr i32* %gmem0, i64 %input_38_sum1_cast" [conv2D.c:31]   --->   Operation 261 'getelementptr' 'gmem0_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [4/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 262 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 263 [1/4] (5.74ns)   --->   "%tmp_s = mul nsw i32 %gmem0_addr_4_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 263 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [2/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 264 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [3/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 265 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [4/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 266 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (7.30ns)   --->   "%gmem0_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_6)" [conv2D.c:31]   --->   Operation 267 'read' 'gmem0_addr_6_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 268 [1/1] (7.30ns)   --->   "%gmem1_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_4)" [conv2D.c:31]   --->   Operation 268 'read' 'gmem1_addr_4_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 269 [1/7] (7.30ns)   --->   "%gmem0_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 269 'readreq' 'gmem0_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 270 [1/7] (7.30ns)   --->   "%gmem1_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [conv2D.c:31]   --->   Operation 270 'readreq' 'gmem1_load_5_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 271 [2/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 271 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 272 [2/7] (7.30ns)   --->   "%gmem1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 272 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 273 [3/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:31]   --->   Operation 273 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 274 [3/7] (7.30ns)   --->   "%gmem1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 274 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 275 [4/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:31]   --->   Operation 275 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 276 [4/7] (7.30ns)   --->   "%gmem1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 276 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 277 [2/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 277 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [3/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 278 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [5/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 279 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 280 [6/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:31]   --->   Operation 280 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 281 [7/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:31]   --->   Operation 281 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 282 [3/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 282 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [4/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 283 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i62 %input_49 to i63"   --->   Operation 284 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/4] (5.74ns)   --->   "%tmp_1_0_0_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 285 'mul' 'tmp_1_0_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [2/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 286 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [3/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 287 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [4/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 288 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (7.30ns)   --->   "%gmem0_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_7)" [conv2D.c:31]   --->   Operation 289 'read' 'gmem0_addr_7_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 290 [1/1] (7.30ns)   --->   "%gmem1_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_5)" [conv2D.c:31]   --->   Operation 290 'read' 'gmem1_addr_5_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 291 [1/7] (7.30ns)   --->   "%gmem0_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 291 'readreq' 'gmem0_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 292 [1/7] (7.30ns)   --->   "%gmem1_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_6, i32 1)" [conv2D.c:31]   --->   Operation 292 'readreq' 'gmem1_load_6_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 293 [2/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:31]   --->   Operation 293 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 294 [2/7] (7.30ns)   --->   "%gmem1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 294 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 295 [3/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:31]   --->   Operation 295 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 296 [3/7] (7.30ns)   --->   "%gmem1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 296 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 297 [1/4] (5.74ns)   --->   "%tmp_1_0_1 = mul nsw i32 %gmem0_addr_3_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 297 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [2/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 298 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [4/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 299 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 300 [4/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 300 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [5/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:31]   --->   Operation 301 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 302 [6/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:31]   --->   Operation 302 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 303 [2/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 303 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [7/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:31]   --->   Operation 304 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 305 [1/1] (3.46ns)   --->   "%input_410_sum = add i63 %tmp_5_cast, 1" [conv2D.c:31]   --->   Operation 305 'add' 'input_410_sum' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%input_410_sum_cast = zext i63 %input_410_sum to i64" [conv2D.c:31]   --->   Operation 306 'zext' 'input_410_sum_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%gmem0_addr_13 = getelementptr i32* %gmem0, i64 %input_410_sum_cast" [conv2D.c:31]   --->   Operation 307 'getelementptr' 'gmem0_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [3/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 308 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [4/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 309 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [4/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 310 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 311 [1/4] (5.74ns)   --->   "%tmp_1_0_0_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 311 'mul' 'tmp_1_0_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 312 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [3/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 313 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [4/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 314 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/1] (7.30ns)   --->   "%gmem0_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_8)" [conv2D.c:31]   --->   Operation 315 'read' 'gmem0_addr_8_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 316 [1/1] (7.30ns)   --->   "%gmem1_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_6)" [conv2D.c:31]   --->   Operation 316 'read' 'gmem1_addr_6_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 317 [1/7] (7.30ns)   --->   "%gmem0_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_9, i32 1)" [conv2D.c:31]   --->   Operation 317 'readreq' 'gmem0_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 318 [1/7] (7.30ns)   --->   "%gmem1_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_7, i32 1)" [conv2D.c:31]   --->   Operation 318 'readreq' 'gmem1_load_7_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 319 [2/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:31]   --->   Operation 319 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 320 [2/7] (7.30ns)   --->   "%gmem1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 320 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 321 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %tmp_s, %tmp_1_0_0_0_1" [conv2D.c:31]   --->   Operation 321 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [1/4] (5.74ns)   --->   "%tmp_1_0_1_0_1 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 322 'mul' 'tmp_1_0_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [3/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 323 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 324 [3/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 324 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 325 [4/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 325 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 326 [4/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:31]   --->   Operation 326 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 327 [5/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:31]   --->   Operation 327 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 328 [1/4] (5.74ns)   --->   "%tmp_1_0_2 = mul nsw i32 %gmem0_addr_2_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 328 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 329 [6/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:31]   --->   Operation 329 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 330 [4/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 330 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 331 [7/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:31]   --->   Operation 331 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 332 [1/1] (3.46ns)   --->   "%input_410_sum1 = add i63 %tmp_5_cast, 2" [conv2D.c:31]   --->   Operation 332 'add' 'input_410_sum1' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%input_410_sum1_cast = zext i63 %input_410_sum1 to i64" [conv2D.c:31]   --->   Operation 333 'zext' 'input_410_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%gmem0_addr_14 = getelementptr i32* %gmem0, i64 %input_410_sum1_cast" [conv2D.c:31]   --->   Operation 334 'getelementptr' 'gmem0_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 335 [2/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 335 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [3/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 336 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [4/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 337 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [3/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 338 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 339 [1/4] (5.74ns)   --->   "%tmp_1_0_0_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 339 'mul' 'tmp_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 340 [2/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 340 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [3/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 341 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 342 [4/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 342 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (7.30ns)   --->   "%gmem0_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_9)" [conv2D.c:31]   --->   Operation 343 'read' 'gmem0_addr_9_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 344 [1/1] (7.30ns)   --->   "%gmem1_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_7)" [conv2D.c:31]   --->   Operation 344 'read' 'gmem1_addr_7_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 345 [1/7] (7.30ns)   --->   "%gmem0_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_10, i32 1)" [conv2D.c:31]   --->   Operation 345 'readreq' 'gmem0_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 346 [1/7] (7.30ns)   --->   "%gmem1_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_8, i32 1)" [conv2D.c:31]   --->   Operation 346 'readreq' 'gmem1_load_8_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 347 [2/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 347 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 348 [2/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 348 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [3/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 349 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 350 [3/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:31]   --->   Operation 350 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 351 [4/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:31]   --->   Operation 351 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 352 [1/1] (2.55ns)   --->   "%tmp8 = add i32 %tmp_1_0_1, %tmp_1_0_1_0_1" [conv2D.c:31]   --->   Operation 352 'add' 'tmp8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [5/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:31]   --->   Operation 353 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 354 [3/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 354 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 355 [6/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:31]   --->   Operation 355 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 356 [7/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:31]   --->   Operation 356 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 357 [1/4] (5.74ns)   --->   "%tmp_1_1 = mul nsw i32 %gmem0_addr_5_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 357 'mul' 'tmp_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [2/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 358 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [3/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 359 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [4/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 360 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [1/1] (3.46ns)   --->   "%input_02_sum2 = add i63 %tmp_9_cast, 3" [conv2D.c:31]   --->   Operation 361 'add' 'input_02_sum2' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%input_02_sum2_cast = zext i63 %input_02_sum2 to i64" [conv2D.c:31]   --->   Operation 362 'zext' 'input_02_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%gmem0_addr_15 = getelementptr i32* %gmem0, i64 %input_02_sum2_cast" [conv2D.c:31]   --->   Operation 363 'getelementptr' 'gmem0_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 364 [2/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 364 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [4/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 365 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [4/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 366 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (3.46ns)   --->   "%input_02_sum3 = add i63 %tmp_9_cast, 4" [conv2D.c:31]   --->   Operation 367 'add' 'input_02_sum3' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%input_02_sum3_cast = zext i63 %input_02_sum3 to i64" [conv2D.c:31]   --->   Operation 368 'zext' 'input_02_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%gmem0_addr_20 = getelementptr i32* %gmem0, i64 %input_02_sum3_cast" [conv2D.c:31]   --->   Operation 369 'getelementptr' 'gmem0_addr_20' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 370 [1/4] (5.74ns)   --->   "%tmp_1_0_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 370 'mul' 'tmp_1_0_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 371 [2/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 371 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 372 [3/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 372 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 373 [4/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 373 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 374 [1/1] (7.30ns)   --->   "%gmem0_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_10)" [conv2D.c:31]   --->   Operation 374 'read' 'gmem0_addr_10_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 375 [1/1] (7.30ns)   --->   "%gmem1_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_8)" [conv2D.c:31]   --->   Operation 375 'read' 'gmem1_addr_8_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 376 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_1_0_0_0_2, %tmp_1_0_0_1" [conv2D.c:31]   --->   Operation 376 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [1/7] (7.30ns)   --->   "%gmem0_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_1, i32 1)" [conv2D.c:31]   --->   Operation 377 'readreq' 'gmem0_load_9_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 378 [1/4] (5.74ns)   --->   "%tmp_1_0_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 378 'mul' 'tmp_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [2/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 379 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 380 [2/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:31]   --->   Operation 380 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 381 [4/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 381 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 382 [3/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:31]   --->   Operation 382 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 383 [4/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:31]   --->   Operation 383 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 384 [2/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 384 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 385 [5/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:31]   --->   Operation 385 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 386 [6/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:31]   --->   Operation 386 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 387 [1/4] (5.74ns)   --->   "%tmp_1_1_0_0_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 387 'mul' 'tmp_1_1_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [2/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 388 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 389 [3/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 389 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [4/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 390 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 391 [7/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:31]   --->   Operation 391 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 392 [1/1] (3.46ns)   --->   "%input_14_sum2 = add i63 %tmp_8_cast, 3" [conv2D.c:31]   --->   Operation 392 'add' 'input_14_sum2' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%input_14_sum2_cast = zext i63 %input_14_sum2 to i64" [conv2D.c:31]   --->   Operation 393 'zext' 'input_14_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%gmem0_addr_16 = getelementptr i32* %gmem0, i64 %input_14_sum2_cast" [conv2D.c:31]   --->   Operation 394 'getelementptr' 'gmem0_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 395 [1/4] (5.74ns)   --->   "%tmp_1_1_1 = mul nsw i32 %gmem0_addr_6_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 395 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 396 [3/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 396 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [4/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 397 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [3/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 398 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/1] (3.46ns)   --->   "%input_14_sum3 = add i63 %tmp_8_cast, 4" [conv2D.c:31]   --->   Operation 399 'add' 'input_14_sum3' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%input_14_sum3_cast = zext i63 %input_14_sum3 to i64" [conv2D.c:31]   --->   Operation 400 'zext' 'input_14_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%gmem0_addr_21 = getelementptr i32* %gmem0, i64 %input_14_sum3_cast" [conv2D.c:31]   --->   Operation 401 'getelementptr' 'gmem0_addr_21' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 402 [1/4] (5.74ns)   --->   "%tmp_1_0_0_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 402 'mul' 'tmp_1_0_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 403 [2/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 403 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 404 [3/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 404 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 405 [4/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 405 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 406 [1/1] (7.30ns)   --->   "%gmem0_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_1)" [conv2D.c:31]   --->   Operation 406 'read' 'gmem0_addr_1_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 407 [1/4] (5.74ns)   --->   "%tmp_1_0_1_1_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 407 'mul' 'tmp_1_0_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 408 [1/7] (7.30ns)   --->   "%gmem0_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_11, i32 1)" [conv2D.c:31]   --->   Operation 408 'readreq' 'gmem0_load_10_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 409 [3/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 409 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 410 [4/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 410 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 411 [2/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:31]   --->   Operation 411 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 412 [3/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:31]   --->   Operation 412 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 413 [1/4] (5.74ns)   --->   "%tmp_1_0_2_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 413 'mul' 'tmp_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [4/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:31]   --->   Operation 414 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 415 [4/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 415 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [5/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:31]   --->   Operation 416 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 417 [1/4] (5.74ns)   --->   "%tmp_1_1_0_0_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 417 'mul' 'tmp_1_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 418 [2/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 418 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 419 [3/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 419 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 420 [4/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 420 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [6/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:31]   --->   Operation 421 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 422 [7/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:31]   --->   Operation 422 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 423 [1/1] (3.46ns)   --->   "%input_26_sum2 = add i63 %tmp_7_cast, 3" [conv2D.c:31]   --->   Operation 423 'add' 'input_26_sum2' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 424 [1/1] (0.00ns)   --->   "%input_26_sum2_cast = zext i63 %input_26_sum2 to i64" [conv2D.c:31]   --->   Operation 424 'zext' 'input_26_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%gmem0_addr_17 = getelementptr i32* %gmem0, i64 %input_26_sum2_cast" [conv2D.c:31]   --->   Operation 425 'getelementptr' 'gmem0_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (2.55ns)   --->   "%tmp22 = add i32 %tmp_1_1, %tmp_1_1_0_0_1" [conv2D.c:31]   --->   Operation 426 'add' 'tmp22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 427 [2/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 427 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 428 [3/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 428 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 429 [2/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 429 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 430 [1/1] (3.46ns)   --->   "%input_26_sum3 = add i63 %tmp_7_cast, 4" [conv2D.c:31]   --->   Operation 430 'add' 'input_26_sum3' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%input_26_sum3_cast = zext i63 %input_26_sum3 to i64" [conv2D.c:31]   --->   Operation 431 'zext' 'input_26_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%gmem0_addr_22 = getelementptr i32* %gmem0, i64 %input_26_sum3_cast" [conv2D.c:31]   --->   Operation 432 'getelementptr' 'gmem0_addr_22' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 433 [1/4] (5.74ns)   --->   "%tmp_1_0_0_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 433 'mul' 'tmp_1_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 434 [2/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 434 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 435 [3/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 435 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 436 [4/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 436 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 437 [1/1] (7.30ns)   --->   "%gmem0_addr_11_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_11)" [conv2D.c:31]   --->   Operation 437 'read' 'gmem0_addr_11_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 438 [2/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 438 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 439 [3/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 439 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 440 [1/7] (7.30ns)   --->   "%gmem0_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_12, i32 1)" [conv2D.c:31]   --->   Operation 440 'readreq' 'gmem0_load_11_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 441 [4/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 441 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 442 [2/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:31]   --->   Operation 442 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 443 [3/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:31]   --->   Operation 443 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 444 [3/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 444 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 445 [4/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:31]   --->   Operation 445 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 446 [1/4] (5.74ns)   --->   "%tmp_1_1_0_1 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 446 'mul' 'tmp_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 447 [2/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 447 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 448 [3/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 448 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 449 [5/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:31]   --->   Operation 449 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 450 [6/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:31]   --->   Operation 450 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 451 [7/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:31]   --->   Operation 451 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 452 [1/4] (5.74ns)   --->   "%tmp_1_1_1_0_1 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 452 'mul' 'tmp_1_1_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [2/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 453 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 454 [4/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 454 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 455 [1/1] (3.46ns)   --->   "%input_38_sum2 = add i63 %tmp_6_cast, 3" [conv2D.c:31]   --->   Operation 455 'add' 'input_38_sum2' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "%input_38_sum2_cast = zext i63 %input_38_sum2 to i64" [conv2D.c:31]   --->   Operation 456 'zext' 'input_38_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 457 [1/1] (0.00ns)   --->   "%gmem0_addr_18 = getelementptr i32* %gmem0, i64 %input_38_sum2_cast" [conv2D.c:31]   --->   Operation 457 'getelementptr' 'gmem0_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 458 [1/4] (5.74ns)   --->   "%tmp_1_1_2 = mul nsw i32 %gmem0_addr_7_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 458 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 459 [4/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 459 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 460 [1/1] (3.46ns)   --->   "%input_38_sum3 = add i63 %tmp_6_cast, 4" [conv2D.c:31]   --->   Operation 460 'add' 'input_38_sum3' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%input_38_sum3_cast = zext i63 %input_38_sum3 to i64" [conv2D.c:31]   --->   Operation 461 'zext' 'input_38_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns)   --->   "%gmem0_addr_23 = getelementptr i32* %gmem0, i64 %input_38_sum3_cast" [conv2D.c:31]   --->   Operation 462 'getelementptr' 'gmem0_addr_23' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 463 [1/4] (5.74ns)   --->   "%tmp_1_0_0_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 463 'mul' 'tmp_1_0_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 464 [2/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 464 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 465 [3/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 465 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 466 [4/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 466 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 467 [1/4] (5.74ns)   --->   "%tmp_1_0_1_2 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 467 'mul' 'tmp_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 468 [2/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 468 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 469 [1/1] (7.30ns)   --->   "%gmem0_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_12)" [conv2D.c:31]   --->   Operation 469 'read' 'gmem0_addr_12_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 470 [3/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 470 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 471 [1/7] (7.30ns)   --->   "%gmem0_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr, i32 1)" [conv2D.c:31]   --->   Operation 471 'readreq' 'gmem0_load_12_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 472 [4/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 472 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 473 [2/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:31]   --->   Operation 473 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 474 [2/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 474 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 475 [3/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:31]   --->   Operation 475 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 476 [1/4] (5.74ns)   --->   "%tmp_1_1_0_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 476 'mul' 'tmp_1_1_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 477 [2/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 477 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 478 [4/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:31]   --->   Operation 478 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 479 [5/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:31]   --->   Operation 479 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 480 [6/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:31]   --->   Operation 480 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 481 [1/1] (2.55ns)   --->   "%tmp23 = add i32 %tmp_1_1_0_0_2, %tmp_1_1_0_1" [conv2D.c:31]   --->   Operation 481 'add' 'tmp23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 482 [4/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 482 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 483 [1/4] (5.74ns)   --->   "%tmp_1_1_1_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 483 'mul' 'tmp_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 484 [3/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 484 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 485 [7/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:31]   --->   Operation 485 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 486 [1/1] (2.55ns)   --->   "%tmp29 = add i32 %tmp_1_1_1, %tmp_1_1_1_0_1" [conv2D.c:31]   --->   Operation 486 'add' 'tmp29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [4/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 487 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 488 [3/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 488 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 489 [1/1] (3.46ns)   --->   "%input_410_sum2 = add i63 %tmp_5_cast, 3" [conv2D.c:31]   --->   Operation 489 'add' 'input_410_sum2' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 490 [1/1] (0.00ns)   --->   "%input_410_sum2_cast = zext i63 %input_410_sum2 to i64" [conv2D.c:31]   --->   Operation 490 'zext' 'input_410_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 491 [1/1] (0.00ns)   --->   "%gmem0_addr_19 = getelementptr i32* %gmem0, i64 %input_410_sum2_cast" [conv2D.c:31]   --->   Operation 491 'getelementptr' 'gmem0_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 492 [1/1] (3.46ns)   --->   "%input_410_sum3 = add i63 %tmp_5_cast, 4" [conv2D.c:31]   --->   Operation 492 'add' 'input_410_sum3' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 493 [1/1] (0.00ns)   --->   "%input_410_sum3_cast = zext i63 %input_410_sum3 to i64" [conv2D.c:31]   --->   Operation 493 'zext' 'input_410_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 494 [1/1] (0.00ns)   --->   "%gmem0_addr_24 = getelementptr i32* %gmem0, i64 %input_410_sum3_cast" [conv2D.c:31]   --->   Operation 494 'getelementptr' 'gmem0_addr_24' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 495 [1/4] (5.74ns)   --->   "%tmp_1_0_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 495 'mul' 'tmp_1_0_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [2/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 496 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [3/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 497 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 498 [1/4] (5.74ns)   --->   "%tmp_1_0_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 498 'mul' 'tmp_1_0_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 499 [4/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 499 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 500 [2/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 500 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 501 [1/1] (7.30ns)   --->   "%gmem0_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr)" [conv2D.c:31]   --->   Operation 501 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 502 [3/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 502 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 503 [1/7] (7.30ns)   --->   "%gmem0_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_13, i32 1)" [conv2D.c:31]   --->   Operation 503 'readreq' 'gmem0_load_13_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 504 [1/4] (5.74ns)   --->   "%tmp_1_0_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 504 'mul' 'tmp_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 505 [4/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 505 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 506 [2/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:31]   --->   Operation 506 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 507 [1/4] (5.74ns)   --->   "%tmp_1_1_0_1_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 507 'mul' 'tmp_1_1_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 508 [3/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:31]   --->   Operation 508 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 509 [4/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:31]   --->   Operation 509 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 510 [5/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:31]   --->   Operation 510 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 511 [3/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 511 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 512 [2/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 512 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 513 [4/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 513 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 514 [6/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:31]   --->   Operation 514 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 515 [3/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 515 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 516 [2/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 516 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 517 [4/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 517 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 518 [7/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:31]   --->   Operation 518 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %tmp_1_0_0_2_1, %tmp_1_0_0_2_2" [conv2D.c:31]   --->   Operation 519 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 520 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_1_0_0_2" [conv2D.c:31]   --->   Operation 520 'add' 'tmp5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 521 [1/4] (5.74ns)   --->   "%tmp_1_0_1_0_2 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 521 'mul' 'tmp_1_0_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 522 [2/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 522 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 523 [3/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 523 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [1/4] (5.74ns)   --->   "%tmp_1_0_2_0_1 = mul nsw i32 %gmem0_addr_1_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 524 'mul' 'tmp_1_0_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 525 [4/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 525 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 526 [2/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 526 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 527 [1/1] (7.30ns)   --->   "%gmem0_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_13)" [conv2D.c:31]   --->   Operation 527 'read' 'gmem0_addr_13_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 528 [3/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 528 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 529 [1/7] (7.30ns)   --->   "%gmem0_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_14, i32 1)" [conv2D.c:31]   --->   Operation 529 'readreq' 'gmem0_load_14_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 530 [2/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:31]   --->   Operation 530 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 531 [3/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:31]   --->   Operation 531 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 532 [4/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:31]   --->   Operation 532 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 533 [2/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 533 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 534 [1/4] (5.74ns)   --->   "%tmp_1_1_1_1_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 534 'mul' 'tmp_1_1_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 535 [3/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 535 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 536 [5/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:31]   --->   Operation 536 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 537 [2/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 537 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 538 [1/4] (5.74ns)   --->   "%tmp_1_1_2_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 538 'mul' 'tmp_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 539 [3/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 539 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 540 [6/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:31]   --->   Operation 540 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 541 [4/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 541 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 542 [4/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 542 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 543 [4/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 543 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 544 [7/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:31]   --->   Operation 544 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_1_0_0_1_1, %tmp_1_0_0_1_2" [conv2D.c:31]   --->   Operation 545 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 546 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp5, %tmp4" [conv2D.c:31]   --->   Operation 546 'add' 'tmp3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 547 [1/4] (5.74ns)   --->   "%tmp_1_0_1_1_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 547 'mul' 'tmp_1_0_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 548 [2/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 548 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 549 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %tmp_1_0_1_0_2, %tmp_1_0_1_1" [conv2D.c:31]   --->   Operation 549 'add' 'tmp9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [3/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 550 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 551 [1/4] (5.74ns)   --->   "%tmp_1_0_2_1_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 551 'mul' 'tmp_1_0_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 552 [4/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 552 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 553 [2/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 553 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 554 [1/1] (7.30ns)   --->   "%gmem0_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_14)" [conv2D.c:31]   --->   Operation 554 'read' 'gmem0_addr_14_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 555 [1/1] (2.55ns)   --->   "%tmp15 = add i32 %tmp_1_0_2, %tmp_1_0_2_0_1" [conv2D.c:31]   --->   Operation 555 'add' 'tmp15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 556 [1/7] (7.30ns)   --->   "%gmem0_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_15, i32 1)" [conv2D.c:31]   --->   Operation 556 'readreq' 'gmem0_load_15_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 557 [2/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:31]   --->   Operation 557 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 558 [3/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:31]   --->   Operation 558 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 559 [1/4] (5.74ns)   --->   "%tmp_1_1_1_0_2 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 559 'mul' 'tmp_1_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 560 [2/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 560 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 561 [4/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:31]   --->   Operation 561 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 562 [1/4] (5.74ns)   --->   "%tmp_1_1_2_0_1 = mul nsw i32 %gmem0_addr_11_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 562 'mul' 'tmp_1_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 563 [4/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 563 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 564 [2/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 564 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 565 [5/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:31]   --->   Operation 565 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 566 [3/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 566 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 567 [3/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 567 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 568 [3/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 568 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 569 [6/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:31]   --->   Operation 569 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 570 [7/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:31]   --->   Operation 570 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 571 [4/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 571 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 572 [4/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 572 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [conv2D.c:31]   --->   Operation 573 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 574 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_0_2_2 = add nsw i32 %tmp3, %tmp" [conv2D.c:31]   --->   Operation 574 'add' 'sum_2_0_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 575 [1/4] (5.74ns)   --->   "%tmp_1_0_1_2_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 575 'mul' 'tmp_1_0_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 576 [2/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 576 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 577 [3/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 577 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 578 [1/4] (5.74ns)   --->   "%tmp_1_0_2_2_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 578 'mul' 'tmp_1_0_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 579 [4/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 579 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 580 [1/1] (7.30ns)   --->   "%gmem0_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_15)" [conv2D.c:31]   --->   Operation 580 'read' 'gmem0_addr_15_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 581 [1/7] (7.30ns)   --->   "%gmem0_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_16, i32 1)" [conv2D.c:31]   --->   Operation 581 'readreq' 'gmem0_load_16_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 582 [2/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:31]   --->   Operation 582 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 583 [1/4] (5.74ns)   --->   "%tmp_1_1_1_1_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 583 'mul' 'tmp_1_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 584 [3/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:31]   --->   Operation 584 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 585 [1/1] (2.55ns)   --->   "%tmp30 = add i32 %tmp_1_1_1_0_2, %tmp_1_1_1_1" [conv2D.c:31]   --->   Operation 585 'add' 'tmp30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 586 [3/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 586 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 587 [1/4] (5.74ns)   --->   "%tmp_1_1_2_1_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 587 'mul' 'tmp_1_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 588 [4/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 588 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 589 [4/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:31]   --->   Operation 589 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 590 [1/1] (2.55ns)   --->   "%tmp36 = add i32 %tmp_1_1_2, %tmp_1_1_2_0_1" [conv2D.c:31]   --->   Operation 590 'add' 'tmp36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 591 [2/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 591 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 592 [2/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 592 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 593 [2/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 593 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 594 [5/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:31]   --->   Operation 594 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 595 [6/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:31]   --->   Operation 595 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 596 [7/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:31]   --->   Operation 596 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 597 [3/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 597 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 598 [3/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 598 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 599 [4/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 599 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 600 [4/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 600 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i32 %tmp_1_0_1_2_1, %tmp_1_0_1_2_2" [conv2D.c:31]   --->   Operation 601 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 602 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp12 = add i32 %tmp13, %tmp_1_0_1_2" [conv2D.c:31]   --->   Operation 602 'add' 'tmp12' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 603 [1/4] (5.74ns)   --->   "%tmp_1_0_2_0_2 = mul nsw i32 %gmem0_addr_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 603 'mul' 'tmp_1_0_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 604 [2/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 604 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 605 [3/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 605 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 606 [4/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 606 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 607 [1/1] (7.30ns)   --->   "%gmem0_addr_16_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_16)" [conv2D.c:31]   --->   Operation 607 'read' 'gmem0_addr_16_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 608 [1/7] (7.30ns)   --->   "%gmem0_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_17, i32 1)" [conv2D.c:31]   --->   Operation 608 'readreq' 'gmem0_load_17_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 609 [2/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:31]   --->   Operation 609 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 610 [2/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 610 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 611 [3/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 611 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 612 [3/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:31]   --->   Operation 612 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 613 [1/4] (5.74ns)   --->   "%tmp_1_2 = mul nsw i32 %gmem0_addr_8_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 613 'mul' 'tmp_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 614 [1/4] (5.74ns)   --->   "%tmp_1_2_0_0_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 614 'mul' 'tmp_1_2_0_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 615 [1/4] (5.74ns)   --->   "%tmp_1_2_0_0_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 615 'mul' 'tmp_1_2_0_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 616 [4/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 616 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 617 [4/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:31]   --->   Operation 617 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 618 [5/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:31]   --->   Operation 618 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 619 [6/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:31]   --->   Operation 619 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 620 [2/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 620 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 621 [2/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 621 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 622 [3/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 622 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 623 [7/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:31]   --->   Operation 623 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 624 [3/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 624 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 625 [4/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 625 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 626 [4/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 626 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp_1_0_1_1_1, %tmp_1_0_1_1_2" [conv2D.c:31]   --->   Operation 627 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 628 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp10 = add i32 %tmp12, %tmp11" [conv2D.c:31]   --->   Operation 628 'add' 'tmp10' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 629 [1/4] (5.74ns)   --->   "%tmp_1_0_2_1_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 629 'mul' 'tmp_1_0_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 630 [2/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 630 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 631 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp_1_0_2_0_2, %tmp_1_0_2_1" [conv2D.c:31]   --->   Operation 631 'add' 'tmp16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 632 [3/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 632 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 633 [4/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 633 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 634 [1/1] (7.30ns)   --->   "%gmem0_addr_17_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_17)" [conv2D.c:31]   --->   Operation 634 'read' 'gmem0_addr_17_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 635 [4/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 635 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 636 [1/7] (7.30ns)   --->   "%gmem0_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_18, i32 1)" [conv2D.c:31]   --->   Operation 636 'readreq' 'gmem0_load_18_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 637 [1/4] (5.74ns)   --->   "%tmp_1_1_2_0_2 = mul nsw i32 %gmem0_addr_13_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 637 'mul' 'tmp_1_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 638 [2/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 638 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 639 [2/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:31]   --->   Operation 639 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 640 [3/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 640 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 641 [4/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 641 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 642 [3/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:31]   --->   Operation 642 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 643 [4/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:31]   --->   Operation 643 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 644 [5/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:31]   --->   Operation 644 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 645 [1/1] (2.55ns)   --->   "%tmp43 = add i32 %tmp_1_2, %tmp_1_2_0_0_1" [conv2D.c:31]   --->   Operation 645 'add' 'tmp43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 646 [1/4] (5.74ns)   --->   "%tmp_1_2_1 = mul nsw i32 %gmem0_addr_9_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 646 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 647 [1/4] (5.74ns)   --->   "%tmp_1_2_1_0_1 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 647 'mul' 'tmp_1_2_1_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 648 [2/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 648 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 649 [4/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 649 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 650 [6/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:31]   --->   Operation 650 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 651 [2/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 651 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 652 [3/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 652 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 653 [3/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 653 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 654 [7/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:31]   --->   Operation 654 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp9, %tmp8" [conv2D.c:31]   --->   Operation 655 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 656 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_1_2_2 = add nsw i32 %tmp10, %tmp7" [conv2D.c:31]   --->   Operation 656 'add' 'sum_2_0_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 657 [1/4] (5.74ns)   --->   "%tmp_1_0_2_2_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 657 'mul' 'tmp_1_0_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 658 [2/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 658 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 659 [3/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 659 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 660 [4/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 660 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 661 [3/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 661 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 662 [4/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 662 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 663 [1/1] (7.30ns)   --->   "%gmem0_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_18)" [conv2D.c:31]   --->   Operation 663 'read' 'gmem0_addr_18_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 664 [1/4] (5.74ns)   --->   "%tmp_1_1_2_1_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 664 'mul' 'tmp_1_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 665 [4/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 665 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 666 [1/7] (7.30ns)   --->   "%gmem0_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_19, i32 1)" [conv2D.c:31]   --->   Operation 666 'readreq' 'gmem0_load_19_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 667 [1/1] (2.55ns)   --->   "%tmp37 = add i32 %tmp_1_1_2_0_2, %tmp_1_1_2_1" [conv2D.c:31]   --->   Operation 667 'add' 'tmp37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 668 [2/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 668 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 669 [3/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 669 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 670 [4/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 670 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 671 [2/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:31]   --->   Operation 671 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 672 [3/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:31]   --->   Operation 672 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 673 [4/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:31]   --->   Operation 673 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 674 [1/4] (5.74ns)   --->   "%tmp_1_2_1_0_2 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 674 'mul' 'tmp_1_2_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 675 [3/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 675 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 676 [5/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:31]   --->   Operation 676 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 677 [1/1] (2.55ns)   --->   "%tmp50 = add i32 %tmp_1_2_1, %tmp_1_2_1_0_1" [conv2D.c:31]   --->   Operation 677 'add' 'tmp50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 678 [1/4] (5.74ns)   --->   "%tmp_1_2_2 = mul nsw i32 %gmem0_addr_10_read, %gmem1_addr_2_read" [conv2D.c:31]   --->   Operation 678 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 679 [2/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 679 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 680 [2/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 680 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 681 [6/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:31]   --->   Operation 681 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i32 %tmp_1_0_2_2_1, %tmp_1_0_2_2_2" [conv2D.c:31]   --->   Operation 682 'add' 'tmp20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 683 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp19 = add i32 %tmp20, %tmp_1_0_2_2" [conv2D.c:31]   --->   Operation 683 'add' 'tmp19' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 684 [1/4] (5.74ns)   --->   "%tmp_1_1_0_2 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 684 'mul' 'tmp_1_1_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 685 [2/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 685 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 686 [3/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 686 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 687 [2/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 687 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 688 [3/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 688 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 689 [4/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 689 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 690 [3/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 690 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 691 [4/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 691 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 692 [1/1] (7.30ns)   --->   "%gmem0_addr_19_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_19)" [conv2D.c:31]   --->   Operation 692 'read' 'gmem0_addr_19_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 693 [1/4] (5.74ns)   --->   "%tmp_1_2_0_1 = mul nsw i32 %gmem0_addr_15_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 693 'mul' 'tmp_1_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 694 [2/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 694 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 695 [3/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 695 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 696 [1/7] (7.30ns)   --->   "%gmem0_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_20, i32 1)" [conv2D.c:31]   --->   Operation 696 'readreq' 'gmem0_load_20_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 697 [2/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:31]   --->   Operation 697 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 698 [3/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:31]   --->   Operation 698 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 699 [2/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 699 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 700 [4/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 700 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 701 [4/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 701 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 702 [4/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:31]   --->   Operation 702 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 703 [1/4] (5.74ns)   --->   "%tmp_1_2_2_0_1 = mul nsw i32 %gmem0_addr_12_read, %gmem1_addr_1_read" [conv2D.c:31]   --->   Operation 703 'mul' 'tmp_1_2_2_0_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 704 [1/4] (5.74ns)   --->   "%tmp_1_2_2_0_2 = mul nsw i32 %gmem0_addr_14_read, %gmem1_addr_read" [conv2D.c:31]   --->   Operation 704 'mul' 'tmp_1_2_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 705 [5/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:31]   --->   Operation 705 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp_1_0_2_1_1, %tmp_1_0_2_1_2" [conv2D.c:31]   --->   Operation 706 'add' 'tmp18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 707 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp17 = add i32 %tmp19, %tmp18" [conv2D.c:31]   --->   Operation 707 'add' 'tmp17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 708 [1/4] (5.74ns)   --->   "%tmp_1_1_0_2_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 708 'mul' 'tmp_1_1_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 709 [2/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 709 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 710 [1/4] (5.74ns)   --->   "%tmp_1_1_1_2 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 710 'mul' 'tmp_1_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 711 [2/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 711 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 712 [3/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 712 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 713 [2/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 713 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 714 [3/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 714 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 715 [4/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 715 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 716 [1/4] (5.74ns)   --->   "%tmp_1_2_0_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 716 'mul' 'tmp_1_2_0_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 717 [2/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 717 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 718 [1/1] (7.30ns)   --->   "%gmem0_addr_20_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_20)" [conv2D.c:31]   --->   Operation 718 'read' 'gmem0_addr_20_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 719 [1/7] (7.30ns)   --->   "%gmem0_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_21, i32 1)" [conv2D.c:31]   --->   Operation 719 'readreq' 'gmem0_load_21_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 720 [2/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:31]   --->   Operation 720 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 721 [1/1] (2.55ns)   --->   "%tmp44 = add i32 %tmp_1_2_0_0_2, %tmp_1_2_0_1" [conv2D.c:31]   --->   Operation 721 'add' 'tmp44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 722 [1/4] (5.74ns)   --->   "%tmp_1_2_1_1 = mul nsw i32 %gmem0_addr_16_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 722 'mul' 'tmp_1_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 723 [3/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 723 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 724 [3/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 724 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 725 [3/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:31]   --->   Operation 725 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 726 [4/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 726 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 727 [4/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 727 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 728 [4/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 728 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 729 [4/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:31]   --->   Operation 729 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 730 [1/1] (2.55ns)   --->   "%tmp57 = add i32 %tmp_1_2_2, %tmp_1_2_2_0_1" [conv2D.c:31]   --->   Operation 730 'add' 'tmp57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp16, %tmp15" [conv2D.c:31]   --->   Operation 731 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 732 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2_2 = add nsw i32 %tmp17, %tmp14" [conv2D.c:31]   --->   Operation 732 'add' 'sum_2_0_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 733 [1/4] (5.74ns)   --->   "%tmp_1_1_0_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 733 'mul' 'tmp_1_1_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 734 [1/4] (5.74ns)   --->   "%tmp_1_1_1_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 734 'mul' 'tmp_1_1_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 735 [2/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 735 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 736 [1/4] (5.74ns)   --->   "%tmp_1_1_2_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 736 'mul' 'tmp_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 737 [2/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 737 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 738 [3/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 738 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 739 [1/4] (5.74ns)   --->   "%tmp_1_2_0_1_2 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 739 'mul' 'tmp_1_2_0_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 740 [4/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 740 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 741 [1/1] (7.30ns)   --->   "%gmem0_addr_21_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_21)" [conv2D.c:31]   --->   Operation 741 'read' 'gmem0_addr_21_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 742 [1/7] (7.30ns)   --->   "%gmem0_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_22, i32 1)" [conv2D.c:31]   --->   Operation 742 'readreq' 'gmem0_load_22_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 743 [2/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 743 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 744 [2/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 744 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 745 [2/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:31]   --->   Operation 745 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 746 [1/1] (2.55ns)   --->   "%tmp51 = add i32 %tmp_1_2_1_0_2, %tmp_1_2_1_1" [conv2D.c:31]   --->   Operation 746 'add' 'tmp51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 747 [3/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 747 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 748 [3/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 748 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 749 [3/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 749 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 750 [3/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:31]   --->   Operation 750 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 %tmp_1_1_0_2_1, %tmp_1_1_0_2_2" [conv2D.c:31]   --->   Operation 751 'add' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 752 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp26 = add i32 %tmp27, %tmp_1_1_0_2" [conv2D.c:31]   --->   Operation 752 'add' 'tmp26' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 753 [1/4] (5.74ns)   --->   "%tmp_1_1_1_2_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 753 'mul' 'tmp_1_1_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 754 [1/4] (5.74ns)   --->   "%tmp_1_1_2_2_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 754 'mul' 'tmp_1_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 755 [2/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 755 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 756 [3/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 756 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 757 [4/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 757 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 758 [1/1] (7.30ns)   --->   "%gmem0_addr_22_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_22)" [conv2D.c:31]   --->   Operation 758 'read' 'gmem0_addr_22_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 759 [1/4] (5.74ns)   --->   "%tmp_1_2_1_1_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 759 'mul' 'tmp_1_2_1_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 760 [1/4] (5.74ns)   --->   "%tmp_1_2_1_1_2 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 760 'mul' 'tmp_1_2_1_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 761 [4/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 761 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 762 [1/7] (7.30ns)   --->   "%gmem0_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_23, i32 1)" [conv2D.c:31]   --->   Operation 762 'readreq' 'gmem0_load_23_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 763 [2/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 763 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 764 [2/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 764 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 765 [2/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 765 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 766 [2/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:31]   --->   Operation 766 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 767 [1/1] (7.30ns)   --->   "%gmem2_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem2_addr, i32 9)" [conv2D.c:34]   --->   Operation 767 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 %tmp_1_1_0_1_1, %tmp_1_1_0_1_2" [conv2D.c:31]   --->   Operation 768 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 769 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp24 = add i32 %tmp26, %tmp25" [conv2D.c:31]   --->   Operation 769 'add' 'tmp24' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i32 %tmp_1_1_1_2_1, %tmp_1_1_1_2_2" [conv2D.c:31]   --->   Operation 770 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 771 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp33 = add i32 %tmp34, %tmp_1_1_1_2" [conv2D.c:31]   --->   Operation 771 'add' 'tmp33' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 772 [1/4] (5.74ns)   --->   "%tmp_1_1_2_2_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 772 'mul' 'tmp_1_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 773 [2/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 773 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 774 [3/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 774 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 775 [4/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 775 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 776 [3/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 776 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 777 [4/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 777 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 778 [1/1] (7.30ns)   --->   "%gmem0_addr_23_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_23)" [conv2D.c:31]   --->   Operation 778 'read' 'gmem0_addr_23_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 779 [1/4] (5.74ns)   --->   "%tmp_1_2_2_1 = mul nsw i32 %gmem0_addr_17_read, %gmem1_addr_3_read" [conv2D.c:31]   --->   Operation 779 'mul' 'tmp_1_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 780 [1/4] (5.74ns)   --->   "%tmp_1_2_2_1_1 = mul nsw i32 %gmem0_addr_18_read, %gmem1_addr_4_read" [conv2D.c:31]   --->   Operation 780 'mul' 'tmp_1_2_2_1_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 781 [1/4] (5.74ns)   --->   "%tmp_1_2_2_1_2 = mul nsw i32 %gmem0_addr_19_read, %gmem1_addr_5_read" [conv2D.c:31]   --->   Operation 781 'mul' 'tmp_1_2_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 782 [4/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 782 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 783 [1/7] (7.30ns)   --->   "%gmem0_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem0_addr_24, i32 1)" [conv2D.c:31]   --->   Operation 783 'readreq' 'gmem0_load_24_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 784 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_0_0_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 784 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i32 %tmp23, %tmp22" [conv2D.c:31]   --->   Operation 785 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 786 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_0_2_2 = add nsw i32 %tmp24, %tmp21" [conv2D.c:31]   --->   Operation 786 'add' 'sum_2_1_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i32 %tmp_1_1_1_1_1, %tmp_1_1_1_1_2" [conv2D.c:31]   --->   Operation 787 'add' 'tmp32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 788 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp31 = add i32 %tmp33, %tmp32" [conv2D.c:31]   --->   Operation 788 'add' 'tmp31' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp_1_1_2_2_1, %tmp_1_1_2_2_2" [conv2D.c:31]   --->   Operation 789 'add' 'tmp41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 790 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp40 = add i32 %tmp41, %tmp_1_1_2_2" [conv2D.c:31]   --->   Operation 790 'add' 'tmp40' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 791 [1/4] (5.74ns)   --->   "%tmp_1_2_0_2 = mul nsw i32 %gmem0_addr_20_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 791 'mul' 'tmp_1_2_0_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 792 [2/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 792 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 793 [3/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 793 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 794 [2/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 794 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 795 [3/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 795 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 796 [4/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 796 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 797 [3/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 797 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 798 [4/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 798 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 799 [1/1] (7.30ns)   --->   "%gmem0_addr_24_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem0_addr_24)" [conv2D.c:31]   --->   Operation 799 'read' 'gmem0_addr_24_read' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 800 [1/1] (2.55ns)   --->   "%tmp58 = add i32 %tmp_1_2_2_0_2, %tmp_1_2_2_1" [conv2D.c:31]   --->   Operation 800 'add' 'tmp58' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 801 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_0_1_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 801 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i32 %tmp30, %tmp29" [conv2D.c:31]   --->   Operation 802 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 803 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_1_2_2 = add nsw i32 %tmp31, %tmp28" [conv2D.c:31]   --->   Operation 803 'add' 'sum_2_1_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i32 %tmp_1_1_2_1_1, %tmp_1_1_2_1_2" [conv2D.c:31]   --->   Operation 804 'add' 'tmp39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 805 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp38 = add i32 %tmp40, %tmp39" [conv2D.c:31]   --->   Operation 805 'add' 'tmp38' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 806 [1/4] (5.74ns)   --->   "%tmp_1_2_0_2_1 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 806 'mul' 'tmp_1_2_0_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 807 [2/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 807 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 808 [1/4] (5.74ns)   --->   "%tmp_1_2_1_2 = mul nsw i32 %gmem0_addr_21_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 808 'mul' 'tmp_1_2_1_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 809 [2/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 809 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 810 [3/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 810 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 811 [2/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 811 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 812 [3/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 812 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 813 [4/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 813 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 814 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_0_2_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 814 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 %tmp37, %tmp36" [conv2D.c:31]   --->   Operation 815 'add' 'tmp35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 816 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2_2 = add nsw i32 %tmp38, %tmp35" [conv2D.c:31]   --->   Operation 816 'add' 'sum_2_1_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 817 [1/4] (5.74ns)   --->   "%tmp_1_2_0_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 817 'mul' 'tmp_1_2_0_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 818 [1/4] (5.74ns)   --->   "%tmp_1_2_1_2_1 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 818 'mul' 'tmp_1_2_1_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 819 [2/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 819 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 820 [1/4] (5.74ns)   --->   "%tmp_1_2_2_2 = mul nsw i32 %gmem0_addr_22_read, %gmem1_addr_6_read" [conv2D.c:31]   --->   Operation 820 'mul' 'tmp_1_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 821 [2/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 821 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 822 [3/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 822 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 823 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_1_0_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 823 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp48 = add i32 %tmp_1_2_0_2_1, %tmp_1_2_0_2_2" [conv2D.c:31]   --->   Operation 824 'add' 'tmp48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 825 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp47 = add i32 %tmp48, %tmp_1_2_0_2" [conv2D.c:31]   --->   Operation 825 'add' 'tmp47' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 826 [1/4] (5.74ns)   --->   "%tmp_1_2_1_2_2 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 826 'mul' 'tmp_1_2_1_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 827 [1/4] (5.74ns)   --->   "%tmp_1_2_2_2_1 = mul nsw i32 %gmem0_addr_23_read, %gmem1_addr_7_read" [conv2D.c:31]   --->   Operation 827 'mul' 'tmp_1_2_2_2_1' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 828 [2/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 828 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 829 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_1_1_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 829 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i32 %tmp_1_2_0_1_1, %tmp_1_2_0_1_2" [conv2D.c:31]   --->   Operation 830 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 831 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp45 = add i32 %tmp47, %tmp46" [conv2D.c:31]   --->   Operation 831 'add' 'tmp45' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp55 = add i32 %tmp_1_2_1_2_1, %tmp_1_2_1_2_2" [conv2D.c:31]   --->   Operation 832 'add' 'tmp55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 833 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp54 = add i32 %tmp55, %tmp_1_2_1_2" [conv2D.c:31]   --->   Operation 833 'add' 'tmp54' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 834 [1/4] (5.74ns)   --->   "%tmp_1_2_2_2_2 = mul nsw i32 %gmem0_addr_24_read, %gmem1_addr_8_read" [conv2D.c:31]   --->   Operation 834 'mul' 'tmp_1_2_2_2_2' <Predicate = true> <Delay = 5.74> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 835 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_1_2_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 835 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i32 %tmp44, %tmp43" [conv2D.c:31]   --->   Operation 836 'add' 'tmp42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 837 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_0_2_2 = add nsw i32 %tmp45, %tmp42" [conv2D.c:31]   --->   Operation 837 'add' 'sum_2_2_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i32 %tmp_1_2_1_1_1, %tmp_1_2_1_1_2" [conv2D.c:31]   --->   Operation 838 'add' 'tmp53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 839 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp52 = add i32 %tmp54, %tmp53" [conv2D.c:31]   --->   Operation 839 'add' 'tmp52' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp_1_2_2_2_1, %tmp_1_2_2_2_2" [conv2D.c:31]   --->   Operation 840 'add' 'tmp62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 841 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp61 = add i32 %tmp62, %tmp_1_2_2_2" [conv2D.c:31]   --->   Operation 841 'add' 'tmp61' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 842 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_2_0_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 842 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i32 %tmp51, %tmp50" [conv2D.c:31]   --->   Operation 843 'add' 'tmp49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 844 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_1_2_2 = add nsw i32 %tmp52, %tmp49" [conv2D.c:31]   --->   Operation 844 'add' 'sum_2_2_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp60 = add i32 %tmp_1_2_2_1_1, %tmp_1_2_2_1_2" [conv2D.c:31]   --->   Operation 845 'add' 'tmp60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 846 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp59 = add i32 %tmp61, %tmp60" [conv2D.c:31]   --->   Operation 846 'add' 'tmp59' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 847 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_2_1_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 847 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i32 %tmp58, %tmp57" [conv2D.c:31]   --->   Operation 848 'add' 'tmp56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 849 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2_2 = add nsw i32 %tmp59, %tmp56" [conv2D.c:31]   --->   Operation 849 'add' 'sum_2_2_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 850 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem2_addr, i32 %sum_2_2_2_2_2, i4 -1)" [conv2D.c:34]   --->   Operation 850 'write' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 851 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i32* %gmem2_addr, [1 x i8]* @p_str1, [12 x i8]* @p_str7, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:17]   --->   Operation 851 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 852 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:34]   --->   Operation 852 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 853 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:34]   --->   Operation 853 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 854 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:34]   --->   Operation 854 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 855 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:34]   --->   Operation 855 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 856 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem2), !map !23"   --->   Operation 856 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 857 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !29"   --->   Operation 857 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 858 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem0), !map !41"   --->   Operation 858 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 859 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind"   --->   Operation 859 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 860 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv2D.c:8]   --->   Operation 860 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 861 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_0, i64 %input_1, i64 %input_2, i64 %input_3, i64 %input_4, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle10, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:9]   --->   Operation 861 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 862 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %kernel_0, i64 %kernel_1, i64 %kernel_2, [10 x i8]* @mode15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle16, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:10]   --->   Operation 862 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 863 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem2, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:11]   --->   Operation 863 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 864 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %output_r, [10 x i8]* @mode17, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle18, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:11]   --->   Operation 864 'specinterface' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 865 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:12]   --->   Operation 865 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 866 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem2_addr)" [conv2D.c:34]   --->   Operation 866 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 867 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:37]   --->   Operation 867 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'output_r' [13]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr_2') [36]  (0 ns)
	bus request on port 'gmem1' (conv2D.c:31) [74]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr_1') [32]  (0 ns)
	bus request on port 'gmem1' (conv2D.c:31) [79]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr') [28]  (0 ns)
	bus request on port 'gmem1' (conv2D.c:31) [84]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:31) [72]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:31) [72]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:31) [72]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (conv2D.c:31) [72]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [73]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [78]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_1') [44]  (0 ns)
	bus request on port 'gmem0' (conv2D.c:31) [165]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [91]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [102]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [113]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [124]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [135]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [146]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [166]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [174]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [182]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [196]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [204]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [212]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [233]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [239]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [245]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [268]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [291]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [312]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [318]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (conv2D.c:31) [324]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (conv2D.c:34) [161]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [162]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [192]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [222]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [255]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [278]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [301]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [334]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [357]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (conv2D.c:34) [380]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:34) [381]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:34) [381]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:34) [381]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:34) [381]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem2' (conv2D.c:34) [381]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
