Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : top
Version: O-2018.06-SP5-5
Date   : Mon Jun 17 22:19:30 2024
****************************************


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   top                          0.00       26200.87       -26200.87 (VIOLATED)


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   top                          0.00       86511736.00    -86511736.00
                                                                    (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06-SP5-5
Date   : Mon Jun 17 22:19:30 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: R_466 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mul_hn8/mul_abs_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed90nm_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  R_466/CLK (DFFASX1)                                     0.00       1.00 r
  R_466/QN (DFFASX1)                                      0.58       1.58 r
  U1058/ZN (INVX0)                                        1.46       3.04 f
  U1465/QN (NAND2X0)                                      0.47       3.51 r
  U583/QN (NAND2X1)                                       0.20       3.71 f
  U635/QN (NAND2X1)                                       0.51       4.22 r
  U629/QN (NAND2X1)                                       1.46       5.68 f
  U1782/CO (FADDX1)                                       0.59       6.26 f
  U1781/CO (FADDX1)                                       0.52       6.78 f
  intadd_9/U3/CO (FADDX1)                                 0.52       7.30 f
  U1785/CO (FADDX1)                                       0.49       7.78 f
  U937/Q (AND2X1)                                         0.32       8.11 f
  U605/QN (NOR2X1)                                        0.18       8.28 r
  U813/QN (NOR2X0)                                        0.46       8.74 f
  U958/ZN (INVX0)                                         0.26       9.00 r
  U939/Q (XOR2X1)                                         0.47       9.47 r
  u_mul_hn8/mul_abs_reg[13]/D (DFFARX1)                   0.03       9.50 r
  data arrival time                                                  9.50

  clock clk (rise edge)                                   9.00       9.00
  clock network delay (ideal)                             1.00      10.00
  clock uncertainty                                      -0.15       9.85
  u_mul_hn8/mul_abs_reg[13]/CLK (DFFARX1)                 0.00       9.85 r
  library setup time                                     -0.35       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -9.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
