WARNING: echo_tb.v:105: $readmemh(../../software/echo/echo.hex): Not enough words in the file for the requested range [0:16383].
WARNING: echo_tb.v:106: $readmemh(../../software/echo/echo.hex): Not enough words in the file for the requested range [0:16383].
FST info: dumpfile echo_tb.fst opened for output.
[time             10390000, sim. cycle        509] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h61
[time             20790000, sim. cycle       1029] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h61, stop_bit=1
[time             22370000, sim. cycle       1108] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h62
[time             32770000, sim. cycle       1628] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h62, stop_bit=1
[time             34350000, sim. cycle       1707] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h63
[time             44750000, sim. cycle       2227] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h63, stop_bit=1
[time             46330000, sim. cycle       2306] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h64
[time             56730000, sim. cycle       2826] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h64, stop_bit=1
[time             58310000, sim. cycle       2905] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h65
[time             68710000, sim. cycle       3425] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h65, stop_bit=1
[time             70290000, sim. cycle       3504] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h66
[time             80690000, sim. cycle       4024] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h66, stop_bit=1
[time             82270000, sim. cycle       4103] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h67
[time             92670000, sim. cycle       4623] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h67, stop_bit=1
[time             94250000, sim. cycle       4702] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h68
[time            104650000, sim. cycle       5222] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h68, stop_bit=1
[time            106230000, sim. cycle       5301] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h69
[time            116630000, sim. cycle       5821] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h69, stop_bit=1
[time            118210000, sim. cycle       5900] [Host (tb) --> FPGA_SERIAL_RX] Sent char 8'h6a
[time            128610000, sim. cycle       6420] [Host (tb) <-- FPGA_SERIAL_TX] Got char: start_bit=0, payload=8'h6a, stop_bit=1
Test passed!
echo_tb.v:150: $finish called at 128610000 (1ps)
