$date
	Sun Dec 10 20:28:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module u2_to_sm_tb_synth $end
$var wire 8 ! sm [7:0] $end
$var wire 1 " ERROR $end
$var reg 8 # u2 [7:0] $end
$scope module uut $end
$var wire 1 " ERROR $end
$var wire 1 $ _00_ $end
$var wire 1 % _01_ $end
$var wire 1 & _02_ $end
$var wire 1 ' _03_ $end
$var wire 1 ( _04_ $end
$var wire 1 ) _05_ $end
$var wire 1 * _06_ $end
$var wire 1 + _07_ $end
$var wire 1 , _08_ $end
$var wire 1 - _09_ $end
$var wire 1 . _10_ $end
$var wire 1 / _11_ $end
$var wire 1 0 _12_ $end
$var wire 1 1 _13_ $end
$var wire 1 2 _14_ $end
$var wire 1 3 _15_ $end
$var wire 1 4 _16_ $end
$var wire 8 5 u2 [7:0] $end
$var wire 8 6 sm [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111000 6
b10001000 5
14
13
12
01
10
1/
1.
1-
1,
1+
0*
0)
0(
0'
0&
0%
0$
b10001000 #
0"
b11111000 !
$end
#10
b1111000 !
b1111000 6
1&
0.
00
11
03
b1111000 #
b1111000 5
#20
1"
04
0/
02
0-
0&
0+
0,
0.
00
01
03
b0 !
b0 6
b10000000 #
b10000000 5
#30
