\BOOKMARK [0][-]{chapter.1}{Das Leitwerk}{}% 1
\BOOKMARK [1][-]{section.1.1}{\334berblick}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{Legende}{section.1.1}% 3
\BOOKMARK [1][-]{section.1.2}{Integer Rechenbefehle}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.2.1}{Division und Modulo}{section.1.2}% 5
\BOOKMARK [1][-]{section.1.3}{LUI und AUPIC}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.4}{Bedingte Spr\374nge}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.5}{Unbedingte Spr\374nge}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.6}{LOAD}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.7}{STORE}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.8}{Timer und Counter}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.9}{Minimale Taktanzahl}{chapter.1}% 12
\BOOKMARK [0][-]{chapter.2}{Die Arithmetische Logische Einheit}{}% 13
\BOOKMARK [1][-]{section.2.1}{\334berblick}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.2}{Das Interface}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.3}{Interne Befehle}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.4}{Befehlsausf\374hrung}{chapter.2}% 17
\BOOKMARK [2][-]{subsection.2.4.1}{State 1 - Selektion der Operanden}{section.2.4}% 18
\BOOKMARK [2][-]{subsection.2.4.2}{State 2 - Operatonsausf\374hrung}{section.2.4}% 19
\BOOKMARK [2][-]{subsection.2.4.3}{State 3 - Write-Back}{section.2.4}% 20
\BOOKMARK [2][-]{subsection.2.4.4}{State 4 - Division Unsigned}{section.2.4}% 21
\BOOKMARK [2][-]{subsection.2.4.5}{State 5 - Division Signed}{section.2.4}% 22
\BOOKMARK [1][-]{section.2.5}{Die Register}{chapter.2}% 23
\BOOKMARK [1][-]{section.2.6}{Reset}{chapter.2}% 24
\BOOKMARK [0][-]{chapter.3}{Die MMU}{}% 25
\BOOKMARK [1][-]{section.3.1}{\334berblick}{chapter.3}% 26
\BOOKMARK [1][-]{section.3.2}{Interface}{chapter.3}% 27
\BOOKMARK [2][-]{subsection.3.2.1}{Kommunikation mit dem Leitwerk}{section.3.2}% 28
\BOOKMARK [2][-]{subsection.3.2.2}{Durch die MMU geleitete Signale an andere Komponenten}{section.3.2}% 29
\BOOKMARK [1][-]{section.3.3}{Aufbau des Speichers}{chapter.3}% 30
\BOOKMARK [1][-]{section.3.4}{Memory-Mapped I/O}{chapter.3}% 31
\BOOKMARK [1][-]{section.3.5}{Implementierung als State Machine}{chapter.3}% 32
\BOOKMARK [2][-]{subsection.3.5.1}{MMU-IDLE}{section.3.5}% 33
\BOOKMARK [2][-]{subsection.3.5.2}{MMU-WAITING}{section.3.5}% 34
\BOOKMARK [2][-]{subsection.3.5.3}{MMU-DATA-VALID}{section.3.5}% 35
\BOOKMARK [2][-]{subsection.3.5.4}{MMU-READ-NEXT}{section.3.5}% 36
\BOOKMARK [2][-]{subsection.3.5.5}{MMU-READ-DONE}{section.3.5}% 37
\BOOKMARK [2][-]{subsection.3.5.6}{MMU-WRITE-NEXT}{section.3.5}% 38
\BOOKMARK [2][-]{subsection.3.5.7}{MMU-WRITE-DONE}{section.3.5}% 39
\BOOKMARK [2][-]{subsection.3.5.8}{MMU-RESET}{section.3.5}% 40
\BOOKMARK [1][-]{section.3.6}{Zugrifssdauer}{chapter.3}% 41
