Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 21 18:18:50 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (243)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (243)
--------------------------------
 There are 243 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.391     -146.383                     67                  489        0.051        0.000                      0                  489        2.000        0.000                       0                   255  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
    clkfbout_1          {0.000 25.000}       50.000          20.000          
    clkout0_1           {0.000 10.417}       20.833          48.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
    clkfbout            {0.000 25.000}       50.000          20.000          
    clkout0             {0.000 10.417}       20.833          48.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.744        0.000                      0                  306        0.179        0.000                      0                  306        3.000        0.000                       0                   153  
    clkfbout_1                                                                                                                                                           47.845        0.000                       0                     3  
    clkout0_1                13.045        0.000                      0                  182        0.191        0.000                      0                  182        9.437        0.000                       0                    95  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.743        0.000                      0                  306        0.179        0.000                      0                  306        3.000        0.000                       0                   153  
    clkfbout                                                                                                                                                             47.845        0.000                       0                     3  
    clkout0                  13.044        0.000                      0                  182        0.191        0.000                      0                  182        9.437        0.000                       0                    95  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1             clk_out1_clk_wiz_0_1       -2.345     -110.993                     51                   51        0.120        0.000                      0                   51  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.743        0.000                      0                  306        0.107        0.000                      0                  306  
clkout0               clk_out1_clk_wiz_0_1       -2.347     -111.099                     51                   51        0.118        0.000                      0                   51  
clk_out1_clk_wiz_0_1  clkout0_1                  -2.391      -35.282                     16                   16        0.054        0.000                      0                   16  
clk_out1_clk_wiz_0    clkout0_1                  -2.391      -35.284                     16                   16        0.054        0.000                      0                   16  
clkout0               clkout0_1                  13.065        0.000                      0                  182        0.051        0.000                      0                  182  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.743        0.000                      0                  306        0.107        0.000                      0                  306  
clkout0_1             clk_out1_clk_wiz_0         -2.345     -110.993                     51                   51        0.120        0.000                      0                   51  
clkout0               clk_out1_clk_wiz_0         -2.347     -111.099                     51                   51        0.118        0.000                      0                   51  
clk_out1_clk_wiz_0_1  clkout0                    -2.391      -35.282                     16                   16        0.054        0.000                      0                   16  
clkout0_1             clkout0                    13.065        0.000                      0                  182        0.051        0.000                      0                  182  
clk_out1_clk_wiz_0    clkout0                    -2.391      -35.284                     16                   16        0.054        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 4.049ns (64.996%)  route 2.181ns (35.004%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.979 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           1.034     5.013    music_player/note_player/sineread/get_addr/sample1[13]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.329     5.342 r  music_player/note_player/sineread/get_addr/q[14]_i_1/O
                         net (fo=1, routed)           0.000     5.342    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.071     9.011    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.075     9.086    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 3.916ns (64.582%)  route 2.148ns (35.418%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.844 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.001     4.845    music_player/note_player/sineread/get_addr/sample1[11]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.331     5.176 r  music_player/note_player/sineread/get_addr/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.176    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.071     8.973    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.048    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 3.813ns (63.198%)  route 2.220ns (36.802%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.770 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.074     4.844    music_player/note_player/sineread/get_addr/sample1[10]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.302     5.146 r  music_player/note_player/sineread/get_addr/q[11]_i_1/O
                         net (fo=1, routed)           0.000     5.146    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[11]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.071     9.011    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.032     9.043    music_player/codec_conditioner/next_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 3.918ns (69.152%)  route 1.748ns (30.848%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.290 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.488     4.778    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_6
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.071     9.010    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.219     8.791    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 3.807ns (64.311%)  route 2.113ns (35.689%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.730 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.966     4.696    music_player/note_player/sineread/get_addr/sample1[7]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.336     5.032 r  music_player/note_player/sineread/get_addr/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.032    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.071     8.973    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.048    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.927ns (66.817%)  route 1.950ns (33.183%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.884 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.804     4.687    music_player/note_player/sineread/sinerom/sample1[15]
    SLICE_X109Y97        LUT3 (Prop_lut3_I0_O)        0.302     4.989 r  music_player/note_player/sineread/sinerom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.989    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.071     9.011    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029     9.040    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 3.909ns (67.141%)  route 1.913ns (32.859%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.766     4.631    music_player/note_player/sineread/get_addr/sample1[9]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.303     4.934 r  music_player/note_player/sineread/get_addr/q[10]_i_1/O
                         net (fo=1, routed)           0.000     4.934    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.071     8.973    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.032     9.005    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.806ns (68.588%)  route 1.743ns (31.412%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.178 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.483     4.661    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_7
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.071     9.010    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.236     8.774    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                          8.774    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.786ns (65.613%)  route 1.984ns (34.387%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.753 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.837     4.590    music_player/note_player/sineread/get_addr/sample1[8]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.292     4.882 r  music_player/note_player/sineread/get_addr/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.882    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.071     9.011    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.075     9.086    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 3.907ns (68.452%)  route 1.801ns (31.548%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.867 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.654     4.521    music_player/note_player/sineread/get_addr/sample1[12]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.299     4.820 r  music_player/note_player/sineread/get_addr/q[13]_i_1/O
                         net (fo=1, routed)           0.000     4.820    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.071     9.011    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.032     9.043    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 play_button_press_unit/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.636    -0.595    play_button_press_unit/sync/ff2/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  play_button_press_unit/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.344    play_button_press_unit/sync/ff3/q_reg[0]_0
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    play_button_press_unit/sync/ff3/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X107Y97        FDRE (Hold_fdre_C_D)         0.072    -0.523    play_button_press_unit/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 music_player/song_reader/addr_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/addr_counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.877%)  route 0.159ns (46.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/addr_counter/CLK
    SLICE_X106Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/song_reader/addr_counter/q_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.297    music_player/song_reader/addr_counter/ADDRARDADDR[1]
    SLICE_X108Y90        LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  music_player/song_reader/addr_counter/q[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    music_player/song_reader/addr_counter/q[5]_i_1__2_n_0
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/addr_counter/CLK
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.460    music_player/song_reader/addr_counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 music_player/note_player/timer_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/timer_different/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.414%)  route 0.163ns (53.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/note_player/timer_counter/CLK
    SLICE_X106Y91        FDRE                                         r  music_player/note_player/timer_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/note_player/timer_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.163    -0.294    music_player/note_player/timer_different/D[4]
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/note_player/timer_different/CLK
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X107Y91        FDRE (Hold_fdre_C_D)         0.075    -0.509    music_player/note_player/timer_different/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.169%)  route 0.164ns (46.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X111Y90        FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/Q
                         net (fo=5, routed)           0.164    -0.292    music_player/song_reader/addr_counter/last_value
    SLICE_X109Y90        LUT4 (Prop_lut4_I3_O)        0.045    -0.247 r  music_player/song_reader/addr_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    music_player/mcu/state_reg/D[0]
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/mcu/state_reg/CLK
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091    -0.470    music_player/mcu/state_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 music_player/song_reader/state_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/state_reg/CLK
    SLICE_X109Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  music_player/song_reader/state_reg/q_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.273    music_player/song_reader/state_reg/state[2]
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.228 r  music_player/song_reader/state_reg/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    music_player/song_reader/state_reg/q[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/state_reg/CLK
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.463    music_player/song_reader/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.042    -0.245 r  music_player/mcu/state_reg/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    music_player/mcu/state_reg/next_state[1]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.107    -0.489    music_player/mcu/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.607    -0.624    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  play_button_press_unit/debounce/counter/q_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.365    play_button_press_unit/debounce/counter/q_reg[15]
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.257 r  play_button_press_unit/debounce/counter/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.257    play_button_press_unit/debounce/counter/q_reg[12]_i_1_n_4
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.878    -0.862    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.105    -0.519    play_button_press_unit/debounce/counter/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  music_player/mcu/state_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    music_player/mcu/state_reg/next_state[0]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.091    -0.505    music_player/mcu/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 next_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_button_press_unit/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  next_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.287    next_button_press_unit/debounce/counter/Q[1]
    SLICE_X109Y93        LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  next_button_press_unit/debounce/counter/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.242    next_button_press_unit/debounce/state/D[0]
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.091    -0.505    next_button_press_unit/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.606    -0.625    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  play_button_press_unit/debounce/counter/q_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.364    play_button_press_unit/debounce/counter/q_reg[3]
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  play_button_press_unit/debounce/counter/q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.256    play_button_press_unit/debounce/counter/q_reg[0]_i_2_n_4
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.877    -0.863    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
                         clock pessimism              0.237    -0.625    
    SLICE_X105Y89        FDRE (Hold_fdre_C_D)         0.105    -0.520    play_button_press_unit/debounce/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/song_reader/song_rom1/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y39     music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y38     music_player/note_player/freqrom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y38     music_player/note_player/freqrom/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y94    music_player/codec_conditioner/new_frame_state/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y93    music_player/codec_conditioner/next_sample_latch/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y99    music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y99    music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y94    music_player/codec_conditioner/new_frame_state/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y93    music_player/codec_conditioner/next_sample_latch/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y98    music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y95    music_player/note_player/sineread/get_addr/q_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.160    19.725    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.520    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.520    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.045    

Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.160    19.725    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.520    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.520    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.045    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 3.306ns (46.600%)  route 3.788ns (53.400%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.320 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.152     3.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.666     4.141    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.374     4.515 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.611     5.125    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]_1
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.326     5.451 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.722     6.174    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.652    19.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.887    
                         clock uncertainty           -0.160    19.727    
    SLICE_X5Y38          FDRE (Setup_fdre_C_CE)      -0.205    19.522    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.397ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.160    19.648    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.479    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.397    

Slack (MET) :             13.397ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.160    19.648    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.479    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.397    

Slack (MET) :             13.397ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.160    19.648    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.479    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.709%)  route 0.271ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.271    -0.205    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[1]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.579    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.396    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.178%)  route 0.129ns (37.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I1_O)        0.048    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.251    -0.596    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.107    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.660%)  route 0.130ns (38.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.130    -0.315    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.251    -0.596    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092    -0.504    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.843%)  route 0.129ns (38.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.271 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                         clock pessimism              0.251    -0.596    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091    -0.505    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.759%)  route 0.148ns (44.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.148    -0.321    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.519    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.183    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.091    -0.505    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/Q
                         net (fo=2, routed)           0.175    -0.300    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.255    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.858    -0.880    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.640    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121    -0.519    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/Q
                         net (fo=3, routed)           0.175    -0.269    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.238    -0.609    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.445 f  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/Q
                         net (fo=2, routed)           0.175    -0.269    adau1761_codec/i2c_interface/i_ADAU1761_interface/AC_MCLK_OBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                         clock pessimism              0.238    -0.609    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.120    -0.489    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.071%)  route 0.361ns (71.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.361    -0.108    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[5]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.376    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y14     adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X6Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y35      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y35      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y35      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X6Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y39      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X109Y92    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 4.049ns (64.996%)  route 2.181ns (35.004%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.979 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           1.034     5.013    music_player/note_player/sineread/get_addr/sample1[13]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.329     5.342 r  music_player/note_player/sineread/get_addr/q[14]_i_1/O
                         net (fo=1, routed)           0.000     5.342    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.075     9.085    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 3.916ns (64.582%)  route 2.148ns (35.418%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.844 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.001     4.845    music_player/note_player/sineread/get_addr/sample1[11]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.331     5.176 r  music_player/note_player/sineread/get_addr/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.176    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.047    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 3.813ns (63.198%)  route 2.220ns (36.802%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.770 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.074     4.844    music_player/note_player/sineread/get_addr/sample1[10]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.302     5.146 r  music_player/note_player/sineread/get_addr/q[11]_i_1/O
                         net (fo=1, routed)           0.000     5.146    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[11]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.032     9.042    music_player/codec_conditioner/next_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 3.918ns (69.152%)  route 1.748ns (30.848%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.290 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.488     4.778    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_6
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.009    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.219     8.790    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 3.807ns (64.311%)  route 2.113ns (35.689%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.730 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.966     4.696    music_player/note_player/sineread/get_addr/sample1[7]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.336     5.032 r  music_player/note_player/sineread/get_addr/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.032    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.047    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.927ns (66.817%)  route 1.950ns (33.183%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.884 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.804     4.687    music_player/note_player/sineread/sinerom/sample1[15]
    SLICE_X109Y97        LUT3 (Prop_lut3_I0_O)        0.302     4.989 r  music_player/note_player/sineread/sinerom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.989    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029     9.039    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 3.909ns (67.141%)  route 1.913ns (32.859%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.766     4.631    music_player/note_player/sineread/get_addr/sample1[9]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.303     4.934 r  music_player/note_player/sineread/get_addr/q[10]_i_1/O
                         net (fo=1, routed)           0.000     4.934    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.032     9.004    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.806ns (68.588%)  route 1.743ns (31.412%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.178 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.483     4.661    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_7
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.009    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.236     8.773    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.786ns (65.613%)  route 1.984ns (34.387%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.753 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.837     4.590    music_player/note_player/sineread/get_addr/sample1[8]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.292     4.882 r  music_player/note_player/sineread/get_addr/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.882    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.075     9.085    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 3.907ns (68.452%)  route 1.801ns (31.548%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.867 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.654     4.521    music_player/note_player/sineread/get_addr/sample1[12]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.299     4.820 r  music_player/note_player/sineread/get_addr/q[13]_i_1/O
                         net (fo=1, routed)           0.000     4.820    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.032     9.042    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 play_button_press_unit/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.636    -0.595    play_button_press_unit/sync/ff2/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  play_button_press_unit/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.344    play_button_press_unit/sync/ff3/q_reg[0]_0
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    play_button_press_unit/sync/ff3/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X107Y97        FDRE (Hold_fdre_C_D)         0.072    -0.523    play_button_press_unit/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 music_player/song_reader/addr_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/addr_counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.877%)  route 0.159ns (46.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/addr_counter/CLK
    SLICE_X106Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/song_reader/addr_counter/q_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.297    music_player/song_reader/addr_counter/ADDRARDADDR[1]
    SLICE_X108Y90        LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  music_player/song_reader/addr_counter/q[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    music_player/song_reader/addr_counter/q[5]_i_1__2_n_0
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/addr_counter/CLK
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.460    music_player/song_reader/addr_counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 music_player/note_player/timer_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/timer_different/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.414%)  route 0.163ns (53.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/note_player/timer_counter/CLK
    SLICE_X106Y91        FDRE                                         r  music_player/note_player/timer_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/note_player/timer_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.163    -0.294    music_player/note_player/timer_different/D[4]
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/note_player/timer_different/CLK
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X107Y91        FDRE (Hold_fdre_C_D)         0.075    -0.509    music_player/note_player/timer_different/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.169%)  route 0.164ns (46.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X111Y90        FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/Q
                         net (fo=5, routed)           0.164    -0.292    music_player/song_reader/addr_counter/last_value
    SLICE_X109Y90        LUT4 (Prop_lut4_I3_O)        0.045    -0.247 r  music_player/song_reader/addr_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    music_player/mcu/state_reg/D[0]
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/mcu/state_reg/CLK
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091    -0.470    music_player/mcu/state_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 music_player/song_reader/state_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/state_reg/CLK
    SLICE_X109Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  music_player/song_reader/state_reg/q_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.273    music_player/song_reader/state_reg/state[2]
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.228 r  music_player/song_reader/state_reg/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    music_player/song_reader/state_reg/q[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/state_reg/CLK
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.463    music_player/song_reader/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.042    -0.245 r  music_player/mcu/state_reg/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    music_player/mcu/state_reg/next_state[1]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.107    -0.489    music_player/mcu/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.607    -0.624    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  play_button_press_unit/debounce/counter/q_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.365    play_button_press_unit/debounce/counter/q_reg[15]
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.257 r  play_button_press_unit/debounce/counter/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.257    play_button_press_unit/debounce/counter/q_reg[12]_i_1_n_4
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.878    -0.862    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.105    -0.519    play_button_press_unit/debounce/counter/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  music_player/mcu/state_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    music_player/mcu/state_reg/next_state[0]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.091    -0.505    music_player/mcu/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 next_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_button_press_unit/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  next_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.287    next_button_press_unit/debounce/counter/Q[1]
    SLICE_X109Y93        LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  next_button_press_unit/debounce/counter/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.242    next_button_press_unit/debounce/state/D[0]
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.091    -0.505    next_button_press_unit/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.606    -0.625    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  play_button_press_unit/debounce/counter/q_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.364    play_button_press_unit/debounce/counter/q_reg[3]
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  play_button_press_unit/debounce/counter/q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.256    play_button_press_unit/debounce/counter/q_reg[0]_i_2_n_4
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.877    -0.863    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
                         clock pessimism              0.237    -0.625    
    SLICE_X105Y89        FDRE (Hold_fdre_C_D)         0.105    -0.520    play_button_press_unit/debounce/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/song_reader/song_rom1/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y39     music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y38     music_player/note_player/freqrom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y38     music_player/note_player/freqrom/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y94    music_player/codec_conditioner/new_frame_state/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y93    music_player/codec_conditioner/next_sample_latch/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y99    music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y99    music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y94    music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y99    music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y94    music_player/codec_conditioner/new_frame_state/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y93    music_player/codec_conditioner/next_sample_latch/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X105Y98    music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y95    music_player/note_player/sineread/get_addr/q_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y94    music_player/note_player/sineread/get_addr/q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       13.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.044ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.160    19.725    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.520    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.520    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.044    

Slack (MET) :             13.044ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.160    19.725    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.520    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.520    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.044    

Slack (MET) :             13.237ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.237    

Slack (MET) :             13.237ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.237    

Slack (MET) :             13.237ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.237    

Slack (MET) :             13.237ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.160    19.683    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.478    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         19.478    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.237    

Slack (MET) :             13.348ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 3.306ns (46.600%)  route 3.788ns (53.400%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.320 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.152     3.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.666     4.141    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.374     4.515 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.611     5.125    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]_1
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.326     5.451 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.722     6.174    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.652    19.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.887    
                         clock uncertainty           -0.160    19.727    
    SLICE_X5Y38          FDRE (Setup_fdre_C_CE)      -0.205    19.522    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                 13.348    

Slack (MET) :             13.396ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.160    19.648    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.479    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.396    

Slack (MET) :             13.396ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.160    19.648    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.479    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.396    

Slack (MET) :             13.396ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.160    19.648    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.479    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.479    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.709%)  route 0.271ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.271    -0.205    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[1]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.579    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.396    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.178%)  route 0.129ns (37.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I1_O)        0.048    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.251    -0.596    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.107    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.660%)  route 0.130ns (38.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.130    -0.315    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.251    -0.596    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092    -0.504    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.843%)  route 0.129ns (38.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.271 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                         clock pessimism              0.251    -0.596    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091    -0.505    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.759%)  route 0.148ns (44.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.148    -0.321    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.519    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.183    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.091    -0.505    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/Q
                         net (fo=2, routed)           0.175    -0.300    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.255    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.858    -0.880    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.640    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121    -0.519    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/Q
                         net (fo=3, routed)           0.175    -0.269    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.238    -0.609    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.489    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.445 f  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/Q
                         net (fo=2, routed)           0.175    -0.269    adau1761_codec/i2c_interface/i_ADAU1761_interface/AC_MCLK_OBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                         clock pessimism              0.238    -0.609    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.120    -0.489    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.071%)  route 0.361ns (71.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.361    -0.108    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[5]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.559    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.376    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y14     adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X6Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y35      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y35      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y35      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X6Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y32      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X108Y94    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y33      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X3Y39      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X109Y92    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y34      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           51  Failing Endpoints,  Worst Slack       -2.345ns,  Total Violation     -110.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.345ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sample_delay/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.498ns  (logic 0.580ns (23.215%)  route 1.918ns (76.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.959   230.818    music_player/note_player/sineread/sample_delay/sel[0]
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sample_delay/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.043   228.473    music_player/note_player/sineread/sample_delay/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.473    
                         arrival time                        -230.818    
  -------------------------------------------------------------------
                         slack                                 -2.345    

Slack (VIOLATED) :        -2.294ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.477ns  (logic 0.580ns (23.411%)  route 1.897ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.938   230.797    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X108Y95        FDCE (Setup_fdce_C_D)       -0.013   228.503    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        228.503    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.294    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[2]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[3]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.217ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.669   230.528    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y96        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.528    
  -------------------------------------------------------------------
                         slack                                 -2.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.498%)  route 0.721ns (79.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.366     0.315    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X108Y95        FDCE (Hold_fdce_C_D)         0.064     0.188    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.910%)  route 0.626ns (77.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.271     0.219    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.908    -0.832    music_player/note_player/sineread/get_addr/CLK
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.450     0.127    
    SLICE_X110Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 4.049ns (64.996%)  route 2.181ns (35.004%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.979 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           1.034     5.013    music_player/note_player/sineread/get_addr/sample1[13]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.329     5.342 r  music_player/note_player/sineread/get_addr/q[14]_i_1/O
                         net (fo=1, routed)           0.000     5.342    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.075     9.085    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 3.916ns (64.582%)  route 2.148ns (35.418%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.844 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.001     4.845    music_player/note_player/sineread/get_addr/sample1[11]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.331     5.176 r  music_player/note_player/sineread/get_addr/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.176    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.047    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 3.813ns (63.198%)  route 2.220ns (36.802%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.770 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.074     4.844    music_player/note_player/sineread/get_addr/sample1[10]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.302     5.146 r  music_player/note_player/sineread/get_addr/q[11]_i_1/O
                         net (fo=1, routed)           0.000     5.146    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[11]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.032     9.042    music_player/codec_conditioner/next_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 3.918ns (69.152%)  route 1.748ns (30.848%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.290 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.488     4.778    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_6
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.009    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.219     8.790    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 3.807ns (64.311%)  route 2.113ns (35.689%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.730 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.966     4.696    music_player/note_player/sineread/get_addr/sample1[7]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.336     5.032 r  music_player/note_player/sineread/get_addr/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.032    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.047    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.927ns (66.817%)  route 1.950ns (33.183%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.884 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.804     4.687    music_player/note_player/sineread/sinerom/sample1[15]
    SLICE_X109Y97        LUT3 (Prop_lut3_I0_O)        0.302     4.989 r  music_player/note_player/sineread/sinerom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.989    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029     9.039    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 3.909ns (67.141%)  route 1.913ns (32.859%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.766     4.631    music_player/note_player/sineread/get_addr/sample1[9]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.303     4.934 r  music_player/note_player/sineread/get_addr/q[10]_i_1/O
                         net (fo=1, routed)           0.000     4.934    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.032     9.004    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.806ns (68.588%)  route 1.743ns (31.412%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.178 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.483     4.661    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_7
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.009    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.236     8.773    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.786ns (65.613%)  route 1.984ns (34.387%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.753 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.837     4.590    music_player/note_player/sineread/get_addr/sample1[8]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.292     4.882 r  music_player/note_player/sineread/get_addr/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.882    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.075     9.085    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 3.907ns (68.452%)  route 1.801ns (31.548%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.867 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.654     4.521    music_player/note_player/sineread/get_addr/sample1[12]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.299     4.820 r  music_player/note_player/sineread/get_addr/q[13]_i_1/O
                         net (fo=1, routed)           0.000     4.820    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.032     9.042    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 play_button_press_unit/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.636    -0.595    play_button_press_unit/sync/ff2/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  play_button_press_unit/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.344    play_button_press_unit/sync/ff3/q_reg[0]_0
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    play_button_press_unit/sync/ff3/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.072    -0.524    
    SLICE_X107Y97        FDRE (Hold_fdre_C_D)         0.072    -0.452    play_button_press_unit/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 music_player/song_reader/addr_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/addr_counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.877%)  route 0.159ns (46.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/addr_counter/CLK
    SLICE_X106Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/song_reader/addr_counter/q_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.297    music_player/song_reader/addr_counter/ADDRARDADDR[1]
    SLICE_X108Y90        LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  music_player/song_reader/addr_counter/q[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    music_player/song_reader/addr_counter/q[5]_i_1__2_n_0
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/addr_counter/CLK
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.072    -0.510    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.389    music_player/song_reader/addr_counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 music_player/note_player/timer_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/timer_different/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.414%)  route 0.163ns (53.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/note_player/timer_counter/CLK
    SLICE_X106Y91        FDRE                                         r  music_player/note_player/timer_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/note_player/timer_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.163    -0.294    music_player/note_player/timer_different/D[4]
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/note_player/timer_different/CLK
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.072    -0.513    
    SLICE_X107Y91        FDRE (Hold_fdre_C_D)         0.075    -0.438    music_player/note_player/timer_different/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.169%)  route 0.164ns (46.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X111Y90        FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/Q
                         net (fo=5, routed)           0.164    -0.292    music_player/song_reader/addr_counter/last_value
    SLICE_X109Y90        LUT4 (Prop_lut4_I3_O)        0.045    -0.247 r  music_player/song_reader/addr_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    music_player/mcu/state_reg/D[0]
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/mcu/state_reg/CLK
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.072    -0.490    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091    -0.399    music_player/mcu/state_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 music_player/song_reader/state_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/state_reg/CLK
    SLICE_X109Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  music_player/song_reader/state_reg/q_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.273    music_player/song_reader/state_reg/state[2]
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.228 r  music_player/song_reader/state_reg/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    music_player/song_reader/state_reg/q[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/state_reg/CLK
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.072    -0.513    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.392    music_player/song_reader/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.042    -0.245 r  music_player/mcu/state_reg/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    music_player/mcu/state_reg/next_state[1]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.072    -0.525    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.107    -0.418    music_player/mcu/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.607    -0.624    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  play_button_press_unit/debounce/counter/q_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.365    play_button_press_unit/debounce/counter/q_reg[15]
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.257 r  play_button_press_unit/debounce/counter/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.257    play_button_press_unit/debounce/counter/q_reg[12]_i_1_n_4
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.878    -0.862    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.072    -0.553    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.105    -0.448    play_button_press_unit/debounce/counter/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  music_player/mcu/state_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    music_player/mcu/state_reg/next_state[0]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.072    -0.525    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.091    -0.434    music_player/mcu/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 next_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_button_press_unit/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  next_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.287    next_button_press_unit/debounce/counter/Q[1]
    SLICE_X109Y93        LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  next_button_press_unit/debounce/counter/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.242    next_button_press_unit/debounce/state/D[0]
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.072    -0.525    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.091    -0.434    next_button_press_unit/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.606    -0.625    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  play_button_press_unit/debounce/counter/q_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.364    play_button_press_unit/debounce/counter/q_reg[3]
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  play_button_press_unit/debounce/counter/q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.256    play_button_press_unit/debounce/counter/q_reg[0]_i_2_n_4
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.877    -0.863    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
                         clock pessimism              0.237    -0.625    
                         clock uncertainty            0.072    -0.554    
    SLICE_X105Y89        FDRE (Hold_fdre_C_D)         0.105    -0.449    play_button_press_unit/debounce/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           51  Failing Endpoints,  Worst Slack       -2.347ns,  Total Violation     -111.099ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.347ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sample_delay/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.498ns  (logic 0.580ns (23.215%)  route 1.918ns (76.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.959   230.818    music_player/note_player/sineread/sample_delay/sel[0]
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sample_delay/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.043   228.471    music_player/note_player/sineread/sample_delay/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.471    
                         arrival time                        -230.818    
  -------------------------------------------------------------------
                         slack                                 -2.347    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.477ns  (logic 0.580ns (23.411%)  route 1.897ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.938   230.797    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X108Y95        FDCE (Setup_fdce_C_D)       -0.013   228.501    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        228.501    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[2]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[3]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.669   230.528    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y96        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.528    
  -------------------------------------------------------------------
                         slack                                 -2.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.498%)  route 0.721ns (79.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.366     0.315    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X108Y95        FDCE (Hold_fdce_C_D)         0.064     0.190    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.910%)  route 0.626ns (77.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.271     0.219    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.908    -0.832    music_player/note_player/sineread/get_addr/CLK
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.452     0.129    
    SLICE_X110Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.090    music_player/note_player/sineread/get_addr/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.391ns,  Total Violation      -35.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.419%)  route 2.128ns (78.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 19.069 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.785    19.069    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X103Y95        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDRE (Prop_fdre_C_Q)         0.456    19.525 r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/Q
                         net (fo=2, routed)           2.128    21.652    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.124    21.776 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.776    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.032    19.385    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.385    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.500ns  (logic 0.704ns (28.162%)  route 1.796ns (71.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.854    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y96        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.291    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.492ns  (logic 0.704ns (28.250%)  route 1.788ns (71.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.846    21.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.639 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.639    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.319%)  route 1.782ns (71.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.840    21.509    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.633 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.633    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.077    19.353    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.353    
                         arrival time                         -21.633    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.273ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.482ns  (logic 0.704ns (28.364%)  route 1.778ns (71.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.836    21.505    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.629 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.629    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.629    
  -------------------------------------------------------------------
                         slack                                 -2.273    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.483ns  (logic 0.704ns (28.353%)  route 1.779ns (71.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.837    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.081    19.357    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]
  -------------------------------------------------------------------
                         required time                         19.357    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.076%)  route 1.803ns (71.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.963    21.530    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.654 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.654    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.029    19.382    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.382    
                         arrival time                         -21.654    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.261ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.669%)  route 1.840ns (72.331%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          1.000    21.567    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.691 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.691    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                 -2.261    

Slack (VIOLATED) :        -2.251ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.534ns  (logic 0.704ns (27.778%)  route 1.830ns (72.222%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.990    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.681 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.681    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.681    
  -------------------------------------------------------------------
                         slack                                 -2.251    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.531ns  (logic 0.704ns (27.817%)  route 1.827ns (72.183%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.986    21.553    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I1_O)        0.124    21.677 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.677    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.677    
  -------------------------------------------------------------------
                         slack                                 -2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.860%)  route 0.665ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.665     0.209    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[6]
    SLICE_X105Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.254 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.254    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.882    -0.856    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.347    
                         clock uncertainty            0.455     0.108    
    SLICE_X105Y97        FDRE (Hold_fdre_C_D)         0.092     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.886%)  route 0.664ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.664     0.208    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[2]
    SLICE_X105Y96        LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.253    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X105Y96        FDRE (Hold_fdre_C_D)         0.092     0.199    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.128%)  route 0.694ns (78.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.694     0.239    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.284    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.284%)  route 0.731ns (79.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           0.731     0.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X108Y97        LUT6 (Prop_lut6_I2_O)        0.045     0.321 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000     0.321    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.289%)  route 0.731ns (79.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.609    -0.622    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y98        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.731     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X104Y95        LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.705     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[3]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.120     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X106Y93        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.735     0.280    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X108Y99        LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.325    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.226ns (25.261%)  route 0.669ns (74.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.298 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.298    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.091     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.732%)  route 0.711ns (79.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.711     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.301 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.226ns (25.100%)  route 0.674ns (74.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.674     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.304 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.391ns,  Total Violation      -35.284ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.419%)  route 2.128ns (78.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 19.069 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.785    19.069    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X103Y95        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDRE (Prop_fdre_C_Q)         0.456    19.525 r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/Q
                         net (fo=2, routed)           2.128    21.652    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.124    21.776 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.776    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.032    19.385    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.385    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.500ns  (logic 0.704ns (28.162%)  route 1.796ns (71.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.854    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y96        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.291    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.492ns  (logic 0.704ns (28.250%)  route 1.788ns (71.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.846    21.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.639 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.639    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.319%)  route 1.782ns (71.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.840    21.509    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.633 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.633    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.077    19.353    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.353    
                         arrival time                         -21.633    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.273ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.482ns  (logic 0.704ns (28.364%)  route 1.778ns (71.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.836    21.505    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.629 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.629    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.629    
  -------------------------------------------------------------------
                         slack                                 -2.273    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.483ns  (logic 0.704ns (28.353%)  route 1.779ns (71.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.837    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.081    19.357    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]
  -------------------------------------------------------------------
                         required time                         19.357    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.076%)  route 1.803ns (71.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.963    21.530    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.654 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.654    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.029    19.382    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.382    
                         arrival time                         -21.654    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.261ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.669%)  route 1.840ns (72.331%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          1.000    21.567    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.691 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.691    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                 -2.261    

Slack (VIOLATED) :        -2.251ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.534ns  (logic 0.704ns (27.778%)  route 1.830ns (72.222%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.990    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.681 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.681    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.681    
  -------------------------------------------------------------------
                         slack                                 -2.251    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.531ns  (logic 0.704ns (27.817%)  route 1.827ns (72.183%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.986    21.553    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I1_O)        0.124    21.677 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.677    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.677    
  -------------------------------------------------------------------
                         slack                                 -2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.860%)  route 0.665ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.665     0.209    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[6]
    SLICE_X105Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.254 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.254    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.882    -0.856    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.347    
                         clock uncertainty            0.455     0.108    
    SLICE_X105Y97        FDRE (Hold_fdre_C_D)         0.092     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.886%)  route 0.664ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.664     0.208    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[2]
    SLICE_X105Y96        LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.253    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X105Y96        FDRE (Hold_fdre_C_D)         0.092     0.199    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.128%)  route 0.694ns (78.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.694     0.239    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.284    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.284%)  route 0.731ns (79.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           0.731     0.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X108Y97        LUT6 (Prop_lut6_I2_O)        0.045     0.321 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000     0.321    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.289%)  route 0.731ns (79.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.609    -0.622    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y98        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.731     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X104Y95        LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.705     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[3]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.120     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X106Y93        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.735     0.280    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X108Y99        LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.325    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.226ns (25.261%)  route 0.669ns (74.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.298 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.298    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.091     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.732%)  route 0.711ns (79.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.711     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.301 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.226ns (25.100%)  route 0.674ns (74.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.674     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.304 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.140    19.745    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.540    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.065    

Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.140    19.745    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.540    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.065    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.368ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 3.306ns (46.600%)  route 3.788ns (53.400%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.320 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.152     3.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.666     4.141    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.374     4.515 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.611     5.125    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]_1
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.326     5.451 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.722     6.174    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.652    19.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.887    
                         clock uncertainty           -0.140    19.747    
    SLICE_X5Y38          FDRE (Setup_fdre_C_CE)      -0.205    19.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.542    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                 13.368    

Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.140    19.668    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.499    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.417    

Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.140    19.668    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.499    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.417    

Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.140    19.668    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.499    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.709%)  route 0.271ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.271    -0.205    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[1]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.579    
                         clock uncertainty            0.140    -0.439    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.256    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.178%)  route 0.129ns (37.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I1_O)        0.048    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.251    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.107    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.660%)  route 0.130ns (38.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.130    -0.315    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.251    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092    -0.363    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.843%)  route 0.129ns (38.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.271 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                         clock pessimism              0.251    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091    -0.364    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.759%)  route 0.148ns (44.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.148    -0.321    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.239    -0.610    
                         clock uncertainty            0.140    -0.469    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.378    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.183    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.091    -0.364    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/Q
                         net (fo=2, routed)           0.175    -0.300    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.255    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.858    -0.880    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.640    
                         clock uncertainty            0.140    -0.499    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121    -0.378    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/Q
                         net (fo=3, routed)           0.175    -0.269    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.238    -0.609    
                         clock uncertainty            0.140    -0.468    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.445 f  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/Q
                         net (fo=2, routed)           0.175    -0.269    adau1761_codec/i2c_interface/i_ADAU1761_interface/AC_MCLK_OBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                         clock pessimism              0.238    -0.609    
                         clock uncertainty            0.140    -0.468    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.120    -0.348    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.071%)  route 0.361ns (71.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.361    -0.108    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[5]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.140    -0.419    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.236    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 4.049ns (64.996%)  route 2.181ns (35.004%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.979 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[1]
                         net (fo=1, routed)           1.034     5.013    music_player/note_player/sineread/get_addr/sample1[13]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.329     5.342 r  music_player/note_player/sineread/get_addr/q[14]_i_1/O
                         net (fo=1, routed)           0.000     5.342    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[14]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[14]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.075     9.085    music_player/codec_conditioner/next_sample_latch/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 3.916ns (64.582%)  route 2.148ns (35.418%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.844 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.001     4.845    music_player/note_player/sineread/get_addr/sample1[11]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.331     5.176 r  music_player/note_player/sineread/get_addr/q[12]_i_1/O
                         net (fo=1, routed)           0.000     5.176    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[12]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[12]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.047    music_player/codec_conditioner/next_sample_latch/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 3.813ns (63.198%)  route 2.220ns (36.802%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.770 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.074     4.844    music_player/note_player/sineread/get_addr/sample1[10]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.302     5.146 r  music_player/note_player/sineread/get_addr/q[11]_i_1/O
                         net (fo=1, routed)           0.000     5.146    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[11]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[11]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.032     9.042    music_player/codec_conditioner/next_sample_latch/q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 3.918ns (69.152%)  route 1.748ns (30.848%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.290 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.488     4.778    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_6
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.009    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.219     8.790    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 3.807ns (64.311%)  route 2.113ns (35.689%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.730 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.966     4.696    music_player/note_player/sineread/get_addr/sample1[7]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.336     5.032 r  music_player/note_player/sineread/get_addr/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     5.032    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[8]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[8]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.075     9.047    music_player/codec_conditioner/next_sample_latch/q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 3.927ns (66.817%)  route 1.950ns (33.183%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.884 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.804     4.687    music_player/note_player/sineread/sinerom/sample1[15]
    SLICE_X109Y97        LUT3 (Prop_lut3_I0_O)        0.302     4.989 r  music_player/note_player/sineread/sinerom/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.989    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[15]
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y97        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[15]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y97        FDRE (Setup_fdre_C_D)        0.029     9.039    music_player/codec_conditioner/next_sample_latch/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 3.909ns (67.141%)  route 1.913ns (32.859%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.865 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.766     4.631    music_player/note_player/sineread/get_addr/sample1[9]
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.303     4.934 r  music_player/note_player/sineread/get_addr/q[10]_i_1/O
                         net (fo=1, routed)           0.000     4.934    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[10]
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.609     8.440    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y94        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[10]/C
                         clock pessimism              0.604     9.044    
                         clock uncertainty           -0.072     8.972    
    SLICE_X105Y94        FDRE (Setup_fdre_C_D)        0.032     9.004    music_player/codec_conditioner/next_sample_latch/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 music_player/note_player/freqrom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 3.806ns (68.588%)  route 1.743ns (31.412%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/freqrom/CLK
    RAMB18_X5Y38         RAMB18E1                                     r  music_player/note_player/freqrom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.566 r  music_player/note_player/freqrom/dout_reg/DOADO[1]
                         net (fo=2, routed)           1.260     2.826    music_player/note_player/freqrom/dout_reg[1]
    SLICE_X106Y93        LUT2 (Prop_lut2_I0_O)        0.124     2.950 r  music_player/note_player/freqrom/q[0]_i_4/O
                         net (fo=1, routed)           0.000     2.950    music_player/note_player/freqrom/q[0]_i_4_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.500 r  music_player/note_player/freqrom/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.500    music_player/note_player/freqrom/q_reg[0]_i_1_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.614 r  music_player/note_player/freqrom/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.614    music_player/note_player/freqrom/q_reg[4]_i_1__1_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.728 r  music_player/note_player/freqrom/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.728    music_player/note_player/freqrom/q_reg[8]_i_1__1_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.842 r  music_player/note_player/freqrom/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.842    music_player/note_player/freqrom/q_reg[12]_i_1__1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.956 r  music_player/note_player/freqrom/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.956    music_player/note_player/sineread/get_addr/CO[0]
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.178 r  music_player/note_player/sineread/get_addr/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.483     4.661    music_player/note_player/sineread/get_addr/q_reg[20]_i_1_n_7
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683     8.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.567     9.081    
                         clock uncertainty           -0.072     9.009    
    SLICE_X109Y95        FDRE (Setup_fdre_C_D)       -0.236     8.773    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 3.786ns (65.613%)  route 1.984ns (34.387%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.753 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.837     4.590    music_player/note_player/sineread/get_addr/sample1[8]
    SLICE_X109Y99        LUT3 (Prop_lut3_I0_O)        0.292     4.882 r  music_player/note_player/sineread/get_addr/q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.882    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[9]
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X109Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[9]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)        0.075     9.085    music_player/codec_conditioner/next_sample_latch/q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 3.907ns (68.452%)  route 1.801ns (31.548%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.828    -0.888    music_player/note_player/sineread/sinerom/CLK
    RAMB18_X5Y39         RAMB18E1                                     r  music_player/note_player/sineread/sinerom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.566 f  music_player/note_player/sineread/sinerom/dout_reg/DOADO[0]
                         net (fo=2, routed)           0.654     2.221    music_player/note_player/sineread/sinerom/DOADO[0]
    SLICE_X105Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.345 r  music_player/note_player/sineread/sinerom/q[4]_i_3__0/O
                         net (fo=1, routed)           0.492     2.837    music_player/note_player/sineread/sinerom/q[4]_i_3__0_n_0
    SLICE_X103Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.417 r  music_player/note_player/sineread/sinerom/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.417    music_player/note_player/sineread/sinerom/q_reg[4]_i_2_n_0
    SLICE_X103Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.531 r  music_player/note_player/sineread/sinerom/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.531    music_player/note_player/sineread/sinerom/q_reg[8]_i_2_n_0
    SLICE_X103Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  music_player/note_player/sineread/sinerom/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.645    music_player/note_player/sineread/sinerom/q_reg[12]_i_2_n_0
    SLICE_X103Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.867 r  music_player/note_player/sineread/sinerom/q_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.654     4.521    music_player/note_player/sineread/get_addr/sample1[12]
    SLICE_X106Y99        LUT3 (Prop_lut3_I0_O)        0.299     4.820 r  music_player/note_player/sineread/get_addr/q[13]_i_1/O
                         net (fo=1, routed)           0.000     4.820    music_player/codec_conditioner/next_sample_latch/q_reg[15]_0[13]
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.684     8.515    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X106Y99        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.567     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)        0.032     9.042    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  4.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 play_button_press_unit/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.636    -0.595    play_button_press_unit/sync/ff2/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  play_button_press_unit/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.344    play_button_press_unit/sync/ff3/q_reg[0]_0
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    play_button_press_unit/sync/ff3/clk_out1
    SLICE_X107Y97        FDRE                                         r  play_button_press_unit/sync/ff3/q_reg[0]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.072    -0.524    
    SLICE_X107Y97        FDRE (Hold_fdre_C_D)         0.072    -0.452    play_button_press_unit/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 music_player/song_reader/addr_counter/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/addr_counter/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.877%)  route 0.159ns (46.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/addr_counter/CLK
    SLICE_X106Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/song_reader/addr_counter/q_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.297    music_player/song_reader/addr_counter/ADDRARDADDR[1]
    SLICE_X108Y90        LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  music_player/song_reader/addr_counter/q[5]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    music_player/song_reader/addr_counter/q[5]_i_1__2_n_0
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/addr_counter/CLK
    SLICE_X108Y90        FDRE                                         r  music_player/song_reader/addr_counter/q_reg[5]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.072    -0.510    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121    -0.389    music_player/song_reader/addr_counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 music_player/note_player/timer_counter/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/note_player/timer_different/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.414%)  route 0.163ns (53.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/note_player/timer_counter/CLK
    SLICE_X106Y91        FDRE                                         r  music_player/note_player/timer_counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  music_player/note_player/timer_counter/q_reg[4]/Q
                         net (fo=5, routed)           0.163    -0.294    music_player/note_player/timer_different/D[4]
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/note_player/timer_different/CLK
    SLICE_X107Y91        FDRE                                         r  music_player/note_player/timer_different/q_reg[4]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.072    -0.513    
    SLICE_X107Y91        FDRE (Hold_fdre_C_D)         0.075    -0.438    music_player/note_player/timer_different/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.169%)  route 0.164ns (46.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    play_button_press_unit/one_pulse/last_value_storage/clk_out1
    SLICE_X111Y90        FDRE                                         r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  play_button_press_unit/one_pulse/last_value_storage/q_reg[0]/Q
                         net (fo=5, routed)           0.164    -0.292    music_player/song_reader/addr_counter/last_value
    SLICE_X109Y90        LUT4 (Prop_lut4_I3_O)        0.045    -0.247 r  music_player/song_reader/addr_counter/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    music_player/mcu/state_reg/D[0]
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/mcu/state_reg/CLK
    SLICE_X109Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.072    -0.490    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091    -0.399    music_player/mcu/state_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 music_player/song_reader/state_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/song_reader/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.634    -0.597    music_player/song_reader/state_reg/CLK
    SLICE_X109Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  music_player/song_reader/state_reg/q_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.273    music_player/song_reader/state_reg/state[2]
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.045    -0.228 r  music_player/song_reader/state_reg/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    music_player/song_reader/state_reg/q[0]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.904    -0.836    music_player/song_reader/state_reg/CLK
    SLICE_X108Y91        FDRE                                         r  music_player/song_reader/state_reg/q_reg[0]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.072    -0.513    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.392    music_player/song_reader/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.042    -0.245 r  music_player/mcu/state_reg/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    music_player/mcu/state_reg/next_state[1]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[1]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.072    -0.525    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.107    -0.418    music_player/mcu/state_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.607    -0.624    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  play_button_press_unit/debounce/counter/q_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.365    play_button_press_unit/debounce/counter/q_reg[15]
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.257 r  play_button_press_unit/debounce/counter/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.257    play_button_press_unit/debounce/counter/q_reg[12]_i_1_n_4
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.878    -0.862    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y92        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[15]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.072    -0.553    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.105    -0.448    play_button_press_unit/debounce/counter/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 music_player/mcu/state_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/mcu/state_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/mcu/state_reg/q_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.287    music_player/mcu/state_reg/Q[0]
    SLICE_X111Y90        LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  music_player/mcu/state_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.242    music_player/mcu/state_reg/next_state[0]
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.907    -0.833    music_player/mcu/state_reg/CLK
    SLICE_X111Y90        FDRE                                         r  music_player/mcu/state_reg/q_reg[0]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.072    -0.525    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.091    -0.434    music_player/mcu/state_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 next_button_press_unit/debounce/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_button_press_unit/debounce/state/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  next_button_press_unit/debounce/state/q_reg[1]/Q
                         net (fo=4, routed)           0.168    -0.287    next_button_press_unit/debounce/counter/Q[1]
    SLICE_X109Y93        LUT6 (Prop_lut6_I2_O)        0.045    -0.242 r  next_button_press_unit/debounce/counter/q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.242    next_button_press_unit/debounce/state/D[0]
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    next_button_press_unit/debounce/state/clk_out1
    SLICE_X109Y93        FDRE                                         r  next_button_press_unit/debounce/state/q_reg[1]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.072    -0.525    
    SLICE_X109Y93        FDRE (Hold_fdre_C_D)         0.091    -0.434    next_button_press_unit/debounce/state/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 play_button_press_unit/debounce/counter/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_button_press_unit/debounce/counter/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.606    -0.625    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  play_button_press_unit/debounce/counter/q_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.364    play_button_press_unit/debounce/counter/q_reg[3]
    SLICE_X105Y89        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  play_button_press_unit/debounce/counter/q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.256    play_button_press_unit/debounce/counter/q_reg[0]_i_2_n_4
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.877    -0.863    play_button_press_unit/debounce/counter/clk_out1
    SLICE_X105Y89        FDRE                                         r  play_button_press_unit/debounce/counter/q_reg[3]/C
                         clock pessimism              0.237    -0.625    
                         clock uncertainty            0.072    -0.554    
    SLICE_X105Y89        FDRE (Hold_fdre_C_D)         0.105    -0.449    play_button_press_unit/debounce/counter/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           51  Failing Endpoints,  Worst Slack       -2.345ns,  Total Violation     -110.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.345ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sample_delay/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.498ns  (logic 0.580ns (23.215%)  route 1.918ns (76.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.959   230.818    music_player/note_player/sineread/sample_delay/sel[0]
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sample_delay/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.043   228.473    music_player/note_player/sineread/sample_delay/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.473    
                         arrival time                        -230.818    
  -------------------------------------------------------------------
                         slack                                 -2.345    

Slack (VIOLATED) :        -2.294ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.477ns  (logic 0.580ns (23.411%)  route 1.897ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.938   230.797    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X108Y95        FDCE (Setup_fdce_C_D)       -0.013   228.503    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        228.503    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.294    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[2]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[3]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.217ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.669   230.528    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.450   228.516    
    SLICE_X106Y96        FDRE (Setup_fdre_C_CE)      -0.205   228.311    music_player/note_player/sineread/get_addr/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.311    
                         arrival time                        -230.528    
  -------------------------------------------------------------------
                         slack                                 -2.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.085    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.450     0.125    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.086    music_player/note_player/sineread/get_addr/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.498%)  route 0.721ns (79.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.366     0.315    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.450     0.124    
    SLICE_X108Y95        FDCE (Hold_fdce_C_D)         0.064     0.188    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.910%)  route 0.626ns (77.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.271     0.219    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.908    -0.832    music_player/note_player/sineread/get_addr/CLK
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.450     0.127    
    SLICE_X110Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0

Setup :           51  Failing Endpoints,  Worst Slack       -2.347ns,  Total Violation     -111.099ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.347ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sample_delay/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.498ns  (logic 0.580ns (23.215%)  route 1.918ns (76.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.959   230.818    music_player/note_player/sineread/sample_delay/sel[0]
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sample_delay/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/note_player/sineread/sample_delay/q_reg[0]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)       -0.043   228.471    music_player/note_player/sineread/sample_delay/q_reg[0]
  -------------------------------------------------------------------
                         required time                        228.471    
                         arrival time                        -230.818    
  -------------------------------------------------------------------
                         slack                                 -2.347    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.477ns  (logic 0.580ns (23.411%)  route 1.897ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.938   230.797    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X108Y95        FDCE (Setup_fdce_C_D)       -0.013   228.501    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        228.501    
                         arrival time                        -230.797    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[11]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[11]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[2]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[2]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[3]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[3]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[4]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[4]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[5]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[5]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[6]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[6]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.826%)  route 1.666ns (74.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.707   230.565    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y94        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[7]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y94        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[7]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.565    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 228.514 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 228.319 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.866   228.319    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.456   228.775 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.959   229.735    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.124   229.859 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.669   230.528    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.683   228.514    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y96        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[10]/C
                         clock pessimism              0.452   228.966    
                         clock uncertainty           -0.452   228.514    
    SLICE_X106Y96        FDRE (Setup_fdre_C_CE)      -0.205   228.309    music_player/note_player/sineread/get_addr/q_reg[10]
  -------------------------------------------------------------------
                         required time                        228.309    
                         arrival time                        -230.528    
  -------------------------------------------------------------------
                         slack                                 -2.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[0]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[1]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[20]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.256     0.205    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/get_addr/CLK
    SLICE_X109Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[21]/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X109Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.087    music_player/note_player/sineread/get_addr/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[16]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[17]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[18]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.111%)  route 0.619ns (76.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.264     0.212    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.906    -0.834    music_player/note_player/sineread/get_addr/CLK
    SLICE_X106Y97        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[19]/C
                         clock pessimism              0.509    -0.325    
                         clock uncertainty            0.452     0.127    
    SLICE_X106Y97        FDRE (Hold_fdre_C_CE)       -0.039     0.088    music_player/note_player/sineread/get_addr/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.498%)  route 0.721ns (79.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.366     0.315    music_player/note_player/sineread/sinerom/pwropt_1
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.905    -0.835    music_player/note_player/sineread/sinerom/CLK
    SLICE_X108Y95        FDCE                                         r  music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop/C
                         clock pessimism              0.509    -0.326    
                         clock uncertainty            0.452     0.126    
    SLICE_X108Y95        FDCE (Hold_fdce_C_D)         0.064     0.190    music_player/note_player/sineread/sinerom/music_player/note_player/sineread/sinerom/dout_reg_cooolgate_en_gate_4_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/note_player/sineread/get_addr/q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.910%)  route 0.626ns (77.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.637    -0.592    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_replica/Q
                         net (fo=7, routed)           0.355    -0.096    music_player/codec_conditioner/new_frame_state/new_frame_repN_alias
    SLICE_X107Y95        LUT3 (Prop_lut3_I1_O)        0.045    -0.051 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__7/O
                         net (fo=24, routed)          0.271     0.219    music_player/note_player/sineread/get_addr/sel[0]
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.908    -0.832    music_player/note_player/sineread/get_addr/CLK
    SLICE_X110Y95        FDRE                                         r  music_player/note_player/sineread/get_addr/q_reg[9]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.452     0.129    
    SLICE_X110Y95        FDRE (Hold_fdre_C_CE)       -0.039     0.090    music_player/note_player/sineread/get_addr/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.391ns,  Total Violation      -35.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.419%)  route 2.128ns (78.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 19.069 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.785    19.069    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X103Y95        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDRE (Prop_fdre_C_Q)         0.456    19.525 r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/Q
                         net (fo=2, routed)           2.128    21.652    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.124    21.776 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.776    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.032    19.385    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.385    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.500ns  (logic 0.704ns (28.162%)  route 1.796ns (71.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.854    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y96        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.291    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.492ns  (logic 0.704ns (28.250%)  route 1.788ns (71.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.846    21.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.639 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.639    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.319%)  route 1.782ns (71.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.840    21.509    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.633 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.633    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.077    19.353    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.353    
                         arrival time                         -21.633    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.273ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.482ns  (logic 0.704ns (28.364%)  route 1.778ns (71.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.836    21.505    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.629 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.629    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.629    
  -------------------------------------------------------------------
                         slack                                 -2.273    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.483ns  (logic 0.704ns (28.353%)  route 1.779ns (71.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.837    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.081    19.357    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]
  -------------------------------------------------------------------
                         required time                         19.357    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.076%)  route 1.803ns (71.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.963    21.530    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.654 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.654    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.029    19.382    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.382    
                         arrival time                         -21.654    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.261ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.669%)  route 1.840ns (72.331%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          1.000    21.567    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.691 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.691    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                 -2.261    

Slack (VIOLATED) :        -2.251ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.534ns  (logic 0.704ns (27.778%)  route 1.830ns (72.222%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.990    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.681 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.681    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.681    
  -------------------------------------------------------------------
                         slack                                 -2.251    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.531ns  (logic 0.704ns (27.817%)  route 1.827ns (72.183%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.986    21.553    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I1_O)        0.124    21.677 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.677    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.677    
  -------------------------------------------------------------------
                         slack                                 -2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.860%)  route 0.665ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.665     0.209    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[6]
    SLICE_X105Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.254 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.254    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.882    -0.856    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.347    
                         clock uncertainty            0.455     0.108    
    SLICE_X105Y97        FDRE (Hold_fdre_C_D)         0.092     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.886%)  route 0.664ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.664     0.208    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[2]
    SLICE_X105Y96        LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.253    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X105Y96        FDRE (Hold_fdre_C_D)         0.092     0.199    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.128%)  route 0.694ns (78.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.694     0.239    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.284    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.284%)  route 0.731ns (79.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           0.731     0.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X108Y97        LUT6 (Prop_lut6_I2_O)        0.045     0.321 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000     0.321    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.289%)  route 0.731ns (79.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.609    -0.622    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y98        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.731     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X104Y95        LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.705     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[3]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.120     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X106Y93        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.735     0.280    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X108Y99        LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.325    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.226ns (25.261%)  route 0.669ns (74.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.298 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.298    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.091     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.732%)  route 0.711ns (79.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.711     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.301 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.226ns (25.100%)  route 0.674ns (74.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.674     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.304 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       13.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.140    19.745    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.540    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.065    

Slack (MET) :             13.065ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.826ns (38.210%)  route 4.570ns (61.790%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.322     6.475    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.140    19.745    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.540    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 13.065    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.463%)  route 4.335ns (60.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 19.240 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.087     6.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.572    19.240    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                         clock pessimism              0.603    19.843    
                         clock uncertainty           -0.140    19.703    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    19.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 13.258    

Slack (MET) :             13.368ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 3.306ns (46.600%)  route 3.788ns (53.400%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 19.320 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.152     3.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.666     4.141    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.374     4.515 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.611     5.125    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]_1
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.326     5.451 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.722     6.174    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.652    19.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.887    
                         clock uncertainty           -0.140    19.747    
    SLICE_X5Y38          FDRE (Setup_fdre_C_CE)      -0.205    19.542    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.542    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                 13.368    

Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.140    19.668    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.499    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.417    

Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.140    19.668    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.499    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.417    

Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.826ns (40.353%)  route 4.177ns (59.647%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 19.241 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.792    -0.921    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.533 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          1.790     3.323    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.124     3.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.817     4.264    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124     4.388 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.642     5.030    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124     5.154 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.929     6.082    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.573    19.241    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y35         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.567    19.808    
                         clock uncertainty           -0.140    19.668    
    SLICE_X10Y35         FDRE (Setup_fdre_C_CE)      -0.169    19.499    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                 13.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.709%)  route 0.271ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.271    -0.205    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[1]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.255    -0.579    
                         clock uncertainty            0.140    -0.439    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.256    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.178%)  route 0.129ns (37.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT4 (Prop_lut4_I1_O)        0.048    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.251    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.107    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.660%)  route 0.130ns (38.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.130    -0.315    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.270    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_2_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
                         clock pessimism              0.251    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092    -0.363    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.843%)  route 0.129ns (38.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/Q
                         net (fo=7, routed)           0.129    -0.316    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[0]
    SLICE_X1Y38          LUT3 (Prop_lut3_I0_O)        0.045    -0.271 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                         clock pessimism              0.251    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.091    -0.364    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.759%)  route 0.148ns (44.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.620    -0.610    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/Q
                         net (fo=9, routed)           0.148    -0.321    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.889    -0.849    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y37          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.239    -0.610    
                         clock uncertainty            0.140    -0.469    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.378    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.183    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[0]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.888    -0.850    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.140    -0.455    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.091    -0.364    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.590    -0.640    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[8]/Q
                         net (fo=2, routed)           0.175    -0.300    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[8]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.255 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.255    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.858    -0.880    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y36          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.640    
                         clock uncertainty            0.140    -0.499    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121    -0.378    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/Q
                         net (fo=3, routed)           0.175    -0.269    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y38          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
                         clock pessimism              0.238    -0.609    
                         clock uncertainty            0.140    -0.468    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120    -0.348    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.621    -0.609    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.445 f  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/Q
                         net (fo=2, routed)           0.175    -0.269    adau1761_codec/i2c_interface/i_ADAU1761_interface/AC_MCLK_OBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045    -0.224 r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.224    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.891    -0.847    adau1761_codec/i2c_interface/i_ADAU1761_interface/CLK_48
    SLICE_X0Y11          FDRE                                         r  adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg/C
                         clock pessimism              0.238    -0.609    
                         clock uncertainty            0.140    -0.468    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.120    -0.348    adau1761_codec/i2c_interface/i_ADAU1761_interface/master_clk_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.071%)  route 0.361ns (71.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y35          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.361    -0.108    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[5]
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.903    -0.834    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y14         RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.140    -0.419    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.236    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.391ns,  Total Violation      -35.284ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.419%)  route 2.128ns (78.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 19.069 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.785    19.069    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X103Y95        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDRE (Prop_fdre_C_Q)         0.456    19.525 r  music_player/codec_conditioner/next_sample_latch/q_reg[1]/Q
                         net (fo=2, routed)           2.128    21.652    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.124    21.776 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.776    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.032    19.385    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.385    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                 -2.391    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.500ns  (logic 0.704ns (28.162%)  route 1.796ns (71.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.854    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y96        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.291    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.492ns  (logic 0.704ns (28.250%)  route 1.788ns (71.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.846    21.515    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.639 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    21.639    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                 -2.283    

Slack (VIOLATED) :        -2.279ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.319%)  route 1.782ns (71.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.840    21.509    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.633 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000    21.633    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.077    19.353    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         19.353    
                         arrival time                         -21.633    
  -------------------------------------------------------------------
                         slack                                 -2.279    

Slack (VIOLATED) :        -2.273ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.482ns  (logic 0.704ns (28.364%)  route 1.778ns (71.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.836    21.505    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.629 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.629    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.079    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.629    
  -------------------------------------------------------------------
                         slack                                 -2.273    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.483ns  (logic 0.704ns (28.353%)  route 1.779ns (71.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 19.279 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.942    20.544    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X108Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.668 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1_replica/O
                         net (fo=5, routed)           0.837    21.506    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0_repN_3
    SLICE_X104Y95        LUT6 (Prop_lut6_I1_O)        0.124    21.630 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1/O
                         net (fo=1, routed)           0.000    21.630    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[58]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.612    19.279    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]/C
                         clock pessimism              0.452    19.732    
                         clock uncertainty           -0.455    19.276    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)        0.081    19.357    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[58]
  -------------------------------------------------------------------
                         required time                         19.357    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.076%)  route 1.803ns (71.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 19.356 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.963    21.530    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X110Y96        LUT6 (Prop_lut6_I1_O)        0.124    21.654 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000    21.654    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.689    19.356    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.452    19.809    
                         clock uncertainty           -0.455    19.353    
    SLICE_X110Y96        FDRE (Setup_fdre_C_D)        0.029    19.382    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         19.382    
                         arrival time                         -21.654    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.261ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.544ns  (logic 0.704ns (27.669%)  route 1.840ns (72.331%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          1.000    21.567    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.691 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.691    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                 -2.261    

Slack (VIOLATED) :        -2.251ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.534ns  (logic 0.704ns (27.778%)  route 1.830ns (72.222%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.990    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124    21.681 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.681    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.681    
  -------------------------------------------------------------------
                         slack                                 -2.251    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.531ns  (logic 0.704ns (27.817%)  route 1.827ns (72.183%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 19.354 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.853ns = ( 19.147 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.863    19.147    music_player/codec_conditioner/new_frame_state/CLK
    SLICE_X107Y94        FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDRE (Prop_fdre_C_Q)         0.456    19.603 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=14, routed)          0.840    20.443    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X107Y95        LUT2 (Prop_lut2_I1_O)        0.124    20.567 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1/O
                         net (fo=33, routed)          0.986    21.553    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X108Y97        LUT6 (Prop_lut6_I1_O)        0.124    21.677 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.677    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          1.687    19.354    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.807    
                         clock uncertainty           -0.455    19.351    
    SLICE_X108Y97        FDRE (Setup_fdre_C_D)        0.079    19.430    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.430    
                         arrival time                         -21.677    
  -------------------------------------------------------------------
                         slack                                 -2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.860%)  route 0.665ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[7]/Q
                         net (fo=1, routed)           0.665     0.209    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[6]
    SLICE_X105Y97        LUT6 (Prop_lut6_I3_O)        0.045     0.254 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.254    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.882    -0.856    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.347    
                         clock uncertainty            0.455     0.108    
    SLICE_X105Y97        FDRE (Hold_fdre_C_D)         0.092     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.886%)  route 0.664ns (78.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[3]/Q
                         net (fo=1, routed)           0.664     0.208    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[2]
    SLICE_X105Y96        LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.253    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X105Y96        FDRE (Hold_fdre_C_D)         0.092     0.199    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.128%)  route 0.694ns (78.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.694     0.239    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.284    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.284%)  route 0.731ns (79.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           0.731     0.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X108Y97        LUT6 (Prop_lut6_I2_O)        0.045     0.321 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000     0.321    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y97        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.289%)  route 0.731ns (79.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.609    -0.622    music_player/codec_conditioner/next_sample_latch/CLK
    SLICE_X105Y98        FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  music_player/codec_conditioner/next_sample_latch/q_reg[5]/Q
                         net (fo=2, routed)           0.731     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[4]
    SLICE_X104Y95        LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.886%)  route 0.705ns (79.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[4]/Q
                         net (fo=1, routed)           0.705     0.249    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[3]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.294    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.120     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.197%)  route 0.735ns (79.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X106Y93        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.735     0.280    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X108Y99        LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.325    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.908    -0.830    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X108Y99        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.321    
                         clock uncertainty            0.455     0.134    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121     0.255    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.226ns (25.261%)  route 0.669ns (74.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.200    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X110Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.298 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.298    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X110Y96        FDRE (Hold_fdre_C_D)         0.091     0.227    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.732%)  route 0.711ns (79.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X107Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.711     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X104Y95        LUT6 (Prop_lut6_I2_O)        0.045     0.301 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.301    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X104Y95        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.455     0.107    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.121     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.226ns (25.100%)  route 0.674ns (74.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.635    -0.596    music_player/codec_conditioner/current_sample_latch/CLK
    SLICE_X109Y96        FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.674     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X111Y96        LUT6 (Prop_lut6_I2_O)        0.098     0.304 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=151, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=93, routed)          0.910    -0.828    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X111Y96        FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.319    
                         clock uncertainty            0.455     0.136    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.092     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.076    





