Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 17 16:23:18 2022
| Host         : Mongoose_Razer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 43 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.041        0.000                      0                30763        0.016        0.000                      0                30712        6.556        0.000                       0                 11996  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
GCLK                                                                                        {0.000 20.000}     40.000          25.000          
  clk_out1_pll0                                                                             {0.000 13.886}     27.773          36.006          
  clk_out2_pll0                                                                             {0.000 18.515}     37.031          27.005          
  clk_out3_pll0                                                                             {0.000 7.686}      15.371          65.057          
  clkfbout_pll0                                                                             {0.000 20.000}     40.000          25.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
rclk                                                                                        {0.000 12.500}     27.000          37.037          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                                                                                         15.000        0.000                       0                     1  
  clk_out1_pll0                                                                                  12.686        0.000                      0                  803        0.116        0.000                      0                  803       13.386        0.000                       0                   476  
  clk_out2_pll0                                                                                  35.910        0.000                      0                    1        0.365        0.000                      0                    1       18.015        0.000                       0                     4  
  clk_out3_pll0                                                                                   4.981        0.000                      0                19238        0.016        0.000                      0                19238        6.556        0.000                       0                  9897  
  clkfbout_pll0                                                                                                                                                                                                                              38.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.823        0.000                      0                  928        0.085        0.000                      0                  928       15.370        0.000                       0                   483  
rclk                                                                                             13.431        0.000                      0                 2166        0.056        0.000                      0                 2166       12.000        0.000                       0                  1132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out3_pll0                                                                                    31.970        0.000                      0                    8                                                                        
clk_out3_pll0                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       14.402        0.000                      0                    8                                                                        
input port clock                                                                            rclk                                                                                              4.041        0.000                      0                   35                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_pll0                                                                               clk_out1_pll0                                                                                     9.759        0.000                      0                  471        0.811        0.000                      0                  471  
**async_default**                                                                           clk_out3_pll0                                                                               clk_out3_pll0                                                                                     4.073        0.000                      0                 5951        0.376        0.000                      0                 5951  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.071        0.000                      0                  100        0.325        0.000                      0                  100  
**async_default**                                                                           rclk                                                                                        rclk                                                                                              8.290        0.000                      0                 1054        0.705        0.000                      0                 1054  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll0
  To Clock:  clk_out1_pll0

Setup :            0  Failing Endpoints,  Worst Slack       12.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.686ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.348ns (36.490%)  route 0.606ns (63.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 12.938 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.378    -0.574    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/io_clk
    SLICE_X71Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDCE (Prop_fdce_C_Q)         0.348    -0.226 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p_reg/Q
                         net (fo=1, routed)           0.606     0.380    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p
    SLICE_X75Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.338    12.938    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/GMII_2p_CLK
    SLICE_X75Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.338    
                         clock uncertainty           -0.096    13.242    
    SLICE_X75Y96         FDCE (Setup_fdce_C_D)       -0.177    13.065    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                 12.686    

Slack (MET) :             12.705ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.348ns (40.036%)  route 0.521ns (59.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 12.867 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.378    -0.574    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/io_clk
    SLICE_X69Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDCE (Prop_fdce_C_Q)         0.348    -0.226 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rgst_1p_reg/Q
                         net (fo=1, routed)           0.521     0.295    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rgst_1p
    SLICE_X68Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.267    12.867    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/GMII_2p_CLK
    SLICE_X68Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.421    13.288    
                         clock uncertainty           -0.096    13.192    
    SLICE_X68Y94         FDCE (Setup_fdce_C_D)       -0.192    13.000    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                 12.705    

Slack (MET) :             12.800ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.379ns (41.689%)  route 0.530ns (58.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 12.938 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.447    -0.505    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/io_clk
    SLICE_X73Y95         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDCE (Prop_fdce_C_Q)         0.379    -0.126 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rgst_1p_reg/Q
                         net (fo=1, routed)           0.530     0.404    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rgst_1p
    SLICE_X75Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.338    12.938    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/GMII_2p_CLK
    SLICE_X75Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.338    
                         clock uncertainty           -0.096    13.242    
    SLICE_X75Y96         FDCE (Setup_fdce_C_D)       -0.038    13.204    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD16/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 12.800    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.433ns (46.939%)  route 0.489ns (53.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 12.938 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.449    -0.503    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/io_clk
    SLICE_X74Y95         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y95         FDCE (Prop_fdce_C_Q)         0.433    -0.070 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rgst_1p_reg/Q
                         net (fo=1, routed)           0.489     0.419    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rgst_1p
    SLICE_X75Y95         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.338    12.938    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/GMII_2p_CLK
    SLICE_X75Y95         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.421    13.359    
                         clock uncertainty           -0.096    13.263    
    SLICE_X75Y95         FDCE (Setup_fdce_C_D)       -0.043    13.220    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD2/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.081%)  route 0.522ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 12.936 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.447    -0.505    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/io_clk
    SLICE_X73Y98         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.126 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rgst_1p_reg/Q
                         net (fo=1, routed)           0.522     0.396    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rgst_1p
    SLICE_X73Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.336    12.936    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/GMII_2p_CLK
    SLICE_X73Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.417    13.353    
                         clock uncertainty           -0.096    13.257    
    SLICE_X73Y96         FDCE (Setup_fdce_C_D)       -0.038    13.219    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             12.836ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.348ns (45.969%)  route 0.409ns (54.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 12.867 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.378    -0.574    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/io_clk
    SLICE_X69Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y94         FDCE (Prop_fdce_C_Q)         0.348    -0.226 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rgst_1p_reg/Q
                         net (fo=1, routed)           0.409     0.183    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rgst_1p
    SLICE_X68Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.267    12.867    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/GMII_2p_CLK
    SLICE_X68Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.421    13.288    
                         clock uncertainty           -0.096    13.192    
    SLICE_X68Y94         FDCE (Setup_fdce_C_D)       -0.173    13.019    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                 12.836    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.433ns (51.422%)  route 0.409ns (48.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 12.927 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.439    -0.512    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/io_clk
    SLICE_X78Y101        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDCE (Prop_fdce_C_Q)         0.433    -0.079 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rgst_1p_reg/Q
                         net (fo=1, routed)           0.409     0.330    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rgst_1p
    SLICE_X78Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.327    12.927    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/GMII_2p_CLK
    SLICE_X78Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.419    13.346    
                         clock uncertainty           -0.096    13.250    
    SLICE_X78Y100        FDCE (Setup_fdce_C_D)       -0.011    13.239    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD9/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 12.909    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.379ns (47.675%)  route 0.416ns (52.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 12.924 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.433    -0.518    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/io_clk
    SLICE_X73Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.139 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rgst_1p_reg/Q
                         net (fo=1, routed)           0.416     0.276    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rgst_1p
    SLICE_X75Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.324    12.924    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/GMII_2p_CLK
    SLICE_X75Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.401    13.325    
                         clock uncertainty           -0.096    13.229    
    SLICE_X75Y100        FDCE (Setup_fdce_C_D)       -0.043    13.186    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 12.909    

Slack (MET) :             12.920ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.379ns (49.098%)  route 0.393ns (50.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 12.924 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.433    -0.518    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/io_clk
    SLICE_X73Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDCE (Prop_fdce_C_Q)         0.379    -0.139 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rgst_1p_reg/Q
                         net (fo=1, routed)           0.393     0.253    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rgst_1p
    SLICE_X75Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.324    12.924    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/GMII_2p_CLK
    SLICE_X75Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.401    13.325    
                         clock uncertainty           -0.096    13.229    
    SLICE_X75Y100        FDCE (Setup_fdce_C_D)       -0.055    13.174    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                 12.920    

Slack (MET) :             12.920ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rgst_1p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rxdp_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.379ns (49.099%)  route 0.393ns (50.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 12.938 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.447    -0.505    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/io_clk
    SLICE_X73Y98         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rgst_1p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDCE (Prop_fdce_C_Q)         0.379    -0.126 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rgst_1p_reg/Q
                         net (fo=1, routed)           0.393     0.267    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rgst_1p
    SLICE_X75Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rxdp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.338    12.938    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/GMII_2p_CLK
    SLICE_X75Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.338    
                         clock uncertainty           -0.096    13.242    
    SLICE_X75Y96         FDCE (Setup_fdce_C_D)       -0.055    13.187    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD14/rxdp_reg
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                 12.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_bts_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.587    -0.572    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop1/io_clk
    SLICE_X77Y69         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop1/q_reg/Q
                         net (fo=3, routed)           0.064    -0.367    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/A
    SLICE_X76Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.322 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_bts_r_i_1/O
                         net (fo=1, routed)           0.000    -0.322    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_bts_r_i_1_n_0
    SLICE_X76Y69         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_bts_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.858    -0.811    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X76Y69         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_bts_r_reg/C
                         clock pessimism              0.252    -0.559    
    SLICE_X76Y69         FDCE (Hold_fdce_C_D)         0.121    -0.438    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_bts_r_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.566    -0.593    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X64Y95         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[46]/Q
                         net (fo=1, routed)           0.053    -0.399    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_REMPTY_SCALAFIFO_to_ASFIFO_0/data_buf_reg[47][6]
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.045    -0.354 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_REMPTY_SCALAFIFO_to_ASFIFO_0/data_buf[38]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.354    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[55]_1[38]
    SLICE_X65Y95         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.838    -0.831    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X65Y95         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[38]/C
                         clock pessimism              0.251    -0.580    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.091    -0.489    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[38]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.598    -0.561    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X89Y68         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDPE (Prop_fdpe_C_Q)         0.141    -0.420 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[5]/Q
                         net (fo=1, routed)           0.099    -0.321    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2__0[5]
    SLICE_X87Y68         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.868    -0.801    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X87Y68         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X87Y68         FDCE (Hold_fdce_C_D)         0.078    -0.469    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rgst_1n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.243%)  route 0.124ns (46.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.592    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X67Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[19]/Q
                         net (fo=2, routed)           0.124    -0.327    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rgst_1n_reg_0[1]
    SLICE_X71Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rgst_1n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.830    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/io_clk
    SLICE_X71Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rgst_1n_reg/C
                         clock pessimism              0.276    -0.554    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.076    -0.478    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[41]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.467%)  route 0.098ns (34.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.599    -0.560    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X81Y92         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.419 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[41]/Q
                         net (fo=2, routed)           0.098    -0.321    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0__0[41]
    SLICE_X80Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.276 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0[40]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0[40]_i_1__0_n_0
    SLICE_X80Y92         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.871    -0.798    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X80Y92         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[40]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X80Y92         FDCE (Hold_fdce_C_D)         0.120    -0.427    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[40]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.189ns (69.006%)  route 0.085ns (30.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.603    -0.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X82Y92         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[28]/Q
                         net (fo=2, routed)           0.085    -0.330    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0__0[28]
    SLICE_X83Y92         LUT4 (Prop_lut4_I3_O)        0.048    -0.282 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0[27]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0[27]_i_1__0_n_0
    SLICE_X83Y92         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.875    -0.794    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X83Y92         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[27]/C
                         clock pessimism              0.251    -0.543    
    SLICE_X83Y92         FDPE (Hold_fdpe_C_D)         0.107    -0.436    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[27]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.591%)  route 0.127ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.598    -0.561    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X87Y68         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[0]/Q
                         net (fo=2, routed)           0.127    -0.293    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2[0]
    SLICE_X85Y68         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.867    -0.802    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X85Y68         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[63]/C
                         clock pessimism              0.276    -0.526    
    SLICE_X85Y68         FDCE (Hold_fdce_C_D)         0.078    -0.448    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[63]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.592    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X66Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[3]/Q
                         net (fo=1, routed)           0.051    -0.377    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg_n_0_[3]
    SLICE_X67Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data[3]_i_1_n_0
    SLICE_X67Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.830    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X67Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[3]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X67Y97         FDCE (Hold_fdce_C_D)         0.092    -0.487    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.579%)  route 0.107ns (36.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.592    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X65Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[15]/Q
                         net (fo=2, routed)           0.107    -0.345    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_SCALAFIFO_0/data_buf_reg[31]_1[7]
    SLICE_X66Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.300 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_SCALAFIFO_0/data_buf[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[55]_1[7]
    SLICE_X66Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.830    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X66Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[7]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.121    -0.455    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/data_buf_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             clk_out1_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.243%)  route 0.124ns (46.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.567    -0.592    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X67Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data_reg[11]/Q
                         net (fo=2, routed)           0.124    -0.327    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1n_reg_0[0]
    SLICE_X71Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.839    -0.830    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/io_clk
    SLICE_X71Y97         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p_reg/C
                         clock pessimism              0.276    -0.554    
    SLICE_X71Y97         FDCE (Hold_fdce_C_D)         0.071    -0.483    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD13/rgst_1p_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll0
Waveform(ns):       { 0.000 13.886 }
Period(ns):         27.773
Sources:            { u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         27.773      25.603     RAMB36_X1Y19     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_SCALAFIFO_0/DP8X72_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         27.773      26.181     BUFGCTRL_X0Y0    u_clk_gen_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         27.773      26.524     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         27.773      26.773     SLICE_X77Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/dflop0/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.773      26.773     SLICE_X77Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop0/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.773      26.773     SLICE_X77Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.773      26.773     SLICE_X77Y102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_ddr_en_sync_0/dflop0/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.773      26.773     SLICE_X77Y102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_ddr_en_sync_0/dflop1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.773      26.773     SLICE_X77Y102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_ddr_en_sync_0/dflop1/q_reg_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         27.773      26.773     SLICE_X76Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_bts_sync_0/dflop0/q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       27.773      185.587    MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X77Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/dflop0/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X77Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop0/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X77Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_btchk_sync_2/sync0/dflop1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X76Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_bts_sync_0/dflop0/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X76Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_bts_sync_0/sync0/dflop0/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X76Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_bts_sync_0/sync0/dflop1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X74Y70     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_fail_sync_1/dflop0/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X74Y70     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_fail_sync_1/dflop1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X77Y69     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_tx_bts_sync_0/tflop0/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X74Y70     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_tx_rdy_sync_0/dflop0/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X77Y102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_ddr_en_sync_0/dflop0/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X77Y102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_ddr_en_sync_0/dflop1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X77Y102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_ddr_en_sync_0/dflop1/q_reg_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X74Y70     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_fail_sync_1/dflop0/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X74Y70     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_rx_fail_sync_1/dflop1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X74Y70     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_tx_rdy_sync_0/dflop0/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X74Y70     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/u_tx_rdy_sync_0/dflop1/q_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.886      13.386     SLICE_X78Y94     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.886      13.386     SLICE_X78Y94     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.886      13.386     SLICE_X81Y95     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data0_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll0
  To Clock:  clk_out2_pll0

Setup :            0  Failing Endpoints,  Worst Slack       35.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.910ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll0  {rise@0.000ns fall@18.515ns period=37.031ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll0  {rise@0.000ns fall@18.515ns period=37.031ns})
  Path Group:             clk_out2_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.031ns  (clk_out2_pll0 rise@37.031ns - clk_out2_pll0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.379ns (39.477%)  route 0.581ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.949ns = ( 36.081 - 37.031 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    u_axi_bus_m32_bridge_0/ref_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_axi_bus_m32_bridge_0/ref_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/ref_clk
    SLICE_X86Y75         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.129 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/Q
                         net (fo=1, routed)           0.581     0.452    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg_0
    SLICE_X86Y75         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll0 rise edge)
                                                     37.031    37.031 r  
    P17                                               0.000    37.031 r  GCLK (IN)
                         net (fo=0)                   0.000    37.031    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    38.384 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    39.387    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    33.294 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    34.667    u_axi_bus_m32_bridge_0/ref_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.744 r  u_axi_bus_m32_bridge_0/ref_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.337    36.081    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/ref_clk
    SLICE_X86Y75         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/C
                         clock pessimism              0.441    36.523    
                         clock uncertainty           -0.101    36.421    
    SLICE_X86Y75         FDCE (Setup_fdce_C_D)       -0.059    36.362    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                 35.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll0  {rise@0.000ns fall@18.515ns period=37.031ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll0  {rise@0.000ns fall@18.515ns period=37.031ns})
  Path Group:             clk_out2_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll0 rise@0.000ns - clk_out2_pll0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    u_axi_bus_m32_bridge_0/ref_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_axi_bus_m32_bridge_0/ref_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/ref_clk
    SLICE_X86Y75         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/Q
                         net (fo=1, routed)           0.290    -0.136    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg_0
    SLICE_X86Y75         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    u_axi_bus_m32_bridge_0/ref_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_axi_bus_m32_bridge_0/ref_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.861    -0.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/ref_clk
    SLICE_X86Y75         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/C
                         clock pessimism              0.241    -0.567    
    SLICE_X86Y75         FDCE (Hold_fdce_C_D)         0.066    -0.501    u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll0
Waveform(ns):       { 0.000 18.515 }
Period(ns):         37.031
Sources:            { u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         37.031      35.438     BUFGCTRL_X0Y4    u_axi_bus_m32_bridge_0/ref_clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         37.031      35.782     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         37.031      36.031     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         37.031      36.031     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       37.031      176.329    MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff0/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         18.515      18.015     SLICE_X86Y75     u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll0
  To Clock:  clk_out3_pll0

Setup :            0  Failing Endpoints,  Worst Slack        4.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 1.718ns (17.132%)  route 8.310ns (82.868%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 14.340 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.879     9.440    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X71Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.255    14.340    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X71Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[10]/C
                         clock pessimism              0.340    14.680    
                         clock uncertainty           -0.091    14.590    
    SLICE_X71Y78         FDCE (Setup_fdce_C_CE)      -0.168    14.422    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[10]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 1.718ns (17.132%)  route 8.310ns (82.868%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 14.340 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.879     9.440    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X71Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.255    14.340    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X71Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[8]/C
                         clock pessimism              0.340    14.680    
                         clock uncertainty           -0.091    14.590    
    SLICE_X71Y78         FDCE (Setup_fdce_C_CE)      -0.168    14.422    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[8]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 1.718ns (17.132%)  route 8.310ns (82.868%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 14.340 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.879     9.440    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X70Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.255    14.340    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X70Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[11]/C
                         clock pessimism              0.340    14.680    
                         clock uncertainty           -0.091    14.590    
    SLICE_X70Y78         FDCE (Setup_fdce_C_CE)      -0.136    14.454    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[11]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 1.718ns (17.132%)  route 8.310ns (82.868%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 14.340 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.879     9.440    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X70Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.255    14.340    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X70Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[12]/C
                         clock pessimism              0.340    14.680    
                         clock uncertainty           -0.091    14.590    
    SLICE_X70Y78         FDCE (Setup_fdce_C_CE)      -0.136    14.454    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[12]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 1.718ns (17.371%)  route 8.172ns (82.629%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 14.415 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.741     9.302    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X81Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.330    14.415    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X81Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[3]/C
                         clock pessimism              0.340    14.755    
                         clock uncertainty           -0.091    14.665    
    SLICE_X81Y74         FDCE (Setup_fdce_C_CE)      -0.168    14.497    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 1.718ns (17.371%)  route 8.172ns (82.629%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 14.415 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.741     9.302    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X81Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.330    14.415    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X81Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[4]/C
                         clock pessimism              0.340    14.755    
                         clock uncertainty           -0.091    14.665    
    SLICE_X81Y74         FDCE (Setup_fdce_C_CE)      -0.168    14.497    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[4]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 1.718ns (17.371%)  route 8.172ns (82.629%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 14.415 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.741     9.302    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X81Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.330    14.415    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X81Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[5]/C
                         clock pessimism              0.340    14.755    
                         clock uncertainty           -0.091    14.665    
    SLICE_X81Y74         FDCE (Setup_fdce_C_CE)      -0.168    14.497    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[5]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 0.694ns (6.911%)  route 9.349ns (93.089%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 14.338 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.434    -0.518    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X72Y79         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.139 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[9]/Q
                         net (fo=149, routed)         5.453     5.314    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg_n_0_[9]
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[63]_i_13/O
                         net (fo=64, routed)          3.432     8.851    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[63]_i_13_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I5_O)        0.105     8.956 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[6]_i_3/O
                         net (fo=1, routed)           0.464     9.420    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[6]_i_3_n_0
    SLICE_X56Y82         LUT5 (Prop_lut5_I1_O)        0.105     9.525 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[6]_i_1/O
                         net (fo=1, routed)           0.000     9.525    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[6]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.253    14.338    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X56Y82         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6_reg[6]/C
                         clock pessimism              0.400    14.738    
                         clock uncertainty           -0.091    14.648    
    SLICE_X56Y82         FDCE (Setup_fdce_C_D)        0.072    14.720    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6_reg[6]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 1.718ns (17.527%)  route 8.084ns (82.473%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.960ns = ( 14.411 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.653     9.214    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X73Y79         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.326    14.411    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X73Y79         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[9]/C
                         clock pessimism              0.340    14.751    
                         clock uncertainty           -0.091    14.661    
    SLICE_X73Y79         FDCE (Setup_fdce_C_CE)      -0.168    14.493    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[9]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 1.718ns (17.580%)  route 8.055ns (82.420%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.957ns = ( 14.414 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.364    -0.588    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X32Y74         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.872     0.663    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X32Y74         LUT5 (Prop_lut5_I0_O)        0.119     0.782 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1/O
                         net (fo=4, routed)           0.521     1.303    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2__1_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.275     1.578 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.228     1.806    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_6_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.105     1.911 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.516     2.427    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.105     2.532 f  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.263     2.795    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I3_O)        0.105     2.900 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           1.175     4.075    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/s_axi_rvalid
    SLICE_X66Y77         LUT2 (Prop_lut2_I0_O)        0.105     4.180 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rdata_buf1[63]_i_14/O
                         net (fo=1, routed)           0.974     5.153    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/axim_probe1[0]
    SLICE_X78Y80         LUT6 (Prop_lut6_I5_O)        0.105     5.258 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_4/O
                         net (fo=195, routed)         0.771     6.029    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rmem_waddr_reg[6]
    SLICE_X77Y84         LUT2 (Prop_lut2_I1_O)        0.105     6.134 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld[7]_i_3/O
                         net (fo=81, routed)          0.927     7.062    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/data_buf_reg[74]_1
    SLICE_X80Y82         LUT5 (Prop_lut5_I1_O)        0.105     7.167 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqbuf6[15]_i_6/O
                         net (fo=5, routed)           0.693     7.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf6_reg[13]_0
    SLICE_X82Y80         LUT5 (Prop_lut5_I0_O)        0.105     7.965 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3/O
                         net (fo=1, routed)           0.491     8.456    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_3_n_0
    SLICE_X82Y80         LUT6 (Prop_lut6_I0_O)        0.105     8.561 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5[12]_i_1/O
                         net (fo=13, routed)          0.624     9.185    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]
    SLICE_X79Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.329    14.414    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X79Y78         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[0]/C
                         clock pessimism              0.340    14.754    
                         clock uncertainty           -0.091    14.664    
    SLICE_X79Y78         FDCE (Setup_fdce_C_CE)      -0.168    14.496    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.246ns (60.601%)  route 0.160ns (39.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.570    -0.589    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X30Y99         FDRE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/Q
                         net (fo=4, routed)           0.160    -0.281    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/axis1_wdata[55]
    SLICE_X30Y100        LUT6 (Prop_lut6_I2_O)        0.098    -0.183 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[55]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[55]_i_2_n_0
    SLICE_X30Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.838    -0.830    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X30Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s_reg[55]/C
                         clock pessimism              0.510    -0.320    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.121    -0.199    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s_reg[55]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.756%)  route 0.197ns (58.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.629    -0.530    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X55Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/Q
                         net (fo=3, routed)           0.197    -0.192    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[12]
    SLICE_X55Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.833    -0.836    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X55Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/C
                         clock pessimism              0.505    -0.331    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.071    -0.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMD32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMS32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMS32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.701%)  route 0.161ns (53.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.557    -0.602    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.161    -0.300    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/ADDRD4
    SLICE_X34Y73         RAMS32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.824    -0.845    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y73         RAMS32                                       r  u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism              0.276    -0.569    
    SLICE_X34Y73         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.369    u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll0
Waveform(ns):       { 0.000 7.686 }
Period(ns):         15.371
Sources:            { u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y11     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y11     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y9      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y9      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y10     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y10     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         15.371      12.899     RAMB36_X0Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         15.371      13.201     RAMB36_X1Y18     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/u_rdata_buf_0/U_s2p_ram128x64/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         15.371      13.201     RAMB36_X1Y18     u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/u_rdata_buf_0/U_s2p_ram128x64/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.371      197.989    MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y74     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X30Y69     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X30Y69     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X34Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X34Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         7.686       6.556      SLICE_X34Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         7.686       6.556      SLICE_X34Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         7.686       6.556      SLICE_X34Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         7.686       6.556      SLICE_X34Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.686       6.556      SLICE_X38Y72     u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll0
  To Clock:  clkfbout_pll0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_gen_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y5    u_clk_gen_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  u_clk_gen_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.343ns (26.174%)  route 3.788ns (73.826%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 35.853 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.739     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.002     8.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.105     8.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405    35.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.306    36.159    
                         clock uncertainty           -0.035    36.124    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.030    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.154    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 27.823    

Slack (MET) :             28.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.343ns (27.696%)  route 3.506ns (72.304%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 35.853 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.739     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.720     7.944    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.105     8.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405    35.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.306    36.159    
                         clock uncertainty           -0.035    36.124    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.032    36.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.156    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                 28.107    

Slack (MET) :             28.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.343ns (28.003%)  route 3.453ns (71.997%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 35.854 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.739     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.667     7.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y30         LUT3 (Prop_lut3_I1_O)        0.105     7.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X16Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.406    35.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.306    36.160    
                         clock uncertainty           -0.035    36.125    
    SLICE_X16Y30         FDRE (Setup_fdre_C_D)        0.032    36.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.157    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 28.161    

Slack (MET) :             28.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.343ns (28.025%)  route 3.449ns (71.975%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 35.854 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.739     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.664     7.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y30         LUT3 (Prop_lut3_I1_O)        0.105     7.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.993    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X16Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.406    35.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.306    36.160    
                         clock uncertainty           -0.035    36.125    
    SLICE_X16Y30         FDRE (Setup_fdre_C_D)        0.030    36.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.155    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 28.162    

Slack (MET) :             28.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.343ns (28.391%)  route 3.387ns (71.609%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 35.853 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.739     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.602     7.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.105     7.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405    35.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.306    36.159    
                         clock uncertainty           -0.035    36.124    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.032    36.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.156    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 28.225    

Slack (MET) :             28.305ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.343ns (28.874%)  route 3.308ns (71.126%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 35.854 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.739     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.523     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X16Y30         LUT3 (Prop_lut3_I1_O)        0.105     7.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X16Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.406    35.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.306    36.160    
                         clock uncertainty           -0.035    36.125    
    SLICE_X16Y30         FDRE (Setup_fdre_C_D)        0.032    36.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.157    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 28.305    

Slack (MET) :             28.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.343ns (29.599%)  route 3.194ns (70.401%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 35.853 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.739     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I1_O)        0.105     7.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.409     7.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I2_O)        0.105     7.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405    35.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.306    36.159    
                         clock uncertainty           -0.035    36.124    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.032    36.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.156    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 28.418    

Slack (MET) :             28.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.905ns (20.271%)  route 3.560ns (79.729%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 35.863 - 33.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.531     3.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X15Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.348     3.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.713     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.242     4.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.012     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.023     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.551     7.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.105     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.261     7.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X13Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.415    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.323    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X13Y43         FDPE (Setup_fdpe_C_D)       -0.039    36.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.112    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 28.435    

Slack (MET) :             28.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.343ns (29.939%)  route 3.143ns (70.061%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 35.853 - 33.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.519     3.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.379     3.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.289     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.105     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.758     5.731    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X14Y28         LUT6 (Prop_lut6_I1_O)        0.105     5.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.643     7.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.453     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I0_O)        0.105     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.405    35.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.306    36.159    
                         clock uncertainty           -0.035    36.124    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.030    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.154    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                 28.468    

Slack (MET) :             28.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.905ns (20.768%)  route 3.453ns (79.232%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 35.863 - 33.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.531     3.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X15Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.348     3.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.713     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.242     4.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.012     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X18Y39         LUT3 (Prop_lut3_I0_O)        0.105     5.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.023     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X12Y43         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.551     7.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.105     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.154     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X13Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.415    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.323    36.186    
                         clock uncertainty           -0.035    36.151    
    SLICE_X13Y43         FDPE (Setup_fdpe_C_D)       -0.044    36.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.107    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                 28.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.629     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X30Y31         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.901     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y31         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.361     1.444    
    SLICE_X30Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.630     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.128     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X30Y32         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y32         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.382     1.424    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.429%)  route 0.071ns (35.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.630     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.128     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X30Y32         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y32         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.382     1.424    
    SLICE_X30Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X13Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.913     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.398     1.419    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.075     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.913     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.398     1.419    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.075     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.633     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.398     1.414    
    SLICE_X26Y36         FDCE (Hold_fdce_C_D)         0.076     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.913     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.398     1.419    
    SLICE_X13Y42         FDCE (Hold_fdce_C_D)         0.071     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.635     1.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X20Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.057     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X20Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.910     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X20Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.398     1.416    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.071     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.633     1.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.908     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.398     1.414    
    SLICE_X26Y36         FDCE (Hold_fdce_C_D)         0.071     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.626     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.064     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.898     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X32Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.395     1.407    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.075     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X16Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X16Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y34   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X18Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y35   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y33   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X30Y31   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rclk
  To Clock:  rclk

Setup :            0  Failing Endpoints,  Worst Slack       13.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.431ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.913ns  (logic 0.437ns (47.839%)  route 0.476ns (52.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 17.522 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.564    17.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/GMII_1n_CLK
    SLICE_X74Y49         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDCE (Prop_fdce_C_Q)         0.437    17.959 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rgst_1n_reg/Q
                         net (fo=1, routed)           0.476    18.435    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rgst_1n
    SLICE_X73Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/CLKFBIO_SRC
    SLICE_X73Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rxdn_reg/C
                         clock pessimism              0.420    31.977    
                         clock uncertainty           -0.035    31.941    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.075    31.866    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.866    
                         arrival time                         -18.435    
  -------------------------------------------------------------------
                         slack                                 13.431    

Slack (MET) :             13.508ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.869ns  (logic 0.384ns (44.165%)  route 0.485ns (55.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 17.522 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.564    17.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/GMII_1n_CLK
    SLICE_X73Y48         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDCE (Prop_fdce_C_Q)         0.384    17.906 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg/Q
                         net (fo=1, routed)           0.485    18.391    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n
    SLICE_X72Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/CLKFBIO_SRC
    SLICE_X72Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rxdn_reg/C
                         clock pessimism              0.437    31.994    
                         clock uncertainty           -0.035    31.958    
    SLICE_X72Y46         FDCE (Setup_fdce_C_D)       -0.059    31.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.899    
                         arrival time                         -18.391    
  -------------------------------------------------------------------
                         slack                                 13.508    

Slack (MET) :             13.520ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.874ns  (logic 0.384ns (43.914%)  route 0.490ns (56.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 31.451 - 27.000 ) 
    Source Clock Delay      (SCD):    4.910ns = ( 17.410 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.453    17.410    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/GMII_1n_CLK
    SLICE_X79Y53         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_fdce_C_Q)         0.384    17.794 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rgst_1n_reg/Q
                         net (fo=1, routed)           0.490    18.285    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rgst_1n
    SLICE_X79Y51         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.341    31.451    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/CLKFBIO_SRC
    SLICE_X79Y51         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rxdn_reg/C
                         clock pessimism              0.431    31.882    
                         clock uncertainty           -0.035    31.847    
    SLICE_X79Y51         FDCE (Setup_fdce_C_D)       -0.042    31.805    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD5/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.805    
                         arrival time                         -18.285    
  -------------------------------------------------------------------
                         slack                                 13.520    

Slack (MET) :             13.527ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.874ns  (logic 0.384ns (43.925%)  route 0.490ns (56.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 17.522 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.564    17.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.384    17.906 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg/Q
                         net (fo=1, routed)           0.490    18.396    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n
    SLICE_X73Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/CLKFBIO_SRC
    SLICE_X73Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rxdn_reg/C
                         clock pessimism              0.441    31.998    
                         clock uncertainty           -0.035    31.962    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.039    31.923    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.923    
                         arrival time                         -18.396    
  -------------------------------------------------------------------
                         slack                                 13.527    

Slack (MET) :             13.553ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.871ns  (logic 0.384ns (44.064%)  route 0.487ns (55.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 31.451 - 27.000 ) 
    Source Clock Delay      (SCD):    4.910ns = ( 17.410 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.453    17.410    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/GMII_1n_CLK
    SLICE_X79Y53         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_fdce_C_Q)         0.384    17.794 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rgst_1n_reg/Q
                         net (fo=1, routed)           0.487    18.282    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rgst_1n
    SLICE_X78Y51         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.341    31.451    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/CLKFBIO_SRC
    SLICE_X78Y51         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rxdn_reg/C
                         clock pessimism              0.431    31.882    
                         clock uncertainty           -0.035    31.847    
    SLICE_X78Y51         FDCE (Setup_fdce_C_D)       -0.012    31.835    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD4/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.835    
                         arrival time                         -18.282    
  -------------------------------------------------------------------
                         slack                                 13.553    

Slack (MET) :             13.559ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.822ns  (logic 0.437ns (53.180%)  route 0.385ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 17.522 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.564    17.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/GMII_1n_CLK
    SLICE_X74Y48         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.437    17.959 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/Q
                         net (fo=1, routed)           0.385    18.343    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n
    SLICE_X72Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/CLKFBIO_SRC
    SLICE_X72Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rxdn_reg/C
                         clock pessimism              0.420    31.977    
                         clock uncertainty           -0.035    31.941    
    SLICE_X72Y46         FDCE (Setup_fdce_C_D)       -0.039    31.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.902    
                         arrival time                         -18.343    
  -------------------------------------------------------------------
                         slack                                 13.559    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.845ns  (logic 0.437ns (51.692%)  route 0.408ns (48.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 17.522 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.564    17.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/GMII_1n_CLK
    SLICE_X74Y49         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDCE (Prop_fdce_C_Q)         0.437    17.959 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rgst_1n_reg/Q
                         net (fo=1, routed)           0.408    18.367    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rgst_1n
    SLICE_X74Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/CLKFBIO_SRC
    SLICE_X74Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rxdn_reg/C
                         clock pessimism              0.437    31.994    
                         clock uncertainty           -0.035    31.958    
    SLICE_X74Y47         FDCE (Setup_fdce_C_D)       -0.015    31.943    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.943    
                         arrival time                         -18.367    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.763ns  (logic 0.384ns (50.303%)  route 0.379ns (49.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 17.522 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.564    17.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.384    17.906 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/Q
                         net (fo=1, routed)           0.379    18.285    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n
    SLICE_X73Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/CLKFBIO_SRC
    SLICE_X73Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rxdn_reg/C
                         clock pessimism              0.437    31.994    
                         clock uncertainty           -0.035    31.958    
    SLICE_X73Y46         FDCE (Setup_fdce_C_D)       -0.059    31.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.899    
                         arrival time                         -18.285    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.618ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.805ns  (logic 0.437ns (54.266%)  route 0.368ns (45.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.020ns = ( 17.520 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.562    17.520    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/GMII_1n_CLK
    SLICE_X74Y41         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDCE (Prop_fdce_C_Q)         0.437    17.957 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/Q
                         net (fo=1, routed)           0.368    18.325    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n
    SLICE_X74Y43         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/CLKFBIO_SRC
    SLICE_X74Y43         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rxdn_reg/C
                         clock pessimism              0.437    31.994    
                         clock uncertainty           -0.035    31.958    
    SLICE_X74Y43         FDCE (Setup_fdce_C_D)       -0.015    31.943    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.943    
                         arrival time                         -18.325    
  -------------------------------------------------------------------
                         slack                                 13.618    

Slack (MET) :             13.644ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg/C
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rxdn_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.500ns  (rclk rise@27.000ns - rclk fall@12.500ns)
  Data Path Delay:        0.764ns  (logic 0.384ns (50.240%)  route 0.380ns (49.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 31.556 - 27.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 17.522 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447    13.947 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929    15.877    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.958 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.564    17.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.384    17.906 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg/Q
                         net (fo=1, routed)           0.380    18.286    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n
    SLICE_X73Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rxdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      27.000    27.000 r  
    U3                                                0.000    27.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    27.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    28.381 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    30.033    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    30.110 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    31.556    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/CLKFBIO_SRC
    SLICE_X73Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rxdn_reg/C
                         clock pessimism              0.441    31.998    
                         clock uncertainty           -0.035    31.962    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.032    31.930    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rxdn_reg
  -------------------------------------------------------------------
                         required time                         31.930    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                 13.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.628     1.874    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X62Y35         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.164     2.038 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[2]/Q
                         net (fo=1, routed)           0.103     2.142    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.605     1.931    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.086    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.628     1.874    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X62Y35         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.164     2.038 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[4]/Q
                         net (fo=1, routed)           0.103     2.142    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[4]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.605     1.931    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.086    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.628     1.874    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X62Y35         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.164     2.038 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[20]/Q
                         net (fo=1, routed)           0.104     2.143    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[20]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.605     1.931    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     2.086    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.630     1.876    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X62Y39         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.164     2.040 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[12]/Q
                         net (fo=1, routed)           0.103     2.144    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[12]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.605     1.931    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     2.086    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.630     1.876    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X62Y39         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.164     2.040 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[16]/Q
                         net (fo=1, routed)           0.103     2.144    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[16]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.605     1.931    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     2.086    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.630     1.876    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X62Y39         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.164     2.040 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[10]/Q
                         net (fo=1, routed)           0.103     2.144    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[10]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.605     1.931    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     2.086    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.629     1.875    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X64Y37         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.141     2.016 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[31]/Q
                         net (fo=1, routed)           0.167     2.183    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[31]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.584     1.952    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     2.107    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.548%)  route 0.169ns (54.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.629     1.875    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X64Y37         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.141     2.016 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[29]/Q
                         net (fo=1, routed)           0.169     2.185    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[29]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.943     2.536    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.584     1.952    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     2.107    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.304%)  route 0.170ns (54.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.629     1.875    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X64Y37         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.141     2.016 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[41]/Q
                         net (fo=1, routed)           0.170     2.186    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[41]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.940     2.533    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.584     1.949    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     2.104    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.301%)  route 0.170ns (54.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.629     1.875    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X64Y37         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.141     2.016 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wdata_reg[39]/Q
                         net (fo=1, routed)           0.170     2.186    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/dina[39]
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.940     2.533    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.584     1.949    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     2.104    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         27.000
Sources:            { FPGA_PAD[35] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         27.000      24.528     RAMB36_X1Y7    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         27.000      24.528     RAMB36_X1Y7    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/U_s1p_ram64x72/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         27.000      24.830     RAMB36_X1Y9    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_rx2sys_0/I_SCALAFIFO_0/DP8X72_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         27.000      25.408     BUFGCTRL_X0Y2  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         27.000      26.000     SLICE_X66Y36   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[48]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.000      26.000     SLICE_X70Y36   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[49]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.000      26.000     SLICE_X62Y32   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.000      26.000     SLICE_X69Y36   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[50]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.000      26.000     SLICE_X67Y31   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[51]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.000      26.000     SLICE_X69Y36   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[52]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X74Y49   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD0/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X72Y47   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X72Y47   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X73Y48   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X74Y41   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X74Y48   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X72Y47   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X74Y49   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD15/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X77Y47   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X72Y47   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y32   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X67Y31   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[51]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X67Y31   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[53]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X67Y31   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[54]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X67Y31   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[59]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y32   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y32   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/BYPASS_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y31   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/Q_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y35   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/Q_REG_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y35   u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/Q_REG_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out3_pll0

Setup :            0  Failing Endpoints,  Worst Slack       31.970ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.867ns  (logic 0.398ns (45.909%)  route 0.469ns (54.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.469     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)       -0.163    32.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.837    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             32.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.789ns  (logic 0.398ns (50.437%)  route 0.391ns (49.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.391     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X12Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)       -0.158    32.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.842    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 32.053    

Slack (MET) :             32.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.728ns  (logic 0.348ns (47.801%)  route 0.380ns (52.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.380     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X27Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y32         FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 32.063    

Slack (MET) :             32.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.707ns  (logic 0.348ns (49.193%)  route 0.359ns (50.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.359     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X28Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y33         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 32.083    

Slack (MET) :             32.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.743ns  (logic 0.398ns (53.550%)  route 0.345ns (46.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.345     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)       -0.158    32.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.842    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                 32.099    

Slack (MET) :             32.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.835ns  (logic 0.433ns (51.835%)  route 0.402ns (48.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.402     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                 32.136    

Slack (MET) :             32.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.770ns  (logic 0.379ns (49.204%)  route 0.391ns (50.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.391     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y33         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 32.155    

Slack (MET) :             32.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             clk_out3_pll0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.737ns  (logic 0.379ns (51.421%)  route 0.358ns (48.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X27Y33         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.358     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X28Y33         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 32.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.402ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.896ns  (logic 0.379ns (42.318%)  route 0.517ns (57.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X26Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.517     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X26Y36         FDCE (Setup_fdce_C_D)       -0.073    15.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 14.402    

Slack (MET) :             14.402ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.894ns  (logic 0.379ns (42.414%)  route 0.515ns (57.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X26Y32         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.515     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X26Y36         FDCE (Setup_fdce_C_D)       -0.075    15.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 14.402    

Slack (MET) :             14.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.860ns  (logic 0.379ns (44.048%)  route 0.481ns (55.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.481     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X26Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X26Y35         FDCE (Setup_fdce_C_D)       -0.075    15.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 14.436    

Slack (MET) :             14.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.844ns  (logic 0.379ns (44.915%)  route 0.465ns (55.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.465     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X26Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X26Y36         FDCE (Setup_fdce_C_D)       -0.073    15.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 14.454    

Slack (MET) :             14.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.062%)  route 0.361ns (50.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.361     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X13Y42         FDCE (Setup_fdce_C_D)       -0.207    15.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 14.455    

Slack (MET) :             14.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.825ns  (logic 0.379ns (45.924%)  route 0.446ns (54.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.446     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X13Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X13Y42         FDCE (Setup_fdce_C_D)       -0.075    15.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 14.471    

Slack (MET) :             14.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.699ns  (logic 0.348ns (49.814%)  route 0.351ns (50.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.351     0.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X12Y42         FDCE (Setup_fdce_C_D)       -0.170    15.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 14.502    

Slack (MET) :             14.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.371ns  (MaxDelay Path 15.371ns)
  Data Path Delay:        0.717ns  (logic 0.379ns (52.828%)  route 0.338ns (47.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.371ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.338     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X13Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.371    15.371    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)       -0.075    15.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 14.579    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  rclk

Setup :            0  Failing Endpoints,  Worst Slack        4.041ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 FPGA_PAD[6]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/D
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.792ns  (logic 0.478ns (26.667%)  route 1.314ns (73.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 14.398 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  FPGA_PAD[6] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[6]
    V4                   IBUF (Prop_ibuf_I_O)         0.478     0.478 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[6]_inst/O
                         net (fo=2, routed)           1.314     1.792    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/FPGA_PAD_IBUF[0]
    SLICE_X74Y41         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.652     5.898    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/GMII_1n_CLK
    SLICE_X74Y41         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.898    
                         clock uncertainty           -0.025     5.873    
    SLICE_X74Y41         FDCE (Setup_fdce_C_D)       -0.040     5.833    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                          5.833    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 FPGA_PAD[6]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1p_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.792ns  (logic 0.478ns (26.678%)  route 1.314ns (73.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  FPGA_PAD[6] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[6]
    V4                   IBUF (Prop_ibuf_I_O)         0.478     0.478 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[6]_inst/O
                         net (fo=2, routed)           1.314     1.792    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/FPGA_PAD_IBUF[0]
    SLICE_X75Y43         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.653     5.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/CLKFBIO_SRC
    SLICE_X75Y43         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1p_reg/C
                         clock pessimism              0.000     5.899    
                         clock uncertainty           -0.025     5.874    
    SLICE_X75Y43         FDCE (Setup_fdce_C_D)       -0.014     5.860    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1p_reg
  -------------------------------------------------------------------
                         required time                          5.860    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 FPGA_PAD[37]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/D
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.674ns  (logic 0.466ns (27.853%)  route 1.208ns (72.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 14.400 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  FPGA_PAD[37] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[37]
    V5                   IBUF (Prop_ibuf_I_O)         0.466     0.466 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[37]_inst/O
                         net (fo=2, routed)           1.208     1.674    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/FPGA_PAD_IBUF[0]
    SLICE_X74Y48         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.654     5.900    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/GMII_1n_CLK
    SLICE_X74Y48         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.900    
                         clock uncertainty           -0.025     5.875    
    SLICE_X74Y48         FDCE (Setup_fdce_C_D)       -0.040     5.835    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                          5.835    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 FPGA_PAD[37]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1p_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.659ns  (logic 0.466ns (28.101%)  route 1.193ns (71.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  FPGA_PAD[37] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[37]
    V5                   IBUF (Prop_ibuf_I_O)         0.466     0.466 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[37]_inst/O
                         net (fo=2, routed)           1.193     1.659    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/FPGA_PAD_IBUF[0]
    SLICE_X76Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.653     5.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/CLKFBIO_SRC
    SLICE_X76Y46         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1p_reg/C
                         clock pessimism              0.000     5.899    
                         clock uncertainty           -0.025     5.874    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.043     5.831    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1p_reg
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -1.659    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 FPGA_PAD[8]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg/D
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.669ns  (logic 0.476ns (28.545%)  route 1.193ns (71.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 14.400 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  FPGA_PAD[8] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[8]
    U4                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[8]_inst/O
                         net (fo=2, routed)           1.193     1.669    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/FPGA_PAD_IBUF[0]
    SLICE_X77Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.654     5.900    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/GMII_1n_CLK
    SLICE_X77Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.900    
                         clock uncertainty           -0.025     5.875    
    SLICE_X77Y47         FDCE (Setup_fdce_C_D)       -0.009     5.866    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 FPGA_PAD[8]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1p_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.604ns  (logic 0.476ns (29.698%)  route 1.128ns (70.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  FPGA_PAD[8] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[8]
    U4                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[8]_inst/O
                         net (fo=2, routed)           1.128     1.604    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/FPGA_PAD_IBUF[0]
    SLICE_X76Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.654     5.900    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/CLKFBIO_SRC
    SLICE_X76Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1p_reg/C
                         clock pessimism              0.000     5.900    
                         clock uncertainty           -0.025     5.875    
    SLICE_X76Y47         FDCE (Setup_fdce_C_D)       -0.038     5.837    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1p_reg
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 FPGA_PAD[4]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1p_reg/D
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.436ns  (logic 0.460ns (32.029%)  route 0.976ns (67.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  FPGA_PAD[4] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[4]
    V6                   IBUF (Prop_ibuf_I_O)         0.460     0.460 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[4]_inst/O
                         net (fo=2, routed)           0.976     1.436    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/FPGA_PAD_IBUF[0]
    SLICE_X74Y44         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.653     5.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/CLKFBIO_SRC
    SLICE_X74Y44         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1p_reg/C
                         clock pessimism              0.000     5.899    
                         clock uncertainty           -0.025     5.874    
    SLICE_X74Y44         FDCE (Setup_fdce_C_D)       -0.051     5.823    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1p_reg
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 FPGA_PAD[39]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD9/rgst_1n_reg/D
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.461ns  (logic 0.466ns (31.895%)  route 0.995ns (68.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 14.399 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  FPGA_PAD[39] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[39]
    V7                   IBUF (Prop_ibuf_I_O)         0.466     0.466 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[39]_inst/O
                         net (fo=2, routed)           0.995     1.461    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD9/FPGA_PAD_IBUF[0]
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD9/rgst_1n_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.653     5.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD9/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD9/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.899    
                         clock uncertainty           -0.025     5.874    
    SLICE_X72Y47         FDCE (Setup_fdce_C_D)        0.001     5.875    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD9/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 FPGA_PAD[5]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/D
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.422ns  (logic 0.456ns (32.061%)  route 0.966ns (67.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 14.399 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  FPGA_PAD[5] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[5]
    T6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[5]_inst/O
                         net (fo=2, routed)           0.966     1.422    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/FPGA_PAD_IBUF[0]
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.653     5.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.899    
                         clock uncertainty           -0.025     5.874    
    SLICE_X72Y47         FDCE (Setup_fdce_C_D)       -0.037     5.837    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 FPGA_PAD[43]
                            (input port)
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg/D
                            (falling edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.417ns  (logic 0.444ns (31.371%)  route 0.972ns (68.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 14.399 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  FPGA_PAD[43] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[43]
    R8                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[43]_inst/O
                         net (fo=2, routed)           0.972     1.417    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/FPGA_PAD_IBUF[0]
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    U3                                                0.000     4.000 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     4.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     4.284 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     5.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.246 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.653     5.899    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.899    
                         clock uncertainty           -0.025     5.874    
    SLICE_X72Y47         FDCE (Setup_fdce_C_D)       -0.038     5.836    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                          5.836    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                  4.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll0
  To Clock:  clk_out1_pll0

Setup :            0  Failing Endpoints,  Worst Slack        9.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.538ns (14.974%)  route 3.055ns (85.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 12.867 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.596     1.521    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y92         LUT1 (Prop_lut1_I0_O)        0.105     1.626 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data0[63]_i_2/O
                         net (fo=99, routed)          1.459     3.085    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rxdp_reg_0
    SLICE_X68Y94         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.267    12.867    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/GMII_2p_CLK
    SLICE_X68Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.267    
                         clock uncertainty           -0.096    13.171    
    SLICE_X68Y94         FDCE (Recov_fdce_C_CLR)     -0.327    12.844    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD3/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.538ns (14.974%)  route 3.055ns (85.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 12.867 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.596     1.521    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y92         LUT1 (Prop_lut1_I0_O)        0.105     1.626 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data0[63]_i_2/O
                         net (fo=99, routed)          1.459     3.085    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg_0
    SLICE_X68Y94         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.267    12.867    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/GMII_2p_CLK
    SLICE_X68Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.267    
                         clock uncertainty           -0.096    13.171    
    SLICE_X68Y94         FDCE (Recov_fdce_C_CLR)     -0.327    12.844    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD5/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.538ns (14.974%)  route 3.055ns (85.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 12.867 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.596     1.521    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y92         LUT1 (Prop_lut1_I0_O)        0.105     1.626 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data0[63]_i_2/O
                         net (fo=99, routed)          1.459     3.085    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg_0
    SLICE_X68Y94         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.267    12.867    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/GMII_2p_CLK
    SLICE_X68Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.267    
                         clock uncertainty           -0.096    13.171    
    SLICE_X68Y94         FDCE (Recov_fdce_C_CLR)     -0.327    12.844    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD7/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.830ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.538ns (15.311%)  route 2.976ns (84.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 12.924 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.499     1.424    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.529 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/rx_bts_r_i_2/O
                         net (fo=99, routed)          1.476     3.006    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg_0
    SLICE_X75Y100        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.324    12.924    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/GMII_2p_CLK
    SLICE_X75Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.334    13.259    
                         clock uncertainty           -0.096    13.163    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.327    12.836    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD1/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  9.830    

Slack (MET) :             9.830ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.538ns (15.311%)  route 2.976ns (84.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 12.924 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.499     1.424    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.529 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/rx_bts_r_i_2/O
                         net (fo=99, routed)          1.476     3.006    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg_0
    SLICE_X75Y100        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.324    12.924    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/GMII_2p_CLK
    SLICE_X75Y100        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.334    13.259    
                         clock uncertainty           -0.096    13.163    
    SLICE_X75Y100        FDCE (Recov_fdce_C_CLR)     -0.327    12.836    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD11/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  9.830    

Slack (MET) :             10.004ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD0/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.538ns (15.394%)  route 2.957ns (84.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 12.941 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.499     1.424    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.529 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/rx_bts_r_i_2/O
                         net (fo=99, routed)          1.458     2.987    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD0/rxdn_reg_0
    SLICE_X78Y99         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD0/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.341    12.941    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD0/GMII_2p_CLK
    SLICE_X78Y99         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD0/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.341    
                         clock uncertainty           -0.096    13.245    
    SLICE_X78Y99         FDCE (Recov_fdce_C_CLR)     -0.254    12.991    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD0/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                 10.004    

Slack (MET) :             10.092ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD10/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.538ns (16.141%)  route 2.795ns (83.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 12.867 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.499     1.424    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.529 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/rx_bts_r_i_2/O
                         net (fo=99, routed)          1.296     2.825    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD10/rxdp_reg_0
    SLICE_X70Y94         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD10/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.267    12.867    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD10/GMII_2p_CLK
    SLICE_X70Y94         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD10/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.267    
                         clock uncertainty           -0.096    13.171    
    SLICE_X70Y94         FDCE (Recov_fdce_C_CLR)     -0.254    12.917    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD10/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 10.092    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD12/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.538ns (16.738%)  route 2.676ns (83.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 12.936 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.499     1.424    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.529 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/rx_bts_r_i_2/O
                         net (fo=99, routed)          1.177     2.706    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD12/rxdp_reg_0
    SLICE_X73Y96         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD12/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.336    12.936    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD12/GMII_2p_CLK
    SLICE_X73Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD12/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.336    
                         clock uncertainty           -0.096    13.240    
    SLICE_X73Y96         FDCE (Recov_fdce_C_CLR)     -0.327    12.913    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD12/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD15/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.538ns (16.738%)  route 2.676ns (83.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 12.936 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.499     1.424    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.529 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/rx_bts_r_i_2/O
                         net (fo=99, routed)          1.177     2.706    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD15/rxdp_reg_0
    SLICE_X73Y96         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD15/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.336    12.936    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD15/GMII_2p_CLK
    SLICE_X73Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD15/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.336    
                         clock uncertainty           -0.096    13.240    
    SLICE_X73Y96         FDCE (Recov_fdce_C_CLR)     -0.327    12.913    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD15/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.886ns  (clk_out1_pll0 fall@13.886ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.538ns (16.738%)  route 2.676ns (83.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 12.936 - 13.886 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.444    -0.508    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.433    -0.075 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           1.499     1.424    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.105     1.529 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/rx_bts_r_i_2/O
                         net (fo=99, routed)          1.177     2.706    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg_0
    SLICE_X73Y96         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 fall edge)
                                                     13.886    13.886 f  
    P17                                               0.000    13.886 f  GCLK (IN)
                         net (fo=0)                   0.000    13.886    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    15.239 f  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    16.243    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    10.150 f  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    11.523    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.600 f  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         1.336    12.936    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/GMII_2p_CLK
    SLICE_X73Y96         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg/C  (IS_INVERTED)
                         clock pessimism              0.400    13.336    
                         clock uncertainty           -0.096    13.240    
    SLICE_X73Y96         FDCE (Recov_fdce_C_CLR)     -0.327    12.913    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD17/rxdp_reg
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 10.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD8/rxdn_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.448%)  route 0.552ns (72.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.256     0.194    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD8/rxdn_reg_0
    SLICE_X84Y70         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD8/rxdn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.865    -0.804    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD8/io_clk
    SLICE_X84Y70         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD8/rxdn_reg/C
                         clock pessimism              0.254    -0.550    
    SLICE_X84Y70         FDCE (Remov_fdce_C_CLR)     -0.067    -0.617    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_V_ALL0/U_DATAPAD8/rxdn_reg
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[52]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X84Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[52]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X84Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[52]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X84Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.620    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[52]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[53]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X84Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[53]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X84Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[53]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X84Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.620    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[53]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[54]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X84Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[54]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X84Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[54]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X84Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.620    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[54]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[55]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X84Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[55]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X84Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[55]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X84Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.620    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[55]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[48]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X85Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[48]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X85Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[48]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X85Y69         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.644    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[48]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[49]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X85Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[49]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X85Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[49]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X85Y69         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.644    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[49]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[50]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X85Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[50]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X85Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[50]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X85Y69         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.644    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[50]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[51]/PRE
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.010%)  route 0.565ns (72.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.268     0.207    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X85Y69         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[51]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.866    -0.803    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X85Y69         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[51]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X85Y69         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.644    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[51]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[40]/CLR
                            (removal check against rising-edge clock clk_out1_pll0  {rise@0.000ns fall@13.886ns period=27.773ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll0 rise@0.000ns - clk_out1_pll0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.264%)  route 0.618ns (74.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.592    -0.567    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/io_clk
    SLICE_X84Y73         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg/Q
                         net (fo=6, routed)           0.297    -0.106    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/txs_rstn
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/btchk_data2[63]_i_1/O
                         net (fo=69, routed)          0.321     0.260    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[4]_0
    SLICE_X87Y69         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out1_pll0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout1_buf/O
                         net (fo=492, routed)         0.867    -0.802    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/io_clk
    SLICE_X87Y69         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[40]/C
                         clock pessimism              0.276    -0.526    
    SLICE_X87Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.618    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_data2_reg[40]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_pll0
  To Clock:  clk_out3_pll0

Setup :            0  Failing Endpoints,  Worst Slack        4.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqvld_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 0.484ns (4.531%)  route 10.198ns (95.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 14.333 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.721    10.173    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X65Y110        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqvld_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.248    14.333    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X65Y110        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqvld_reg[3]/C
                         clock pessimism              0.334    14.667    
                         clock uncertainty           -0.091    14.577    
    SLICE_X65Y110        FDCE (Recov_fdce_C_CLR)     -0.331    14.246    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqvld_reg[3]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.484ns (4.533%)  route 10.193ns (95.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 14.332 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.716    10.168    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X67Y111        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.247    14.332    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X67Y111        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[5]/C
                         clock pessimism              0.334    14.666    
                         clock uncertainty           -0.091    14.576    
    SLICE_X67Y111        FDCE (Recov_fdce_C_CLR)     -0.331    14.245    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[5]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.484ns (4.533%)  route 10.193ns (95.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 14.332 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.716    10.168    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X67Y111        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.247    14.332    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X67Y111        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[6]/C
                         clock pessimism              0.334    14.666    
                         clock uncertainty           -0.091    14.576    
    SLICE_X67Y111        FDCE (Recov_fdce_C_CLR)     -0.331    14.245    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[6]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.484ns (4.533%)  route 10.193ns (95.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 14.332 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.716    10.168    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X67Y111        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.247    14.332    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X67Y111        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[7]/C
                         clock pessimism              0.334    14.666    
                         clock uncertainty           -0.091    14.576    
    SLICE_X67Y111        FDCE (Recov_fdce_C_CLR)     -0.331    14.245    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[7]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.681ns  (logic 0.484ns (4.532%)  route 10.197ns (95.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 14.333 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.719    10.172    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X66Y110        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.248    14.333    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X66Y110        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[13]/C
                         clock pessimism              0.334    14.667    
                         clock uncertainty           -0.091    14.577    
    SLICE_X66Y110        FDCE (Recov_fdce_C_CLR)     -0.258    14.319    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[13]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.681ns  (logic 0.484ns (4.532%)  route 10.197ns (95.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 14.333 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.719    10.172    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X66Y110        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.248    14.333    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X66Y110        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[14]/C
                         clock pessimism              0.334    14.667    
                         clock uncertainty           -0.091    14.577    
    SLICE_X66Y110        FDCE (Recov_fdce_C_CLR)     -0.258    14.319    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3_reg[14]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf1_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 0.484ns (4.551%)  route 10.151ns (95.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 14.401 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.674    10.126    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X72Y116        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.316    14.401    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X72Y116        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf1_reg[14]/C
                         clock pessimism              0.334    14.735    
                         clock uncertainty           -0.091    14.645    
    SLICE_X72Y116        FDCE (Recov_fdce_C_CLR)     -0.331    14.314    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf1_reg[14]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.566ns  (logic 0.484ns (4.581%)  route 10.082ns (95.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 14.332 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.605    10.057    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X67Y112        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.247    14.332    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X67Y112        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[0]/C
                         clock pessimism              0.334    14.666    
                         clock uncertainty           -0.091    14.576    
    SLICE_X67Y112        FDCE (Recov_fdce_C_CLR)     -0.331    14.245    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld_reg[0]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 0.484ns (4.585%)  route 10.072ns (95.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 14.332 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.595    10.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X64Y112        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.247    14.332    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X64Y112        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[10]/C
                         clock pessimism              0.334    14.666    
                         clock uncertainty           -0.091    14.576    
    SLICE_X64Y112        FDCE (Recov_fdce_C_CLR)     -0.331    14.245    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[10]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.371ns  (clk_out3_pll0 rise@15.371ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        10.556ns  (logic 0.484ns (4.585%)  route 10.072ns (95.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 14.332 - 15.371 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.957    -3.473 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.441    -2.033    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.443    -0.509    u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/sysclk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.379    -0.130 r  u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg/Q
                         net (fo=19, routed)          0.477     0.347    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/sysrstn
    SLICE_X82Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.452 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/i___10/O
                         net (fo=5456, routed)        9.595    10.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/BYPASS_reg[0]
    SLICE_X64Y112        FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                     15.371    15.371 r  
    P17                                               0.000    15.371 r  GCLK (IN)
                         net (fo=0)                   0.000    15.371    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    16.724 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    17.728    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.093    11.634 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.374    13.008    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.085 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        1.247    14.332    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/sysclk_IBUF_BUFG
    SLICE_X64Y112        FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[9]/C
                         clock pessimism              0.334    14.666    
                         clock uncertainty           -0.091    14.576    
    SLICE_X64Y112        FDCE (Recov_fdce_C_CLR)     -0.331    14.245    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4_reg[9]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.635    -0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y37         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDPE (Prop_fdpe_C_Q)         0.128    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116    -0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X19Y38         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.912    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.251    -0.507    
    SLICE_X19Y38         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.370%)  route 0.177ns (55.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.633    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.177    -0.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X26Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.906    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X26Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.251    -0.513    
    SLICE_X26Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.160%)  route 0.193ns (57.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.634    -0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y36         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.193    -0.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X22Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.909    -0.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X22Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.251    -0.510    
    SLICE_X22Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.359%)  route 0.192ns (57.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.633    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.905    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X27Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X27Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.359%)  route 0.192ns (57.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.633    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.192    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X27Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.905    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X27Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X27Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.889%)  route 0.196ns (58.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.633    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X26Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.905    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X26Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.889%)  route 0.196ns (58.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.633    -0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y34         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X26Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.905    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X26Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (44.998%)  route 0.200ns (55.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.637    -0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDPE (Prop_fdpe_C_Q)         0.164    -0.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200    -0.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X13Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.912    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.273    -0.485    
    SLICE_X13Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (44.998%)  route 0.200ns (55.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.637    -0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDPE (Prop_fdpe_C_Q)         0.164    -0.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200    -0.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X13Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.912    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.273    -0.485    
    SLICE_X13Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_pll0  {rise@0.000ns fall@7.686ns period=15.371ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll0 rise@0.000ns - clk_out3_pll0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (44.998%)  route 0.200ns (55.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.375    -1.680 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.185    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.637    -0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDPE (Prop_fdpe_C_Q)         0.164    -0.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200    -0.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X13Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_gen_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  u_clk_gen_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    u_clk_gen_0/inst/clk_in1_pll0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.161    -2.237 r  u_clk_gen_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.698    u_clk_gen_0/inst/clk_out3_pll0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  u_clk_gen_0/inst/clkout3_buf/O
                         net (fo=9895, routed)        0.912    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.273    -0.485    
    SLICE_X13Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.692ns (27.233%)  route 1.849ns (72.767%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X19Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 30.071    

Slack (MET) :             30.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.692ns (27.233%)  route 1.849ns (72.767%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X19Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 30.071    

Slack (MET) :             30.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.692ns (27.233%)  route 1.849ns (72.767%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X19Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 30.071    

Slack (MET) :             30.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.692ns (27.233%)  route 1.849ns (72.767%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X19Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 30.071    

Slack (MET) :             30.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.692ns (27.233%)  route 1.849ns (72.767%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.582     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X19Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X19Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X19Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 30.071    

Slack (MET) :             30.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.692ns (28.786%)  route 1.712ns (71.214%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.445     5.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X16Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 30.208    

Slack (MET) :             30.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.692ns (28.786%)  route 1.712ns (71.214%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.445     5.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X16Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 30.208    

Slack (MET) :             30.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.692ns (28.786%)  route 1.712ns (71.214%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.445     5.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X16Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X16Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X16Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 30.208    

Slack (MET) :             30.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.692ns (28.831%)  route 1.708ns (71.169%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.442     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X17Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                 30.211    

Slack (MET) :             30.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.692ns (28.831%)  route 1.708ns (71.169%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 35.856 - 33.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.520     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.348     3.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     4.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X17Y33         LUT4 (Prop_lut4_I2_O)        0.239     4.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.245     5.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X16Y32         LUT1 (Prop_lut1_I0_O)        0.105     5.160 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.442     5.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X17Y32         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408    35.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X17Y32         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.323    36.179    
                         clock uncertainty           -0.035    36.144    
    SLICE_X17Y32         FDCE (Recov_fdce_C_CLR)     -0.331    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                 30.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.187%)  route 0.129ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.129     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X25Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X25Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.475%)  route 0.133ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X24Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.475%)  route 0.133ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.911     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.361     1.454    
    SLICE_X24Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.329    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rclk
  To Clock:  rclk

Setup :            0  Failing Endpoints,  Worst Slack        8.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.484ns (12.556%)  route 3.371ns (87.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.003     6.285    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X77Y60         LUT1 (Prop_lut1_I0_O)        0.105     6.390 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[5]_i_1/O
                         net (fo=101, routed)         2.367     8.757    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rxdp_reg_2
    SLICE_X73Y48         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/GMII_1n_CLK
    SLICE_X73Y48         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X73Y48         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD11/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.484ns (12.650%)  route 3.342ns (87.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.003     6.285    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X77Y60         LUT1 (Prop_lut1_I0_O)        0.105     6.390 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[5]_i_1/O
                         net (fo=101, routed)         2.339     8.728    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rxdp_reg_1
    SLICE_X74Y48         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/GMII_1n_CLK
    SLICE_X74Y48         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X74Y48         FDCE (Recov_fdce_C_CLR)     -0.254    17.120    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD13/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.120    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.484ns (15.001%)  route 2.742ns (84.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 17.055 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.003     6.285    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X77Y60         LUT1 (Prop_lut1_I0_O)        0.105     6.390 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[5]_i_1/O
                         net (fo=101, routed)         1.739     8.129    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rxdp_reg_1
    SLICE_X74Y41         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445    17.055    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/GMII_1n_CLK
    SLICE_X74Y41         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.409    
                         clock uncertainty           -0.035    17.373    
    SLICE_X74Y41         FDCE (Recov_fdce_C_CLR)     -0.254    17.119    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD12/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.484ns (15.583%)  route 2.622ns (84.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          2.000     7.282    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X75Y41         LUT1 (Prop_lut1_I0_O)        0.105     7.387 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_vld0_d_i_1/O
                         net (fo=99, routed)          0.622     8.008    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rxdp_reg_4
    SLICE_X77Y47         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/GMII_1n_CLK
    SLICE_X77Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X77Y47         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD16/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.465ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.484ns (18.061%)  route 2.196ns (81.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.338     6.619    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.105     6.724 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.858     7.582    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rxdp_reg_1
    SLICE_X72Y47         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X72Y47         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD1/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  9.465    

Slack (MET) :             9.465ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.484ns (18.061%)  route 2.196ns (81.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.338     6.619    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.105     6.724 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.858     7.582    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rxdp_reg_1
    SLICE_X72Y47         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X72Y47         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD10/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  9.465    

Slack (MET) :             9.465ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.484ns (18.061%)  route 2.196ns (81.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.338     6.619    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.105     6.724 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.858     7.582    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rxdp_reg_1
    SLICE_X72Y47         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X72Y47         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD14/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  9.465    

Slack (MET) :             9.465ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.484ns (18.061%)  route 2.196ns (81.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.338     6.619    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.105     6.724 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.858     7.582    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rxdp_reg_1
    SLICE_X72Y47         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X72Y47         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD2/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  9.465    

Slack (MET) :             9.465ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD6/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.484ns (18.061%)  route 2.196ns (81.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.338     6.619    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.105     6.724 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.858     7.582    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD6/rxdp_reg_1
    SLICE_X72Y47         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD6/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD6/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD6/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X72Y47         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD6/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  9.465    

Slack (MET) :             9.465ns  (required time - arrival time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1n_reg/CLR
                            (recovery check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (rclk fall@12.500ns - rclk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.484ns (18.061%)  route 2.196ns (81.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.447     1.447 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.929     3.377    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.458 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.445     4.902    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          1.338     6.619    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.105     6.724 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.858     7.582    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rxdp_reg_1
    SLICE_X72Y47         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk fall edge)      12.500    12.500 f  
    U3                                                0.000    12.500 f  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000    12.500    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         1.381    13.881 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.652    15.533    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    15.610 f  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        1.446    17.056    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/GMII_1n_CLK
    SLICE_X72Y47         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1n_reg/C  (IS_INVERTED)
                         clock pessimism              0.353    17.410    
                         clock uncertainty           -0.035    17.374    
    SLICE_X72Y47         FDCE (Recov_fdce_C_CLR)     -0.327    17.047    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_macro_wrap_0/u_sftpad_0/IOPAD_H_ALL0/U_DATAPAD8/rgst_1n_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  9.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[6]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X80Y49         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X80Y49         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[6]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X80Y49         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[8]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X80Y49         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X80Y49         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[8]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X80Y49         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[9]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X80Y49         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X80Y49         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[9]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X80Y49         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[7]/PRE
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X80Y49         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X80Y49         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[7]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X80Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     2.100    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[12]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X81Y49         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X81Y49         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[12]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X81Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.079    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[10]/PRE
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X81Y49         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X81Y49         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[10]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X81Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     2.076    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[11]/PRE
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X81Y49         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X81Y49         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[11]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X81Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     2.076    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[5]/PRE
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.202%)  route 0.783ns (80.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.588     2.569    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X81Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.614 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/btchk_data1[41]_i_2/O
                         net (fo=101, routed)         0.195     2.808    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[56]_0
    SLICE_X81Y49         FDPE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.930     2.522    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X81Y49         FDPE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[5]/C
                         clock pessimism             -0.351     2.171    
    SLICE_X81Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     2.076    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[56]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.969%)  route 0.849ns (82.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.658     2.638    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.683 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.191     2.875    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data1_reg[42]_0
    SLICE_X74Y45         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.928     2.520    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X74Y45         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[56]/C
                         clock pessimism             -0.351     2.169    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.067     2.102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Destination:            u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[57]/CLR
                            (removal check against rising-edge clock rclk  {rise@0.000ns fall@12.500ns period=27.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.969%)  route 0.849ns (82.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           0.936     1.220    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.594     1.840    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/CLKFBIO_SRC
    SLICE_X81Y67         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.141     1.981 r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg/Q
                         net (fo=11, routed)          0.658     2.638    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rxs_rstn
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.683 f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/rx_data_d[7]_i_1/O
                         net (fo=101, routed)         0.191     2.875    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data1_reg[42]_0
    SLICE_X74Y45         FDCE                                         f  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U3                                                0.000     0.000 r  FPGA_PAD[35] (INOUT)
                         net (fo=0)                   0.000     0.000    u_axi_bus_m32_bridge_0/FPGA_PAD[35]
    U3                   IBUF (Prop_ibuf_I_O)         0.472     0.472 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]_inst/O
                         net (fo=1, routed)           1.091     1.563    u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF[35]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.592 r  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35]_inst/O
                         net (fo=1131, routed)        0.928     2.520    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/CLKFBIO_SRC
    SLICE_X74Y45         FDCE                                         r  u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[57]/C
                         clock pessimism             -0.351     2.169    
    SLICE_X74Y45         FDCE (Remov_fdce_C_CLR)     -0.067     2.102    u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_data0_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.773    





