
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d4  00800200  00001964  000019f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001964  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  008002d4  008002d4  00001acc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001acc  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000218  00000000  00000000  00001b28  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ee1  00000000  00000000  00001d40  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ea6  00000000  00000000  00003c21  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000126e  00000000  00000000  00004ac7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000550  00000000  00000000  00005d38  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000742  00000000  00000000  00006288  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001261  00000000  00000000  000069ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000188  00000000  00000000  00007c2b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	39 c5       	rjmp	.+2674   	; 0xb10 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a3 05       	cpc	r26, r3
      e6:	f5 05       	cpc	r31, r5
      e8:	f5 05       	cpc	r31, r5
      ea:	f5 05       	cpc	r31, r5
      ec:	f5 05       	cpc	r31, r5
      ee:	f5 05       	cpc	r31, r5
      f0:	f5 05       	cpc	r31, r5
      f2:	f5 05       	cpc	r31, r5
      f4:	a3 05       	cpc	r26, r3
      f6:	f5 05       	cpc	r31, r5
      f8:	f5 05       	cpc	r31, r5
      fa:	f5 05       	cpc	r31, r5
      fc:	f5 05       	cpc	r31, r5
      fe:	f5 05       	cpc	r31, r5
     100:	f5 05       	cpc	r31, r5
     102:	f5 05       	cpc	r31, r5
     104:	a5 05       	cpc	r26, r5
     106:	f5 05       	cpc	r31, r5
     108:	f5 05       	cpc	r31, r5
     10a:	f5 05       	cpc	r31, r5
     10c:	f5 05       	cpc	r31, r5
     10e:	f5 05       	cpc	r31, r5
     110:	f5 05       	cpc	r31, r5
     112:	f5 05       	cpc	r31, r5
     114:	f5 05       	cpc	r31, r5
     116:	f5 05       	cpc	r31, r5
     118:	f5 05       	cpc	r31, r5
     11a:	f5 05       	cpc	r31, r5
     11c:	f5 05       	cpc	r31, r5
     11e:	f5 05       	cpc	r31, r5
     120:	f5 05       	cpc	r31, r5
     122:	f5 05       	cpc	r31, r5
     124:	a5 05       	cpc	r26, r5
     126:	f5 05       	cpc	r31, r5
     128:	f5 05       	cpc	r31, r5
     12a:	f5 05       	cpc	r31, r5
     12c:	f5 05       	cpc	r31, r5
     12e:	f5 05       	cpc	r31, r5
     130:	f5 05       	cpc	r31, r5
     132:	f5 05       	cpc	r31, r5
     134:	f5 05       	cpc	r31, r5
     136:	f5 05       	cpc	r31, r5
     138:	f5 05       	cpc	r31, r5
     13a:	f5 05       	cpc	r31, r5
     13c:	f5 05       	cpc	r31, r5
     13e:	f5 05       	cpc	r31, r5
     140:	f5 05       	cpc	r31, r5
     142:	f5 05       	cpc	r31, r5
     144:	f1 05       	cpc	r31, r1
     146:	f5 05       	cpc	r31, r5
     148:	f5 05       	cpc	r31, r5
     14a:	f5 05       	cpc	r31, r5
     14c:	f5 05       	cpc	r31, r5
     14e:	f5 05       	cpc	r31, r5
     150:	f5 05       	cpc	r31, r5
     152:	f5 05       	cpc	r31, r5
     154:	ce 05       	cpc	r28, r14
     156:	f5 05       	cpc	r31, r5
     158:	f5 05       	cpc	r31, r5
     15a:	f5 05       	cpc	r31, r5
     15c:	f5 05       	cpc	r31, r5
     15e:	f5 05       	cpc	r31, r5
     160:	f5 05       	cpc	r31, r5
     162:	f5 05       	cpc	r31, r5
     164:	f5 05       	cpc	r31, r5
     166:	f5 05       	cpc	r31, r5
     168:	f5 05       	cpc	r31, r5
     16a:	f5 05       	cpc	r31, r5
     16c:	f5 05       	cpc	r31, r5
     16e:	f5 05       	cpc	r31, r5
     170:	f5 05       	cpc	r31, r5
     172:	f5 05       	cpc	r31, r5
     174:	c2 05       	cpc	r28, r2
     176:	f5 05       	cpc	r31, r5
     178:	f5 05       	cpc	r31, r5
     17a:	f5 05       	cpc	r31, r5
     17c:	f5 05       	cpc	r31, r5
     17e:	f5 05       	cpc	r31, r5
     180:	f5 05       	cpc	r31, r5
     182:	f5 05       	cpc	r31, r5
     184:	e0 05       	cpc	r30, r0

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e6       	ldi	r30, 0x64	; 100
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3d       	cpi	r26, 0xD4	; 212
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 ed       	ldi	r26, 0xD4	; 212
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3e       	cpi	r26, 0xE9	; 233
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	41 d1       	rcall	.+642    	; 0x444 <main>
     1c2:	0c 94 b0 0c 	jmp	0x1960	; 0x1960 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	24 36       	cpi	r18, 0x64	; 100
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:


// "Main" for using can:

void can_init()
{
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
	mcp2515_init(); //Init
     220:	e8 d1       	rcall	.+976    	; 0x5f2 <mcp2515_init>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0xE0 , 0x00);
	mcp2515_bit_modify(MCP_CANCTRL, 0xE0 , MODE_LOOPBACK);
	*/	
	
	//mcp2515_bit_modify(MCP_RXF0SIDH, 0xff, 0x00);
	mcp2515_write(MCP_RXB0CTRL, MCP_RXBnCTRL_NOFILTER_bm, 1); // Set to no filter
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	06 d2       	rcall	.+1036   	; 0x636 <mcp2515_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
	_delay_ms(30);
	
	
	
	mcp2515_bit_modify(MCP_CANINTE, 0b00000001, 1); // Enable Interrupt when message is received
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	22 d2       	rcall	.+1092   	; 0x682 <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
	_delay_ms(30);

	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);//0b11100000 instead of MODE_MASK
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	18 d2       	rcall	.+1072   	; 0x682 <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
	_delay_ms(30);
	
	uint8_t mode_bits;
	uint8_t data[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANSTAT, data, MAX_CAN_LENGTH);
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	c7 d1       	rcall	.+910    	; 0x5f8 <mcp2515_read>
	uint8_t val = data[0];
	
	mode_bits = (val & MODE_MASK);
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
	if(mode_bits != MODE_NORMAL){
     26e:	99 f0       	breq	.+38     	; 0x296 <can_init+0x8a>
		
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e1       	ldi	r24, 0x17	; 23
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	57 d7       	rcall	.+3758   	; 0x112c <printf>
		printf("\n\r");
     27e:	8a ec       	ldi	r24, 0xCA	; 202
     280:	92 e0       	ldi	r25, 0x02	; 2
     282:	9f 93       	push	r25
     284:	8f 93       	push	r24
     286:	52 d7       	rcall	.+3748   	; 0x112c <printf>
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	07 c0       	rjmp	.+14     	; 0x2a4 <can_init+0x98>
	}
	else
		printf("in mode normal \n\r");
     296:	8b e5       	ldi	r24, 0x5B	; 91
     298:	92 e0       	ldi	r25, 0x02	; 2
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	46 d7       	rcall	.+3724   	; 0x112c <printf>
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
	
}
     2a4:	2a 96       	adiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <can_message_send>:

void can_message_send(struct can_message* msg)
{
     2b6:	1f 93       	push	r17
     2b8:	cf 93       	push	r28
     2ba:	df 93       	push	r29
     2bc:	ec 01       	movw	r28, r24
	
	//prinf("Sending message of length %d with id %d with data[0] %d", msg->length, msg->id)
	
	mcp2515_write(MCP_TXB0DLC, msg->length, 1);
     2be:	41 e0       	ldi	r20, 0x01	; 1
     2c0:	6a 81       	ldd	r22, Y+2	; 0x02
     2c2:	85 e3       	ldi	r24, 0x35	; 53
     2c4:	b8 d1       	rcall	.+880    	; 0x636 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDH, msg->id, 1);
     2c6:	41 e0       	ldi	r20, 0x01	; 1
     2c8:	68 81       	ld	r22, Y
     2ca:	81 e3       	ldi	r24, 0x31	; 49
     2cc:	b4 d1       	rcall	.+872    	; 0x636 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, msg->id, 1);
     2ce:	41 e0       	ldi	r20, 0x01	; 1
     2d0:	68 81       	ld	r22, Y
     2d2:	82 e3       	ldi	r24, 0x32	; 50
     2d4:	b0 d1       	rcall	.+864    	; 0x636 <mcp2515_write>
	
	uint8_t i;
	for (i = 0; i < msg->length; i++)
     2d6:	8a 81       	ldd	r24, Y+2	; 0x02
     2d8:	88 23       	and	r24, r24
     2da:	61 f0       	breq	.+24     	; 0x2f4 <can_message_send+0x3e>
     2dc:	10 e0       	ldi	r17, 0x00	; 0
	{
		mcp2515_write(MCP_TXB0D(0), msg->data[i], 1);
     2de:	fe 01       	movw	r30, r28
     2e0:	e1 0f       	add	r30, r17
     2e2:	f1 1d       	adc	r31, r1
     2e4:	41 e0       	ldi	r20, 0x01	; 1
     2e6:	63 81       	ldd	r22, Z+3	; 0x03
     2e8:	86 e3       	ldi	r24, 0x36	; 54
     2ea:	a5 d1       	rcall	.+842    	; 0x636 <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, msg->length, 1);
	mcp2515_write(MCP_TXB0SIDH, msg->id, 1);
	mcp2515_write(MCP_TXB0SIDL, msg->id, 1);
	
	uint8_t i;
	for (i = 0; i < msg->length; i++)
     2ec:	1f 5f       	subi	r17, 0xFF	; 255
     2ee:	8a 81       	ldd	r24, Y+2	; 0x02
     2f0:	18 17       	cp	r17, r24
     2f2:	a8 f3       	brcs	.-22     	; 0x2de <can_message_send+0x28>
	{
		mcp2515_write(MCP_TXB0D(0), msg->data[i], 1);
	}
	printf("\n\r");
     2f4:	8a ec       	ldi	r24, 0xCA	; 202
     2f6:	92 e0       	ldi	r25, 0x02	; 2
     2f8:	9f 93       	push	r25
     2fa:	8f 93       	push	r24
     2fc:	17 d7       	rcall	.+3630   	; 0x112c <printf>
	mcp2515_request(MCP_RTS_TX0);
     2fe:	81 e8       	ldi	r24, 0x81	; 129
     300:	b0 d1       	rcall	.+864    	; 0x662 <mcp2515_request>
     302:	0f 90       	pop	r0
     304:	0f 90       	pop	r0
	//Do something...
}
     306:	df 91       	pop	r29
     308:	cf 91       	pop	r28
     30a:	1f 91       	pop	r17
     30c:	08 95       	ret

0000030e <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     30e:	ff 92       	push	r15
     310:	0f 93       	push	r16
     312:	1f 93       	push	r17
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	cd b7       	in	r28, 0x3d	; 61
     31a:	de b7       	in	r29, 0x3e	; 62
     31c:	2a 97       	sbiw	r28, 0x0a	; 10
     31e:	0f b6       	in	r0, 0x3f	; 63
     320:	f8 94       	cli
     322:	de bf       	out	0x3e, r29	; 62
     324:	0f be       	out	0x3f, r0	; 63
     326:	cd bf       	out	0x3d, r28	; 61
     328:	8c 01       	movw	r16, r24
     32a:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     32c:	41 e0       	ldi	r20, 0x01	; 1
     32e:	be 01       	movw	r22, r28
     330:	6f 5f       	subi	r22, 0xFF	; 255
     332:	7f 4f       	sbci	r23, 0xFF	; 255
     334:	8c e2       	ldi	r24, 0x2C	; 44
     336:	60 d1       	rcall	.+704    	; 0x5f8 <mcp2515_read>

	if (!result[0]){
     338:	89 81       	ldd	r24, Y+1	; 0x01
     33a:	81 11       	cpse	r24, r1
     33c:	0b c0       	rjmp	.+22     	; 0x354 <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     33e:	1f 92       	push	r1
     340:	1f 92       	push	r1
     342:	2d e6       	ldi	r18, 0x6D	; 109
     344:	32 e0       	ldi	r19, 0x02	; 2
     346:	3f 93       	push	r19
     348:	2f 93       	push	r18
     34a:	f0 d6       	rcall	.+3552   	; 0x112c <printf>
     34c:	0f 90       	pop	r0
     34e:	0f 90       	pop	r0
     350:	0f 90       	pop	r0
     352:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     354:	41 e0       	ldi	r20, 0x01	; 1
     356:	be 01       	movw	r22, r28
     358:	6f 5f       	subi	r22, 0xFF	; 255
     35a:	7f 4f       	sbci	r23, 0xFF	; 255
     35c:	85 e6       	ldi	r24, 0x65	; 101
     35e:	8f 0d       	add	r24, r15
     360:	4b d1       	rcall	.+662    	; 0x5f8 <mcp2515_read>
	msg->length = result[0];
     362:	89 81       	ldd	r24, Y+1	; 0x01
     364:	f8 01       	movw	r30, r16
     366:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     368:	41 e0       	ldi	r20, 0x01	; 1
     36a:	be 01       	movw	r22, r28
     36c:	6f 5f       	subi	r22, 0xFF	; 255
     36e:	7f 4f       	sbci	r23, 0xFF	; 255
     370:	81 e6       	ldi	r24, 0x61	; 97
     372:	8f 0d       	add	r24, r15
     374:	41 d1       	rcall	.+642    	; 0x5f8 <mcp2515_read>
	msg->id = result[0];
     376:	29 81       	ldd	r18, Y+1	; 0x01
     378:	30 e0       	ldi	r19, 0x00	; 0
     37a:	f8 01       	movw	r30, r16
     37c:	31 83       	std	Z+1, r19	; 0x01
     37e:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     380:	42 81       	ldd	r20, Z+2	; 0x02
     382:	be 01       	movw	r22, r28
     384:	6f 5f       	subi	r22, 0xFF	; 255
     386:	7f 4f       	sbci	r23, 0xFF	; 255
     388:	86 e6       	ldi	r24, 0x66	; 102
     38a:	8f 0d       	add	r24, r15
     38c:	35 d1       	rcall	.+618    	; 0x5f8 <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     38e:	f8 01       	movw	r30, r16
     390:	92 81       	ldd	r25, Z+2	; 0x02
     392:	99 23       	and	r25, r25
     394:	61 f0       	breq	.+24     	; 0x3ae <can_data_receive+0xa0>
     396:	9e 01       	movw	r18, r28
     398:	2f 5f       	subi	r18, 0xFF	; 255
     39a:	3f 4f       	sbci	r19, 0xFF	; 255
     39c:	d8 01       	movw	r26, r16
     39e:	13 96       	adiw	r26, 0x03	; 3
     3a0:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     3a2:	81 91       	ld	r24, Z+
     3a4:	8d 93       	st	X+, r24
     3a6:	8e 2f       	mov	r24, r30
     3a8:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     3aa:	89 17       	cp	r24, r25
     3ac:	d0 f3       	brcs	.-12     	; 0x3a2 <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3ae:	40 e0       	ldi	r20, 0x00	; 0
     3b0:	61 e0       	ldi	r22, 0x01	; 1
     3b2:	8c e2       	ldi	r24, 0x2C	; 44
     3b4:	66 d1       	rcall	.+716    	; 0x682 <mcp2515_bit_modify>
}
     3b6:	2a 96       	adiw	r28, 0x0a	; 10
     3b8:	0f b6       	in	r0, 0x3f	; 63
     3ba:	f8 94       	cli
     3bc:	de bf       	out	0x3e, r29	; 62
     3be:	0f be       	out	0x3f, r0	; 63
     3c0:	cd bf       	out	0x3d, r28	; 61
     3c2:	df 91       	pop	r29
     3c4:	cf 91       	pop	r28
     3c6:	1f 91       	pop	r17
     3c8:	0f 91       	pop	r16
     3ca:	ff 90       	pop	r15
     3cc:	08 95       	ret

000003ce <can_get_message>:

int can_get_message(struct can_message* message)
{
     3ce:	0f 93       	push	r16
     3d0:	1f 93       	push	r17
     3d2:	cf 93       	push	r28
     3d4:	df 93       	push	r29
     3d6:	cd b7       	in	r28, 0x3d	; 61
     3d8:	de b7       	in	r29, 0x3e	; 62
     3da:	2a 97       	sbiw	r28, 0x0a	; 10
     3dc:	0f b6       	in	r0, 0x3f	; 63
     3de:	f8 94       	cli
     3e0:	de bf       	out	0x3e, r29	; 62
     3e2:	0f be       	out	0x3f, r0	; 63
     3e4:	cd bf       	out	0x3d, r28	; 61
     3e6:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     3e8:	41 e0       	ldi	r20, 0x01	; 1
     3ea:	be 01       	movw	r22, r28
     3ec:	6f 5f       	subi	r22, 0xFF	; 255
     3ee:	7f 4f       	sbci	r23, 0xFF	; 255
     3f0:	8c e2       	ldi	r24, 0x2C	; 44
     3f2:	02 d1       	rcall	.+516    	; 0x5f8 <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     3f4:	89 81       	ldd	r24, Y+1	; 0x01
     3f6:	80 ff       	sbrs	r24, 0
     3f8:	0b c0       	rjmp	.+22     	; 0x410 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     3fa:	60 e0       	ldi	r22, 0x00	; 0
     3fc:	70 e0       	ldi	r23, 0x00	; 0
     3fe:	c8 01       	movw	r24, r16
     400:	86 df       	rcall	.-244    	; 0x30e <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     402:	40 e0       	ldi	r20, 0x00	; 0
     404:	61 e0       	ldi	r22, 0x01	; 1
     406:	8c e2       	ldi	r24, 0x2C	; 44
     408:	3c d1       	rcall	.+632    	; 0x682 <mcp2515_bit_modify>
		return 1;
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	0f c0       	rjmp	.+30     	; 0x42e <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     410:	81 ff       	sbrs	r24, 1
     412:	0b c0       	rjmp	.+22     	; 0x42a <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     414:	61 e0       	ldi	r22, 0x01	; 1
     416:	70 e0       	ldi	r23, 0x00	; 0
     418:	c8 01       	movw	r24, r16
     41a:	79 df       	rcall	.-270    	; 0x30e <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     41c:	40 e0       	ldi	r20, 0x00	; 0
     41e:	62 e0       	ldi	r22, 0x02	; 2
     420:	8c e2       	ldi	r24, 0x2C	; 44
     422:	2f d1       	rcall	.+606    	; 0x682 <mcp2515_bit_modify>
		return 1;
     424:	81 e0       	ldi	r24, 0x01	; 1
     426:	90 e0       	ldi	r25, 0x00	; 0
     428:	02 c0       	rjmp	.+4      	; 0x42e <can_get_message+0x60>
	}
	else
	{
		return 0;
     42a:	80 e0       	ldi	r24, 0x00	; 0
     42c:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     42e:	2a 96       	adiw	r28, 0x0a	; 10
     430:	0f b6       	in	r0, 0x3f	; 63
     432:	f8 94       	cli
     434:	de bf       	out	0x3e, r29	; 62
     436:	0f be       	out	0x3f, r0	; 63
     438:	cd bf       	out	0x3d, r28	; 61
     43a:	df 91       	pop	r29
     43c:	cf 91       	pop	r28
     43e:	1f 91       	pop	r17
     440:	0f 91       	pop	r16
     442:	08 95       	ret

00000444 <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     444:	cf 93       	push	r28
     446:	df 93       	push	r29
     448:	cd b7       	in	r28, 0x3d	; 61
     44a:	de b7       	in	r29, 0x3e	; 62
     44c:	a7 97       	sbiw	r28, 0x27	; 39
     44e:	0f b6       	in	r0, 0x3f	; 63
     450:	f8 94       	cli
     452:	de bf       	out	0x3e, r29	; 62
     454:	0f be       	out	0x3f, r0	; 63
     456:	cd bf       	out	0x3d, r28	; 61
	
	DDRD |= (1 << PD3);//init solenoid
     458:	53 9a       	sbi	0x0a, 3	; 10
	PORTD &= (1 << PD3);//init solenoid
     45a:	8b b1       	in	r24, 0x0b	; 11
     45c:	88 70       	andi	r24, 0x08	; 8
     45e:	8b b9       	out	0x0b, r24	; 11
	
	USART_Init(MYUBRR);
     460:	87 e6       	ldi	r24, 0x67	; 103
     462:	90 e0       	ldi	r25, 0x00	; 0
     464:	e8 d3       	rcall	.+2000   	; 0xc36 <USART_Init>
	printf("start \n\r \n");
     466:	8f e7       	ldi	r24, 0x7F	; 127
     468:	92 e0       	ldi	r25, 0x02	; 2
     46a:	71 d6       	rcall	.+3298   	; 0x114e <puts>
	
	can_init();
     46c:	cf de       	rcall	.-610    	; 0x20c <can_init>
	
	struct can_message message_input;
	message_input.id = 1;
     46e:	81 e0       	ldi	r24, 0x01	; 1
     470:	90 e0       	ldi	r25, 0x00	; 0
     472:	9a 83       	std	Y+2, r25	; 0x02
     474:	89 83       	std	Y+1, r24	; 0x01
	message_input.length = 1;
     476:	21 e0       	ldi	r18, 0x01	; 1
     478:	2b 83       	std	Y+3, r18	; 0x03
	message_input.data[0] = (uint8_t) 0;
     47a:	1c 82       	std	Y+4, r1	; 0x04
	
	struct can_message message_score;
	message_score.id = 1;
     47c:	9f 87       	std	Y+15, r25	; 0x0f
     47e:	8e 87       	std	Y+14, r24	; 0x0e
	message_score.length = 1;
     480:	28 8b       	std	Y+16, r18	; 0x10
	message_score.data[0] = (uint8_t) 0;
     482:	19 8a       	std	Y+17, r1	; 0x11
	
	struct can_message message_game_over;
	message_game_over.id = 2;
     484:	82 e0       	ldi	r24, 0x02	; 2
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	9c 8f       	std	Y+28, r25	; 0x1c
     48a:	8b 8f       	std	Y+27, r24	; 0x1b
	message_game_over.length = 1;
     48c:	2d 8f       	std	Y+29, r18	; 0x1d
	message_game_over.data[0] = (uint8_t) 1;
     48e:	2e 8f       	std	Y+30, r18	; 0x1e
	

	pwm_init();	
     490:	5d d2       	rcall	.+1210   	; 0x94c <pwm_init>
	adc_init();
     492:	9a de       	rcall	.-716    	; 0x1c8 <adc_init>
	
	//pwm_set_pulse_width(50000);	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     494:	a2 de       	rcall	.-700    	; 0x1da <adc_read>
     496:	8c 01       	movw	r16, r24
	int new_val = adc_read();
     498:	a0 de       	rcall	.-704    	; 0x1da <adc_read>
	
	int succesfull_bounce = 0;
	sei();
     49a:	78 94       	sei
	motor_init();
     49c:	1d d1       	rcall	.+570    	; 0x6d8 <motor_init>
	
	motor_reset_encoder();
     49e:	7b d1       	rcall	.+758    	; 0x796 <motor_reset_encoder>
	motor_dac_write(0);
     4a0:	80 e0       	ldi	r24, 0x00	; 0
     4a2:	07 d1       	rcall	.+526    	; 0x6b2 <motor_dac_write>
	int16_t encoder = 0;
	
	int enable_game_fail = 0;
     4a4:	e1 2c       	mov	r14, r1
     4a6:	f1 2c       	mov	r15, r1
	float x_val = 130;
	
	int old_val = adc_read();
	int new_val = adc_read();
	
	int succesfull_bounce = 0;
     4a8:	81 2c       	mov	r8, r1
     4aa:	91 2c       	mov	r9, r1
				can_message_send(&message_score);
				succesfull_bounce++;
				enable_game_fail = 1;
				
			}	
			else printf("Atmega2560 received a new message id %d \n \r \n\r", message_input.id);	
     4ac:	0f 2e       	mov	r0, r31
     4ae:	f1 e9       	ldi	r31, 0x91	; 145
     4b0:	cf 2e       	mov	r12, r31
     4b2:	f2 e0       	ldi	r31, 0x02	; 2
     4b4:	df 2e       	mov	r13, r31
     4b6:	f0 2d       	mov	r31, r0
				//printf("motor control \n\r");
				motor_pid_controller(message_input.data[0]);
			
			}
			else if(message_input.id == 3){	
				printf("shot \n\r");			
     4b8:	0f 2e       	mov	r0, r31
     4ba:	f9 e8       	ldi	r31, 0x89	; 137
     4bc:	af 2e       	mov	r10, r31
     4be:	f2 e0       	ldi	r31, 0x02	; 2
     4c0:	bf 2e       	mov	r11, r31
     4c2:	f0 2d       	mov	r31, r0
					succesfull_bounce = 0;
				}
				message_score.data[0] = succesfull_bounce;
				can_message_send(&message_score);
				succesfull_bounce++;
				enable_game_fail = 1;
     4c4:	66 24       	eor	r6, r6
     4c6:	63 94       	inc	r6
     4c8:	71 2c       	mov	r7, r1
     4ca:	41 2c       	mov	r4, r1
     4cc:	51 2c       	mov	r5, r1

    while(1)
    {
		
		//motor_dac_write(80);
		if(can_get_message(&message_input)){
     4ce:	ce 01       	movw	r24, r28
     4d0:	01 96       	adiw	r24, 0x01	; 1
     4d2:	7d df       	rcall	.-262    	; 0x3ce <can_get_message>
     4d4:	89 2b       	or	r24, r25
     4d6:	09 f4       	brne	.+2      	; 0x4da <main+0x96>
     4d8:	46 c0       	rjmp	.+140    	; 0x566 <main+0x122>
			
			if(message_input.id == 1){
     4da:	89 81       	ldd	r24, Y+1	; 0x01
     4dc:	9a 81       	ldd	r25, Y+2	; 0x02
     4de:	81 30       	cpi	r24, 0x01	; 1
     4e0:	91 05       	cpc	r25, r1
     4e2:	79 f4       	brne	.+30     	; 0x502 <main+0xbe>
				//printf("servo control \n\r");
				x_val = 255-(float) message_input.data[0];
     4e4:	6c 81       	ldd	r22, Y+4	; 0x04
     4e6:	70 e0       	ldi	r23, 0x00	; 0
     4e8:	80 e0       	ldi	r24, 0x00	; 0
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	b6 d4       	rcall	.+2412   	; 0xe5a <__floatunsisf>
     4ee:	9b 01       	movw	r18, r22
     4f0:	ac 01       	movw	r20, r24
     4f2:	60 e0       	ldi	r22, 0x00	; 0
     4f4:	70 e0       	ldi	r23, 0x00	; 0
     4f6:	8f e7       	ldi	r24, 0x7F	; 127
     4f8:	93 e4       	ldi	r25, 0x43	; 67
     4fa:	ad d3       	rcall	.+1882   	; 0xc56 <__subsf3>
				a = (int) pw;
				//printf("ow b: %d\n\r",  a);
				//pw = pwm_follow_joystick_val(pw, x_val);
				//a = (int) pw;
				//printf("pw not scaled: %d\n\r",  a);
				pw = pwm_scale_joystick_val(x_val);
     4fc:	8f d2       	rcall	.+1310   	; 0xa1c <pwm_scale_joystick_val>
				a = (int) pw;
				//printf("pw scaled: %d\n\r",  a);
				pwm_set_pulse_width(pw);
     4fe:	45 d2       	rcall	.+1162   	; 0x98a <pwm_set_pulse_width>
     500:	32 c0       	rjmp	.+100    	; 0x566 <main+0x122>
				
			}
			else if(message_input.id == 2){
     502:	82 30       	cpi	r24, 0x02	; 2
     504:	91 05       	cpc	r25, r1
     506:	19 f4       	brne	.+6      	; 0x50e <main+0xca>
				//printf("motor control \n\r");
				motor_pid_controller(message_input.data[0]);
     508:	8c 81       	ldd	r24, Y+4	; 0x04
     50a:	52 d1       	rcall	.+676    	; 0x7b0 <motor_pid_controller>
     50c:	2c c0       	rjmp	.+88     	; 0x566 <main+0x122>
			
			}
			else if(message_input.id == 3){	
     50e:	83 30       	cpi	r24, 0x03	; 3
     510:	91 05       	cpc	r25, r1
     512:	01 f5       	brne	.+64     	; 0x554 <main+0x110>
				printf("shot \n\r");			
     514:	bf 92       	push	r11
     516:	af 92       	push	r10
     518:	09 d6       	rcall	.+3090   	; 0x112c <printf>
				PORTD |= (1 << PD3);
     51a:	5b 9a       	sbi	0x0b, 3	; 11
     51c:	2f ef       	ldi	r18, 0xFF	; 255
     51e:	81 ee       	ldi	r24, 0xE1	; 225
     520:	94 e0       	ldi	r25, 0x04	; 4
     522:	21 50       	subi	r18, 0x01	; 1
     524:	80 40       	sbci	r24, 0x00	; 0
     526:	90 40       	sbci	r25, 0x00	; 0
     528:	e1 f7       	brne	.-8      	; 0x522 <main+0xde>
     52a:	00 c0       	rjmp	.+0      	; 0x52c <main+0xe8>
     52c:	00 00       	nop
				_delay_ms(100);
				PORTD &= ~(1 << PD3);
     52e:	5b 98       	cbi	0x0b, 3	; 11
     530:	74 01       	movw	r14, r8
     532:	0f 90       	pop	r0
     534:	0f 90       	pop	r0
     536:	99 20       	and	r9, r9
     538:	14 f4       	brge	.+4      	; 0x53e <main+0xfa>
     53a:	e4 2c       	mov	r14, r4
     53c:	f5 2c       	mov	r15, r5
				if (succesfull_bounce < 0)
				{
					succesfull_bounce = 0;
				}
				message_score.data[0] = succesfull_bounce;
     53e:	e9 8a       	std	Y+17, r14	; 0x11
				can_message_send(&message_score);
     540:	ce 01       	movw	r24, r28
     542:	0e 96       	adiw	r24, 0x0e	; 14
     544:	b8 de       	rcall	.-656    	; 0x2b6 <can_message_send>
				succesfull_bounce++;
     546:	47 01       	movw	r8, r14
     548:	2f ef       	ldi	r18, 0xFF	; 255
     54a:	82 1a       	sub	r8, r18
     54c:	92 0a       	sbc	r9, r18
				enable_game_fail = 1;
     54e:	e6 2c       	mov	r14, r6
     550:	f7 2c       	mov	r15, r7
     552:	09 c0       	rjmp	.+18     	; 0x566 <main+0x122>
				
			}	
			else printf("Atmega2560 received a new message id %d \n \r \n\r", message_input.id);	
     554:	9f 93       	push	r25
     556:	8f 93       	push	r24
     558:	df 92       	push	r13
     55a:	cf 92       	push	r12
     55c:	e7 d5       	rcall	.+3022   	; 0x112c <printf>
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	0f 90       	pop	r0
     564:	0f 90       	pop	r0
			pwm_set_pulse_width(pw);
			
			
		}*/
		
		new_val = adc_read();
     566:	39 de       	rcall	.-910    	; 0x1da <adc_read>

		
		if( (old_val == 0) && (new_val == 1) )
     568:	01 15       	cp	r16, r1
     56a:	11 05       	cpc	r17, r1
     56c:	79 f4       	brne	.+30     	; 0x58c <main+0x148>
     56e:	01 97       	sbiw	r24, 0x01	; 1
     570:	09 f0       	breq	.+2      	; 0x574 <main+0x130>
     572:	ad cf       	rjmp	.-166    	; 0x4ce <main+0x8a>
     574:	8f ef       	ldi	r24, 0xFF	; 255
     576:	90 e7       	ldi	r25, 0x70	; 112
     578:	22 e0       	ldi	r18, 0x02	; 2
     57a:	81 50       	subi	r24, 0x01	; 1
     57c:	90 40       	sbci	r25, 0x00	; 0
     57e:	20 40       	sbci	r18, 0x00	; 0
     580:	e1 f7       	brne	.-8      	; 0x57a <main+0x136>
     582:	00 c0       	rjmp	.+0      	; 0x584 <main+0x140>
     584:	00 00       	nop
		{
			old_val = 1;
     586:	06 2d       	mov	r16, r6
     588:	17 2d       	mov	r17, r7
     58a:	a1 cf       	rjmp	.-190    	; 0x4ce <main+0x8a>
			_delay_ms(50);
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
     58c:	01 30       	cpi	r16, 0x01	; 1
     58e:	11 05       	cpc	r17, r1
     590:	09 f0       	breq	.+2      	; 0x594 <main+0x150>
     592:	9d cf       	rjmp	.-198    	; 0x4ce <main+0x8a>
     594:	89 2b       	or	r24, r25
     596:	09 f0       	breq	.+2      	; 0x59a <main+0x156>
     598:	9a cf       	rjmp	.-204    	; 0x4ce <main+0x8a>
     59a:	e1 14       	cp	r14, r1
     59c:	f1 04       	cpc	r15, r1
     59e:	09 f4       	brne	.+2      	; 0x5a2 <main+0x15e>
     5a0:	96 cf       	rjmp	.-212    	; 0x4ce <main+0x8a>
     5a2:	8f ef       	ldi	r24, 0xFF	; 255
     5a4:	90 e7       	ldi	r25, 0x70	; 112
     5a6:	22 e0       	ldi	r18, 0x02	; 2
     5a8:	81 50       	subi	r24, 0x01	; 1
     5aa:	90 40       	sbci	r25, 0x00	; 0
     5ac:	20 40       	sbci	r18, 0x00	; 0
     5ae:	e1 f7       	brne	.-8      	; 0x5a8 <main+0x164>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <main+0x16e>
     5b2:	00 00       	nop
		{
			old_val = 0;
			_delay_ms(50);
			succesfull_bounce = 0;
			enable_game_fail = 0;
			message_score.data[0] = succesfull_bounce;
     5b4:	19 8a       	std	Y+17, r1	; 0x11
			can_message_send(&message_game_over);
     5b6:	ce 01       	movw	r24, r28
     5b8:	4b 96       	adiw	r24, 0x1b	; 27
     5ba:	7d de       	rcall	.-774    	; 0x2b6 <can_message_send>
			can_message_send(&message_score);
     5bc:	ce 01       	movw	r24, r28
     5be:	0e 96       	adiw	r24, 0x0e	; 14
     5c0:	7a de       	rcall	.-780    	; 0x2b6 <can_message_send>
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
		{
			old_val = 0;
			_delay_ms(50);
			succesfull_bounce = 0;
			enable_game_fail = 0;
     5c2:	e4 2c       	mov	r14, r4
     5c4:	f5 2c       	mov	r15, r5
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
		{
			old_val = 0;
			_delay_ms(50);
			succesfull_bounce = 0;
     5c6:	84 2c       	mov	r8, r4
     5c8:	95 2c       	mov	r9, r5
			old_val = 1;
			_delay_ms(50);
		}
		else if( (old_val == 1) && (new_val == 0) && enable_game_fail)
		{
			old_val = 0;
     5ca:	04 2d       	mov	r16, r4
     5cc:	15 2d       	mov	r17, r5
     5ce:	7f cf       	rjmp	.-258    	; 0x4ce <main+0x8a>

000005d0 <mcp2515_reset>:
	 spi_init();
	 mcp2515_reset();
}

void mcp2515_reset()
{
     5d0:	cf 93       	push	r28
     5d2:	df 93       	push	r29
     5d4:	1f 92       	push	r1
     5d6:	cd b7       	in	r28, 0x3d	; 61
     5d8:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     5da:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	
	
	uint8_t reset[] = {MCP_RESET};
     5dc:	80 ec       	ldi	r24, 0xC0	; 192
     5de:	89 83       	std	Y+1, r24	; 0x01
	spi_write(reset, 1);
     5e0:	61 e0       	ldi	r22, 0x01	; 1
     5e2:	ce 01       	movw	r24, r28
     5e4:	01 96       	adiw	r24, 0x01	; 1
     5e6:	54 d2       	rcall	.+1192   	; 0xa90 <spi_write>
	
	PORTB |= (1<<PB7); // DeselectCAN-controller
     5e8:	2f 9a       	sbi	0x05, 7	; 5
}
     5ea:	0f 90       	pop	r0
     5ec:	df 91       	pop	r29
     5ee:	cf 91       	pop	r28
     5f0:	08 95       	ret

000005f2 <mcp2515_init>:
#include "MCP2515_driver.h"


void mcp2515_init() 
{
	 spi_init();
     5f2:	1f d2       	rcall	.+1086   	; 0xa32 <spi_init>
	 mcp2515_reset();
     5f4:	ed cf       	rjmp	.-38     	; 0x5d0 <mcp2515_reset>
     5f6:	08 95       	ret

000005f8 <mcp2515_read>:
	PORTB |= (1<<PB7); // DeselectCAN-controller
}


void mcp2515_read(uint8_t address, uint8_t result[MAX_CAN_LENGTH], uint8_t data_size)
{	
     5f8:	ff 92       	push	r15
     5fa:	0f 93       	push	r16
     5fc:	1f 93       	push	r17
     5fe:	cf 93       	push	r28
     600:	df 93       	push	r29
     602:	1f 92       	push	r1
     604:	1f 92       	push	r1
     606:	cd b7       	in	r28, 0x3d	; 61
     608:	de b7       	in	r29, 0x3e	; 62
     60a:	8b 01       	movw	r16, r22
     60c:	f4 2e       	mov	r15, r20
	PORTB &= ~(1<<PB7); // Select CAN-controller pb7  PINB0
     60e:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF); 
	
	uint8_t write[] = {MCP_READ, address};
     610:	93 e0       	ldi	r25, 0x03	; 3
     612:	99 83       	std	Y+1, r25	; 0x01
     614:	8a 83       	std	Y+2, r24	; 0x02
	spi_write(write, 2); // Send read instruction
     616:	62 e0       	ldi	r22, 0x02	; 2
     618:	ce 01       	movw	r24, r28
     61a:	01 96       	adiw	r24, 0x01	; 1
     61c:	39 d2       	rcall	.+1138   	; 0xa90 <spi_write>
	
	spi_read(result, data_size); // Readresult
     61e:	6f 2d       	mov	r22, r15
     620:	c8 01       	movw	r24, r16
     622:	10 d2       	rcall	.+1056   	; 0xa44 <spi_read>
	
	PORTB |= (1<<PB7); // DeselectCAN-controller
     624:	2f 9a       	sbi	0x05, 7	; 5
	
	
}
     626:	0f 90       	pop	r0
     628:	0f 90       	pop	r0
     62a:	df 91       	pop	r29
     62c:	cf 91       	pop	r28
     62e:	1f 91       	pop	r17
     630:	0f 91       	pop	r16
     632:	ff 90       	pop	r15
     634:	08 95       	ret

00000636 <mcp2515_write>:

void mcp2515_write(uint8_t address, uint8_t data, uint8_t data_size)
{
     636:	cf 93       	push	r28
     638:	df 93       	push	r29
     63a:	00 d0       	rcall	.+0      	; 0x63c <mcp2515_write+0x6>
     63c:	cd b7       	in	r28, 0x3d	; 61
     63e:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     640:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);
	
	uint8_t write[] = {MCP_WRITE, address, data};
     642:	92 e0       	ldi	r25, 0x02	; 2
     644:	99 83       	std	Y+1, r25	; 0x01
     646:	8a 83       	std	Y+2, r24	; 0x02
     648:	6b 83       	std	Y+3, r22	; 0x03
	spi_write(write, data_size + 2); // Send read instruction
     64a:	62 e0       	ldi	r22, 0x02	; 2
     64c:	64 0f       	add	r22, r20
     64e:	ce 01       	movw	r24, r28
     650:	01 96       	adiw	r24, 0x01	; 1
     652:	1e d2       	rcall	.+1084   	; 0xa90 <spi_write>
	
	PORTB |= (1<<PB7); // DeselectCAN-controller
     654:	2f 9a       	sbi	0x05, 7	; 5
		
}
     656:	0f 90       	pop	r0
     658:	0f 90       	pop	r0
     65a:	0f 90       	pop	r0
     65c:	df 91       	pop	r29
     65e:	cf 91       	pop	r28
     660:	08 95       	ret

00000662 <mcp2515_request>:

void mcp2515_request(uint8_t rqs)
{
     662:	cf 93       	push	r28
     664:	df 93       	push	r29
     666:	1f 92       	push	r1
     668:	cd b7       	in	r28, 0x3d	; 61
     66a:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     66c:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);		
		
	uint8_t cmd[] = {rqs};
     66e:	89 83       	std	Y+1, r24	; 0x01
	spi_write(cmd, 1);		
     670:	61 e0       	ldi	r22, 0x01	; 1
     672:	ce 01       	movw	r24, r28
     674:	01 96       	adiw	r24, 0x01	; 1
     676:	0c d2       	rcall	.+1048   	; 0xa90 <spi_write>
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
     678:	2f 9a       	sbi	0x05, 7	; 5
}
     67a:	0f 90       	pop	r0
     67c:	df 91       	pop	r29
     67e:	cf 91       	pop	r28
     680:	08 95       	ret

00000682 <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     682:	cf 93       	push	r28
     684:	df 93       	push	r29
     686:	00 d0       	rcall	.+0      	; 0x688 <mcp2515_bit_modify+0x6>
     688:	1f 92       	push	r1
     68a:	cd b7       	in	r28, 0x3d	; 61
     68c:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     68e:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     690:	95 e0       	ldi	r25, 0x05	; 5
     692:	99 83       	std	Y+1, r25	; 0x01
     694:	8a 83       	std	Y+2, r24	; 0x02
     696:	6b 83       	std	Y+3, r22	; 0x03
     698:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     69a:	64 e0       	ldi	r22, 0x04	; 4
     69c:	ce 01       	movw	r24, r28
     69e:	01 96       	adiw	r24, 0x01	; 1
     6a0:	f7 d1       	rcall	.+1006   	; 0xa90 <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     6a2:	2f 9a       	sbi	0x05, 7	; 5

}
     6a4:	0f 90       	pop	r0
     6a6:	0f 90       	pop	r0
     6a8:	0f 90       	pop	r0
     6aa:	0f 90       	pop	r0
     6ac:	df 91       	pop	r29
     6ae:	cf 91       	pop	r28
     6b0:	08 95       	ret

000006b2 <motor_dac_write>:
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29
     6b6:	00 d0       	rcall	.+0      	; 0x6b8 <motor_dac_write+0x6>
     6b8:	cd b7       	in	r28, 0x3d	; 61
     6ba:	de b7       	in	r29, 0x3e	; 62
     6bc:	90 e5       	ldi	r25, 0x50	; 80
     6be:	99 83       	std	Y+1, r25	; 0x01
     6c0:	1a 82       	std	Y+2, r1	; 0x02
     6c2:	8b 83       	std	Y+3, r24	; 0x03
     6c4:	64 e0       	ldi	r22, 0x04	; 4
     6c6:	ce 01       	movw	r24, r28
     6c8:	01 96       	adiw	r24, 0x01	; 1
     6ca:	00 d2       	rcall	.+1024   	; 0xacc <TWI_Start_Transceiver_With_Data>
     6cc:	0f 90       	pop	r0
     6ce:	0f 90       	pop	r0
     6d0:	0f 90       	pop	r0
     6d2:	df 91       	pop	r29
     6d4:	cf 91       	pop	r28
     6d6:	08 95       	ret

000006d8 <motor_init>:
     6d8:	ef d1       	rcall	.+990    	; 0xab8 <TWI_Master_Initialise>
     6da:	e1 e0       	ldi	r30, 0x01	; 1
     6dc:	f1 e0       	ldi	r31, 0x01	; 1
     6de:	80 81       	ld	r24, Z
     6e0:	8a 67       	ori	r24, 0x7A	; 122
     6e2:	80 83       	st	Z, r24
     6e4:	e2 e0       	ldi	r30, 0x02	; 2
     6e6:	f1 e0       	ldi	r31, 0x01	; 1
     6e8:	80 81       	ld	r24, Z
     6ea:	82 60       	ori	r24, 0x02	; 2
     6ec:	80 83       	st	Z, r24
     6ee:	80 81       	ld	r24, Z
     6f0:	80 61       	ori	r24, 0x10	; 16
     6f2:	80 83       	st	Z, r24
     6f4:	10 92 07 01 	sts	0x0107, r1
     6f8:	80 e5       	ldi	r24, 0x50	; 80
     6fa:	db df       	rcall	.-74     	; 0x6b2 <motor_dac_write>
     6fc:	2f e7       	ldi	r18, 0x7F	; 127
     6fe:	8a e1       	ldi	r24, 0x1A	; 26
     700:	96 e0       	ldi	r25, 0x06	; 6
     702:	21 50       	subi	r18, 0x01	; 1
     704:	80 40       	sbci	r24, 0x00	; 0
     706:	90 40       	sbci	r25, 0x00	; 0
     708:	e1 f7       	brne	.-8      	; 0x702 <motor_init+0x2a>
     70a:	00 c0       	rjmp	.+0      	; 0x70c <motor_init+0x34>
     70c:	00 00       	nop
     70e:	08 95       	ret

00000710 <motor_set_dir>:
     710:	88 23       	and	r24, r24
     712:	31 f0       	breq	.+12     	; 0x720 <motor_set_dir+0x10>
     714:	e2 e0       	ldi	r30, 0x02	; 2
     716:	f1 e0       	ldi	r31, 0x01	; 1
     718:	80 81       	ld	r24, Z
     71a:	82 60       	ori	r24, 0x02	; 2
     71c:	80 83       	st	Z, r24
     71e:	08 95       	ret
     720:	e2 e0       	ldi	r30, 0x02	; 2
     722:	f1 e0       	ldi	r31, 0x01	; 1
     724:	80 81       	ld	r24, Z
     726:	8d 7f       	andi	r24, 0xFD	; 253
     728:	80 83       	st	Z, r24
     72a:	08 95       	ret

0000072c <motor_read_encoder>:
     72c:	cf 93       	push	r28
     72e:	df 93       	push	r29
     730:	00 d0       	rcall	.+0      	; 0x732 <motor_read_encoder+0x6>
     732:	1f 92       	push	r1
     734:	cd b7       	in	r28, 0x3d	; 61
     736:	de b7       	in	r29, 0x3e	; 62
     738:	e2 e0       	ldi	r30, 0x02	; 2
     73a:	f1 e0       	ldi	r31, 0x01	; 1
     73c:	80 81       	ld	r24, Z
     73e:	8f 7d       	andi	r24, 0xDF	; 223
     740:	80 83       	st	Z, r24
     742:	80 81       	ld	r24, Z
     744:	87 7f       	andi	r24, 0xF7	; 247
     746:	80 83       	st	Z, r24
     748:	87 e8       	ldi	r24, 0x87	; 135
     74a:	93 e1       	ldi	r25, 0x13	; 19
     74c:	01 97       	sbiw	r24, 0x01	; 1
     74e:	f1 f7       	brne	.-4      	; 0x74c <motor_read_encoder+0x20>
     750:	00 c0       	rjmp	.+0      	; 0x752 <motor_read_encoder+0x26>
     752:	00 00       	nop
     754:	80 91 06 01 	lds	r24, 0x0106
     758:	8c 83       	std	Y+4, r24	; 0x04
     75a:	80 81       	ld	r24, Z
     75c:	88 60       	ori	r24, 0x08	; 8
     75e:	80 83       	st	Z, r24
     760:	87 e8       	ldi	r24, 0x87	; 135
     762:	93 e1       	ldi	r25, 0x13	; 19
     764:	01 97       	sbiw	r24, 0x01	; 1
     766:	f1 f7       	brne	.-4      	; 0x764 <motor_read_encoder+0x38>
     768:	00 c0       	rjmp	.+0      	; 0x76a <motor_read_encoder+0x3e>
     76a:	00 00       	nop
     76c:	80 91 06 01 	lds	r24, 0x0106
     770:	8b 83       	std	Y+3, r24	; 0x03
     772:	80 81       	ld	r24, Z
     774:	80 62       	ori	r24, 0x20	; 32
     776:	80 83       	st	Z, r24
     778:	2c 81       	ldd	r18, Y+4	; 0x04
     77a:	8b 81       	ldd	r24, Y+3	; 0x03
     77c:	90 e0       	ldi	r25, 0x00	; 0
     77e:	92 2b       	or	r25, r18
     780:	9a 83       	std	Y+2, r25	; 0x02
     782:	89 83       	std	Y+1, r24	; 0x01
     784:	89 81       	ldd	r24, Y+1	; 0x01
     786:	9a 81       	ldd	r25, Y+2	; 0x02
     788:	0f 90       	pop	r0
     78a:	0f 90       	pop	r0
     78c:	0f 90       	pop	r0
     78e:	0f 90       	pop	r0
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <motor_reset_encoder>:
     796:	e2 e0       	ldi	r30, 0x02	; 2
     798:	f1 e0       	ldi	r31, 0x01	; 1
     79a:	80 81       	ld	r24, Z
     79c:	8f 7b       	andi	r24, 0xBF	; 191
     79e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7a0:	82 e4       	ldi	r24, 0x42	; 66
     7a2:	8a 95       	dec	r24
     7a4:	f1 f7       	brne	.-4      	; 0x7a2 <motor_reset_encoder+0xc>
     7a6:	00 c0       	rjmp	.+0      	; 0x7a8 <motor_reset_encoder+0x12>
     7a8:	80 81       	ld	r24, Z
     7aa:	80 64       	ori	r24, 0x40	; 64
     7ac:	80 83       	st	Z, r24
     7ae:	08 95       	ret

000007b0 <motor_pid_controller>:
     7b0:	4f 92       	push	r4
     7b2:	5f 92       	push	r5
     7b4:	6f 92       	push	r6
     7b6:	7f 92       	push	r7
     7b8:	8f 92       	push	r8
     7ba:	9f 92       	push	r9
     7bc:	af 92       	push	r10
     7be:	bf 92       	push	r11
     7c0:	cf 92       	push	r12
     7c2:	df 92       	push	r13
     7c4:	ef 92       	push	r14
     7c6:	ff 92       	push	r15
     7c8:	cf 93       	push	r28
     7ca:	df 93       	push	r29
     7cc:	c8 2f       	mov	r28, r24
     7ce:	ae df       	rcall	.-164    	; 0x72c <motor_read_encoder>
     7d0:	c1 95       	neg	r28
     7d2:	d0 e0       	ldi	r29, 0x00	; 0
     7d4:	bc 01       	movw	r22, r24
     7d6:	80 e0       	ldi	r24, 0x00	; 0
     7d8:	90 e0       	ldi	r25, 0x00	; 0
     7da:	3f d3       	rcall	.+1662   	; 0xe5a <__floatunsisf>
     7dc:	6b 01       	movw	r12, r22
     7de:	7c 01       	movw	r14, r24
     7e0:	60 91 06 02 	lds	r22, 0x0206
     7e4:	70 91 07 02 	lds	r23, 0x0207
     7e8:	80 e0       	ldi	r24, 0x00	; 0
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	36 d3       	rcall	.+1644   	; 0xe5a <__floatunsisf>
     7ee:	9b 01       	movw	r18, r22
     7f0:	ac 01       	movw	r20, r24
     7f2:	c7 01       	movw	r24, r14
     7f4:	b6 01       	movw	r22, r12
     7f6:	2f d2       	rcall	.+1118   	; 0xc56 <__subsf3>
     7f8:	24 e8       	ldi	r18, 0x84	; 132
     7fa:	3b e4       	ldi	r19, 0x4B	; 75
     7fc:	47 e0       	ldi	r20, 0x07	; 7
     7fe:	5d e3       	ldi	r21, 0x3D	; 61
     800:	e2 d3       	rcall	.+1988   	; 0xfc6 <__mulsf3>
     802:	fa d2       	rcall	.+1524   	; 0xdf8 <__fixsfsi>
     804:	c6 1b       	sub	r28, r22
     806:	d7 0b       	sbc	r29, r23
     808:	a0 90 d4 02 	lds	r10, 0x02D4
     80c:	b0 90 d5 02 	lds	r11, 0x02D5
     810:	ac 0e       	add	r10, r28
     812:	bd 1e       	adc	r11, r29
     814:	b0 92 d5 02 	sts	0x02D5, r11
     818:	a0 92 d4 02 	sts	0x02D4, r10
     81c:	60 91 08 02 	lds	r22, 0x0208
     820:	70 91 09 02 	lds	r23, 0x0209
     824:	80 e0       	ldi	r24, 0x00	; 0
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	18 d3       	rcall	.+1584   	; 0xe5a <__floatunsisf>
     82a:	6b 01       	movw	r12, r22
     82c:	7c 01       	movw	r14, r24
     82e:	be 01       	movw	r22, r28
     830:	88 27       	eor	r24, r24
     832:	77 fd       	sbrc	r23, 7
     834:	80 95       	com	r24
     836:	98 2f       	mov	r25, r24
     838:	12 d3       	rcall	.+1572   	; 0xe5e <__floatsisf>
     83a:	20 91 12 02 	lds	r18, 0x0212
     83e:	30 91 13 02 	lds	r19, 0x0213
     842:	40 91 14 02 	lds	r20, 0x0214
     846:	50 91 15 02 	lds	r21, 0x0215
     84a:	bd d3       	rcall	.+1914   	; 0xfc6 <__mulsf3>
     84c:	2b 01       	movw	r4, r22
     84e:	3c 01       	movw	r6, r24
     850:	b5 01       	movw	r22, r10
     852:	88 27       	eor	r24, r24
     854:	77 fd       	sbrc	r23, 7
     856:	80 95       	com	r24
     858:	98 2f       	mov	r25, r24
     85a:	01 d3       	rcall	.+1538   	; 0xe5e <__floatsisf>
     85c:	20 91 0a 02 	lds	r18, 0x020A
     860:	30 91 0b 02 	lds	r19, 0x020B
     864:	40 91 0c 02 	lds	r20, 0x020C
     868:	50 91 0d 02 	lds	r21, 0x020D
     86c:	ac d3       	rcall	.+1880   	; 0xfc6 <__mulsf3>
     86e:	a7 01       	movw	r20, r14
     870:	96 01       	movw	r18, r12
     872:	5a d2       	rcall	.+1204   	; 0xd28 <__divsf3>
     874:	9b 01       	movw	r18, r22
     876:	ac 01       	movw	r20, r24
     878:	c3 01       	movw	r24, r6
     87a:	b2 01       	movw	r22, r4
     87c:	ed d1       	rcall	.+986    	; 0xc58 <__addsf3>
     87e:	4b 01       	movw	r8, r22
     880:	5c 01       	movw	r10, r24
     882:	80 91 d6 02 	lds	r24, 0x02D6
     886:	90 91 d7 02 	lds	r25, 0x02D7
     88a:	be 01       	movw	r22, r28
     88c:	68 1b       	sub	r22, r24
     88e:	79 0b       	sbc	r23, r25
     890:	80 e0       	ldi	r24, 0x00	; 0
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	e2 d2       	rcall	.+1476   	; 0xe5a <__floatunsisf>
     896:	20 91 0e 02 	lds	r18, 0x020E
     89a:	30 91 0f 02 	lds	r19, 0x020F
     89e:	40 91 10 02 	lds	r20, 0x0210
     8a2:	50 91 11 02 	lds	r21, 0x0211
     8a6:	8f d3       	rcall	.+1822   	; 0xfc6 <__mulsf3>
     8a8:	9b 01       	movw	r18, r22
     8aa:	ac 01       	movw	r20, r24
     8ac:	c7 01       	movw	r24, r14
     8ae:	b6 01       	movw	r22, r12
     8b0:	8a d3       	rcall	.+1812   	; 0xfc6 <__mulsf3>
     8b2:	9b 01       	movw	r18, r22
     8b4:	ac 01       	movw	r20, r24
     8b6:	c5 01       	movw	r24, r10
     8b8:	b4 01       	movw	r22, r8
     8ba:	ce d1       	rcall	.+924    	; 0xc58 <__addsf3>
     8bc:	9d d2       	rcall	.+1338   	; 0xdf8 <__fixsfsi>
     8be:	6b 01       	movw	r12, r22
     8c0:	7c 01       	movw	r14, r24
     8c2:	5b 01       	movw	r10, r22
     8c4:	d0 93 d7 02 	sts	0x02D7, r29
     8c8:	c0 93 d6 02 	sts	0x02D6, r28
     8cc:	16 16       	cp	r1, r22
     8ce:	17 06       	cpc	r1, r23
     8d0:	1c f4       	brge	.+6      	; 0x8d8 <motor_pid_controller+0x128>
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	1d df       	rcall	.-454    	; 0x710 <motor_set_dir>
     8d6:	06 c0       	rjmp	.+12     	; 0x8e4 <motor_pid_controller+0x134>
     8d8:	81 e0       	ldi	r24, 0x01	; 1
     8da:	1a df       	rcall	.-460    	; 0x710 <motor_set_dir>
     8dc:	aa 24       	eor	r10, r10
     8de:	bb 24       	eor	r11, r11
     8e0:	ac 18       	sub	r10, r12
     8e2:	bd 08       	sbc	r11, r13
     8e4:	e5 01       	movw	r28, r10
     8e6:	c5 36       	cpi	r28, 0x65	; 101
     8e8:	d1 05       	cpc	r29, r1
     8ea:	14 f0       	brlt	.+4      	; 0x8f0 <motor_pid_controller+0x140>
     8ec:	c4 e6       	ldi	r28, 0x64	; 100
     8ee:	d0 e0       	ldi	r29, 0x00	; 0
     8f0:	8c 2f       	mov	r24, r28
     8f2:	df de       	rcall	.-578    	; 0x6b2 <motor_dac_write>
     8f4:	df 93       	push	r29
     8f6:	cf 93       	push	r28
     8f8:	8d ec       	ldi	r24, 0xCD	; 205
     8fa:	92 e0       	ldi	r25, 0x02	; 2
     8fc:	9f 93       	push	r25
     8fe:	8f 93       	push	r24
     900:	15 d4       	rcall	.+2090   	; 0x112c <printf>
     902:	0f 90       	pop	r0
     904:	0f 90       	pop	r0
     906:	0f 90       	pop	r0
     908:	0f 90       	pop	r0
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	ff 90       	pop	r15
     910:	ef 90       	pop	r14
     912:	df 90       	pop	r13
     914:	cf 90       	pop	r12
     916:	bf 90       	pop	r11
     918:	af 90       	pop	r10
     91a:	9f 90       	pop	r9
     91c:	8f 90       	pop	r8
     91e:	7f 90       	pop	r7
     920:	6f 90       	pop	r6
     922:	5f 90       	pop	r5
     924:	4f 90       	pop	r4
     926:	08 95       	ret

00000928 <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     928:	e1 e8       	ldi	r30, 0x81	; 129
     92a:	f0 e0       	ldi	r31, 0x00	; 0
     92c:	80 81       	ld	r24, Z
     92e:	82 60       	ori	r24, 0x02	; 2
     930:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     932:	80 81       	ld	r24, Z
     934:	8b 7f       	andi	r24, 0xFB	; 251
     936:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     938:	80 81       	ld	r24, Z
     93a:	8e 7f       	andi	r24, 0xFE	; 254
     93c:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     93e:	80 e4       	ldi	r24, 0x40	; 64
     940:	9c e9       	ldi	r25, 0x9C	; 156
     942:	90 93 87 00 	sts	0x0087, r25
     946:	80 93 86 00 	sts	0x0086, r24
     94a:	08 95       	ret

0000094c <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     94c:	e1 e8       	ldi	r30, 0x81	; 129
     94e:	f0 e0       	ldi	r31, 0x00	; 0
     950:	80 81       	ld	r24, Z
     952:	80 61       	ori	r24, 0x10	; 16
     954:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     956:	80 81       	ld	r24, Z
     958:	88 60       	ori	r24, 0x08	; 8
     95a:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     95c:	e0 e8       	ldi	r30, 0x80	; 128
     95e:	f0 e0       	ldi	r31, 0x00	; 0
     960:	80 81       	ld	r24, Z
     962:	82 60       	ori	r24, 0x02	; 2
     964:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     966:	80 81       	ld	r24, Z
     968:	8e 7f       	andi	r24, 0xFE	; 254
     96a:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     96c:	80 81       	ld	r24, Z
     96e:	80 68       	ori	r24, 0x80	; 128
     970:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     972:	80 81       	ld	r24, Z
     974:	8f 7b       	andi	r24, 0xBF	; 191
     976:	80 83       	st	Z, r24
	pwm_set_signal_period();
     978:	d7 df       	rcall	.-82     	; 0x928 <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     97a:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     97c:	88 eb       	ldi	r24, 0xB8	; 184
     97e:	9b e0       	ldi	r25, 0x0B	; 11
     980:	90 93 89 00 	sts	0x0089, r25
     984:	80 93 88 00 	sts	0x0088, r24
     988:	08 95       	ret

0000098a <pwm_set_pulse_width>:
	
	ICR1 = TOP_VALUE;	//set period to 20ms
	//ICR1 = 1250;
}

void pwm_set_pulse_width(float pulse_width){
     98a:	cf 92       	push	r12
     98c:	df 92       	push	r13
     98e:	ef 92       	push	r14
     990:	ff 92       	push	r15
     992:	6b 01       	movw	r12, r22
     994:	7c 01       	movw	r14, r24
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
     996:	20 e0       	ldi	r18, 0x00	; 0
     998:	30 e0       	ldi	r19, 0x00	; 0
     99a:	41 e6       	ldi	r20, 0x61	; 97
     99c:	54 e4       	ldi	r21, 0x44	; 68
     99e:	c0 d1       	rcall	.+896    	; 0xd20 <__cmpsf2>
     9a0:	88 23       	and	r24, r24
     9a2:	54 f0       	brlt	.+20     	; 0x9b8 <pwm_set_pulse_width+0x2e>
	if (pulse_width>2100.0){pulse_width=2100.0;}	
     9a4:	20 e0       	ldi	r18, 0x00	; 0
     9a6:	30 e4       	ldi	r19, 0x40	; 64
     9a8:	43 e0       	ldi	r20, 0x03	; 3
     9aa:	55 e4       	ldi	r21, 0x45	; 69
     9ac:	c7 01       	movw	r24, r14
     9ae:	b6 01       	movw	r22, r12
     9b0:	06 d3       	rcall	.+1548   	; 0xfbe <__gesf2>
     9b2:	18 16       	cp	r1, r24
     9b4:	54 f0       	brlt	.+20     	; 0x9ca <pwm_set_pulse_width+0x40>
     9b6:	12 c0       	rjmp	.+36     	; 0x9dc <pwm_set_pulse_width+0x52>
	//ICR1 = 1250;
}

void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
     9b8:	0f 2e       	mov	r0, r31
     9ba:	c1 2c       	mov	r12, r1
     9bc:	d1 2c       	mov	r13, r1
     9be:	f1 e6       	ldi	r31, 0x61	; 97
     9c0:	ef 2e       	mov	r14, r31
     9c2:	f4 e4       	ldi	r31, 0x44	; 68
     9c4:	ff 2e       	mov	r15, r31
     9c6:	f0 2d       	mov	r31, r0
     9c8:	09 c0       	rjmp	.+18     	; 0x9dc <pwm_set_pulse_width+0x52>
	if (pulse_width>2100.0){pulse_width=2100.0;}	
     9ca:	0f 2e       	mov	r0, r31
     9cc:	c1 2c       	mov	r12, r1
     9ce:	f0 e4       	ldi	r31, 0x40	; 64
     9d0:	df 2e       	mov	r13, r31
     9d2:	f3 e0       	ldi	r31, 0x03	; 3
     9d4:	ef 2e       	mov	r14, r31
     9d6:	f5 e4       	ldi	r31, 0x45	; 69
     9d8:	ff 2e       	mov	r15, r31
     9da:	f0 2d       	mov	r31, r0
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
     9dc:	20 e0       	ldi	r18, 0x00	; 0
     9de:	30 e4       	ldi	r19, 0x40	; 64
     9e0:	4c e9       	ldi	r20, 0x9C	; 156
     9e2:	56 e4       	ldi	r21, 0x46	; 70
     9e4:	c7 01       	movw	r24, r14
     9e6:	b6 01       	movw	r22, r12
     9e8:	9f d1       	rcall	.+830    	; 0xd28 <__divsf3>
     9ea:	20 e0       	ldi	r18, 0x00	; 0
     9ec:	34 e2       	ldi	r19, 0x24	; 36
     9ee:	44 e7       	ldi	r20, 0x74	; 116
     9f0:	5b e4       	ldi	r21, 0x4B	; 75
     9f2:	e9 d2       	rcall	.+1490   	; 0xfc6 <__mulsf3>
     9f4:	20 e0       	ldi	r18, 0x00	; 0
     9f6:	30 e0       	ldi	r19, 0x00	; 0
     9f8:	40 e0       	ldi	r20, 0x00	; 0
     9fa:	5e e3       	ldi	r21, 0x3E	; 62
     9fc:	e4 d2       	rcall	.+1480   	; 0xfc6 <__mulsf3>
     9fe:	20 e0       	ldi	r18, 0x00	; 0
     a00:	30 e0       	ldi	r19, 0x00	; 0
     a02:	48 e4       	ldi	r20, 0x48	; 72
     a04:	52 e4       	ldi	r21, 0x42	; 66
     a06:	90 d1       	rcall	.+800    	; 0xd28 <__divsf3>
     a08:	f7 d1       	rcall	.+1006   	; 0xdf8 <__fixsfsi>
	OCR1A = pulse;
     a0a:	70 93 89 00 	sts	0x0089, r23
     a0e:	60 93 88 00 	sts	0x0088, r22
	
	//printf("OCR1A: %d\n\r",  OCR1A);
	
	//OCR1A = 1150;
}
     a12:	ff 90       	pop	r15
     a14:	ef 90       	pop	r14
     a16:	df 90       	pop	r13
     a18:	cf 90       	pop	r12
     a1a:	08 95       	ret

00000a1c <pwm_scale_joystick_val>:

float pwm_scale_joystick_val(float x_val){
		return (x_val*4.7059+900);	
     a1c:	2c eb       	ldi	r18, 0xBC	; 188
     a1e:	36 e9       	ldi	r19, 0x96	; 150
     a20:	46 e9       	ldi	r20, 0x96	; 150
     a22:	50 e4       	ldi	r21, 0x40	; 64
     a24:	d0 d2       	rcall	.+1440   	; 0xfc6 <__mulsf3>
     a26:	20 e0       	ldi	r18, 0x00	; 0
     a28:	30 e0       	ldi	r19, 0x00	; 0
     a2a:	41 e6       	ldi	r20, 0x61	; 97
     a2c:	54 e4       	ldi	r21, 0x44	; 68
     a2e:	14 c1       	rjmp	.+552    	; 0xc58 <__addsf3>
}
     a30:	08 95       	ret

00000a32 <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     a32:	84 b1       	in	r24, 0x04	; 4
     a34:	87 68       	ori	r24, 0x87	; 135
     a36:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     a38:	85 b1       	in	r24, 0x05	; 5
     a3a:	81 68       	ori	r24, 0x81	; 129
     a3c:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     a3e:	81 e5       	ldi	r24, 0x51	; 81
     a40:	8c bd       	out	0x2c, r24	; 44
     a42:	08 95       	ret

00000a44 <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     a44:	cf 93       	push	r28
     a46:	df 93       	push	r29
     a48:	cd b7       	in	r28, 0x3d	; 61
     a4a:	de b7       	in	r29, 0x3e	; 62
     a4c:	2a 97       	sbiw	r28, 0x0a	; 10
     a4e:	0f b6       	in	r0, 0x3f	; 63
     a50:	f8 94       	cli
     a52:	de bf       	out	0x3e, r29	; 62
     a54:	0f be       	out	0x3f, r0	; 63
     a56:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     a58:	66 23       	and	r22, r22
     a5a:	89 f0       	breq	.+34     	; 0xa7e <spi_read+0x3a>
     a5c:	fe 01       	movw	r30, r28
     a5e:	31 96       	adiw	r30, 0x01	; 1
     a60:	a8 2f       	mov	r26, r24
     a62:	b9 2f       	mov	r27, r25
     a64:	cf 01       	movw	r24, r30
     a66:	86 0f       	add	r24, r22
     a68:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     a6a:	21 91       	ld	r18, Z+
     a6c:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     a6e:	0d b4       	in	r0, 0x2d	; 45
     a70:	07 fe       	sbrs	r0, 7
     a72:	fd cf       	rjmp	.-6      	; 0xa6e <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     a74:	2e b5       	in	r18, 0x2e	; 46
     a76:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     a78:	e8 17       	cp	r30, r24
     a7a:	f9 07       	cpc	r31, r25
     a7c:	b1 f7       	brne	.-20     	; 0xa6a <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     a7e:	2a 96       	adiw	r28, 0x0a	; 10
     a80:	0f b6       	in	r0, 0x3f	; 63
     a82:	f8 94       	cli
     a84:	de bf       	out	0x3e, r29	; 62
     a86:	0f be       	out	0x3f, r0	; 63
     a88:	cd bf       	out	0x3d, r28	; 61
     a8a:	df 91       	pop	r29
     a8c:	cf 91       	pop	r28
     a8e:	08 95       	ret

00000a90 <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     a90:	26 2f       	mov	r18, r22
     a92:	30 e0       	ldi	r19, 0x00	; 0
     a94:	12 16       	cp	r1, r18
     a96:	13 06       	cpc	r1, r19
     a98:	74 f4       	brge	.+28     	; 0xab6 <spi_write+0x26>
     a9a:	e8 2f       	mov	r30, r24
     a9c:	f9 2f       	mov	r31, r25
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     aa2:	41 91       	ld	r20, Z+
     aa4:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     aa6:	0d b4       	in	r0, 0x2d	; 45
     aa8:	07 fe       	sbrs	r0, 7
     aaa:	fd cf       	rjmp	.-6      	; 0xaa6 <spi_write+0x16>
		dummy_data[i] = SPDR;
     aac:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     aae:	01 96       	adiw	r24, 0x01	; 1
     ab0:	82 17       	cp	r24, r18
     ab2:	93 07       	cpc	r25, r19
     ab4:	b4 f3       	brlt	.-20     	; 0xaa2 <spi_write+0x12>
     ab6:	08 95       	ret

00000ab8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     ab8:	8c e0       	ldi	r24, 0x0C	; 12
     aba:	80 93 b8 00 	sts	0x00B8, r24
     abe:	8f ef       	ldi	r24, 0xFF	; 255
     ac0:	80 93 bb 00 	sts	0x00BB, r24
     ac4:	84 e0       	ldi	r24, 0x04	; 4
     ac6:	80 93 bc 00 	sts	0x00BC, r24
     aca:	08 95       	ret

00000acc <TWI_Start_Transceiver_With_Data>:
     acc:	ec eb       	ldi	r30, 0xBC	; 188
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	20 81       	ld	r18, Z
     ad2:	20 fd       	sbrc	r18, 0
     ad4:	fd cf       	rjmp	.-6      	; 0xad0 <TWI_Start_Transceiver_With_Data+0x4>
     ad6:	60 93 da 02 	sts	0x02DA, r22
     ada:	fc 01       	movw	r30, r24
     adc:	20 81       	ld	r18, Z
     ade:	20 93 db 02 	sts	0x02DB, r18
     ae2:	20 fd       	sbrc	r18, 0
     ae4:	0c c0       	rjmp	.+24     	; 0xafe <TWI_Start_Transceiver_With_Data+0x32>
     ae6:	62 30       	cpi	r22, 0x02	; 2
     ae8:	50 f0       	brcs	.+20     	; 0xafe <TWI_Start_Transceiver_With_Data+0x32>
     aea:	dc 01       	movw	r26, r24
     aec:	11 96       	adiw	r26, 0x01	; 1
     aee:	ec ed       	ldi	r30, 0xDC	; 220
     af0:	f2 e0       	ldi	r31, 0x02	; 2
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	9d 91       	ld	r25, X+
     af6:	91 93       	st	Z+, r25
     af8:	8f 5f       	subi	r24, 0xFF	; 255
     afa:	86 13       	cpse	r24, r22
     afc:	fb cf       	rjmp	.-10     	; 0xaf4 <TWI_Start_Transceiver_With_Data+0x28>
     afe:	10 92 d9 02 	sts	0x02D9, r1
     b02:	88 ef       	ldi	r24, 0xF8	; 248
     b04:	80 93 16 02 	sts	0x0216, r24
     b08:	85 ea       	ldi	r24, 0xA5	; 165
     b0a:	80 93 bc 00 	sts	0x00BC, r24
     b0e:	08 95       	ret

00000b10 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     b10:	1f 92       	push	r1
     b12:	0f 92       	push	r0
     b14:	0f b6       	in	r0, 0x3f	; 63
     b16:	0f 92       	push	r0
     b18:	11 24       	eor	r1, r1
     b1a:	0b b6       	in	r0, 0x3b	; 59
     b1c:	0f 92       	push	r0
     b1e:	2f 93       	push	r18
     b20:	3f 93       	push	r19
     b22:	8f 93       	push	r24
     b24:	9f 93       	push	r25
     b26:	af 93       	push	r26
     b28:	bf 93       	push	r27
     b2a:	ef 93       	push	r30
     b2c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     b2e:	80 91 b9 00 	lds	r24, 0x00B9
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	fc 01       	movw	r30, r24
     b36:	38 97       	sbiw	r30, 0x08	; 8
     b38:	e1 35       	cpi	r30, 0x51	; 81
     b3a:	f1 05       	cpc	r31, r1
     b3c:	08 f0       	brcs	.+2      	; 0xb40 <__vector_39+0x30>
     b3e:	55 c0       	rjmp	.+170    	; 0xbea <__vector_39+0xda>
     b40:	ee 58       	subi	r30, 0x8E	; 142
     b42:	ff 4f       	sbci	r31, 0xFF	; 255
     b44:	a3 c2       	rjmp	.+1350   	; 0x108c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b46:	10 92 d8 02 	sts	0x02D8, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b4a:	e0 91 d8 02 	lds	r30, 0x02D8
     b4e:	80 91 da 02 	lds	r24, 0x02DA
     b52:	e8 17       	cp	r30, r24
     b54:	70 f4       	brcc	.+28     	; 0xb72 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	8e 0f       	add	r24, r30
     b5a:	80 93 d8 02 	sts	0x02D8, r24
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	e5 52       	subi	r30, 0x25	; 37
     b62:	fd 4f       	sbci	r31, 0xFD	; 253
     b64:	80 81       	ld	r24, Z
     b66:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b6a:	85 e8       	ldi	r24, 0x85	; 133
     b6c:	80 93 bc 00 	sts	0x00BC, r24
     b70:	43 c0       	rjmp	.+134    	; 0xbf8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b72:	80 91 d9 02 	lds	r24, 0x02D9
     b76:	81 60       	ori	r24, 0x01	; 1
     b78:	80 93 d9 02 	sts	0x02D9, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b7c:	84 e9       	ldi	r24, 0x94	; 148
     b7e:	80 93 bc 00 	sts	0x00BC, r24
     b82:	3a c0       	rjmp	.+116    	; 0xbf8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b84:	e0 91 d8 02 	lds	r30, 0x02D8
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	8e 0f       	add	r24, r30
     b8c:	80 93 d8 02 	sts	0x02D8, r24
     b90:	80 91 bb 00 	lds	r24, 0x00BB
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	e5 52       	subi	r30, 0x25	; 37
     b98:	fd 4f       	sbci	r31, 0xFD	; 253
     b9a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b9c:	20 91 d8 02 	lds	r18, 0x02D8
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	80 91 da 02 	lds	r24, 0x02DA
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	01 97       	sbiw	r24, 0x01	; 1
     baa:	28 17       	cp	r18, r24
     bac:	39 07       	cpc	r19, r25
     bae:	24 f4       	brge	.+8      	; 0xbb8 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bb0:	85 ec       	ldi	r24, 0xC5	; 197
     bb2:	80 93 bc 00 	sts	0x00BC, r24
     bb6:	20 c0       	rjmp	.+64     	; 0xbf8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bb8:	85 e8       	ldi	r24, 0x85	; 133
     bba:	80 93 bc 00 	sts	0x00BC, r24
     bbe:	1c c0       	rjmp	.+56     	; 0xbf8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     bc0:	80 91 bb 00 	lds	r24, 0x00BB
     bc4:	e0 91 d8 02 	lds	r30, 0x02D8
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	e5 52       	subi	r30, 0x25	; 37
     bcc:	fd 4f       	sbci	r31, 0xFD	; 253
     bce:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     bd0:	80 91 d9 02 	lds	r24, 0x02D9
     bd4:	81 60       	ori	r24, 0x01	; 1
     bd6:	80 93 d9 02 	sts	0x02D9, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bda:	84 e9       	ldi	r24, 0x94	; 148
     bdc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     be0:	0b c0       	rjmp	.+22     	; 0xbf8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     be2:	85 ea       	ldi	r24, 0xA5	; 165
     be4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     be8:	07 c0       	rjmp	.+14     	; 0xbf8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bea:	80 91 b9 00 	lds	r24, 0x00B9
     bee:	80 93 16 02 	sts	0x0216, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bf2:	84 e0       	ldi	r24, 0x04	; 4
     bf4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bf8:	ff 91       	pop	r31
     bfa:	ef 91       	pop	r30
     bfc:	bf 91       	pop	r27
     bfe:	af 91       	pop	r26
     c00:	9f 91       	pop	r25
     c02:	8f 91       	pop	r24
     c04:	3f 91       	pop	r19
     c06:	2f 91       	pop	r18
     c08:	0f 90       	pop	r0
     c0a:	0b be       	out	0x3b, r0	; 59
     c0c:	0f 90       	pop	r0
     c0e:	0f be       	out	0x3f, r0	; 63
     c10:	0f 90       	pop	r0
     c12:	1f 90       	pop	r1
     c14:	18 95       	reti

00000c16 <USART_Transmit>:
     c16:	e0 ec       	ldi	r30, 0xC0	; 192
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	90 81       	ld	r25, Z
     c1c:	95 ff       	sbrs	r25, 5
     c1e:	fd cf       	rjmp	.-6      	; 0xc1a <USART_Transmit+0x4>
     c20:	80 93 c6 00 	sts	0x00C6, r24
     c24:	08 95       	ret

00000c26 <USART_Receive>:
     c26:	e0 ec       	ldi	r30, 0xC0	; 192
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	80 81       	ld	r24, Z
     c2c:	88 23       	and	r24, r24
     c2e:	ec f3       	brlt	.-6      	; 0xc2a <USART_Receive+0x4>
     c30:	80 91 c6 00 	lds	r24, 0x00C6
     c34:	08 95       	ret

00000c36 <USART_Init>:
     c36:	90 93 c5 00 	sts	0x00C5, r25
     c3a:	80 93 c4 00 	sts	0x00C4, r24
     c3e:	88 e1       	ldi	r24, 0x18	; 24
     c40:	80 93 c1 00 	sts	0x00C1, r24
     c44:	8e e0       	ldi	r24, 0x0E	; 14
     c46:	80 93 c2 00 	sts	0x00C2, r24
     c4a:	63 e1       	ldi	r22, 0x13	; 19
     c4c:	76 e0       	ldi	r23, 0x06	; 6
     c4e:	8b e0       	ldi	r24, 0x0B	; 11
     c50:	96 e0       	ldi	r25, 0x06	; 6
     c52:	22 c2       	rjmp	.+1092   	; 0x1098 <fdevopen>
     c54:	08 95       	ret

00000c56 <__subsf3>:
     c56:	50 58       	subi	r21, 0x80	; 128

00000c58 <__addsf3>:
     c58:	bb 27       	eor	r27, r27
     c5a:	aa 27       	eor	r26, r26
     c5c:	0e d0       	rcall	.+28     	; 0xc7a <__addsf3x>
     c5e:	75 c1       	rjmp	.+746    	; 0xf4a <__fp_round>
     c60:	66 d1       	rcall	.+716    	; 0xf2e <__fp_pscA>
     c62:	30 f0       	brcs	.+12     	; 0xc70 <__addsf3+0x18>
     c64:	6b d1       	rcall	.+726    	; 0xf3c <__fp_pscB>
     c66:	20 f0       	brcs	.+8      	; 0xc70 <__addsf3+0x18>
     c68:	31 f4       	brne	.+12     	; 0xc76 <__addsf3+0x1e>
     c6a:	9f 3f       	cpi	r25, 0xFF	; 255
     c6c:	11 f4       	brne	.+4      	; 0xc72 <__addsf3+0x1a>
     c6e:	1e f4       	brtc	.+6      	; 0xc76 <__addsf3+0x1e>
     c70:	5b c1       	rjmp	.+694    	; 0xf28 <__fp_nan>
     c72:	0e f4       	brtc	.+2      	; 0xc76 <__addsf3+0x1e>
     c74:	e0 95       	com	r30
     c76:	e7 fb       	bst	r30, 7
     c78:	51 c1       	rjmp	.+674    	; 0xf1c <__fp_inf>

00000c7a <__addsf3x>:
     c7a:	e9 2f       	mov	r30, r25
     c7c:	77 d1       	rcall	.+750    	; 0xf6c <__fp_split3>
     c7e:	80 f3       	brcs	.-32     	; 0xc60 <__addsf3+0x8>
     c80:	ba 17       	cp	r27, r26
     c82:	62 07       	cpc	r22, r18
     c84:	73 07       	cpc	r23, r19
     c86:	84 07       	cpc	r24, r20
     c88:	95 07       	cpc	r25, r21
     c8a:	18 f0       	brcs	.+6      	; 0xc92 <__addsf3x+0x18>
     c8c:	71 f4       	brne	.+28     	; 0xcaa <__addsf3x+0x30>
     c8e:	9e f5       	brtc	.+102    	; 0xcf6 <__addsf3x+0x7c>
     c90:	8f c1       	rjmp	.+798    	; 0xfb0 <__fp_zero>
     c92:	0e f4       	brtc	.+2      	; 0xc96 <__addsf3x+0x1c>
     c94:	e0 95       	com	r30
     c96:	0b 2e       	mov	r0, r27
     c98:	ba 2f       	mov	r27, r26
     c9a:	a0 2d       	mov	r26, r0
     c9c:	0b 01       	movw	r0, r22
     c9e:	b9 01       	movw	r22, r18
     ca0:	90 01       	movw	r18, r0
     ca2:	0c 01       	movw	r0, r24
     ca4:	ca 01       	movw	r24, r20
     ca6:	a0 01       	movw	r20, r0
     ca8:	11 24       	eor	r1, r1
     caa:	ff 27       	eor	r31, r31
     cac:	59 1b       	sub	r21, r25
     cae:	99 f0       	breq	.+38     	; 0xcd6 <__addsf3x+0x5c>
     cb0:	59 3f       	cpi	r21, 0xF9	; 249
     cb2:	50 f4       	brcc	.+20     	; 0xcc8 <__addsf3x+0x4e>
     cb4:	50 3e       	cpi	r21, 0xE0	; 224
     cb6:	68 f1       	brcs	.+90     	; 0xd12 <__addsf3x+0x98>
     cb8:	1a 16       	cp	r1, r26
     cba:	f0 40       	sbci	r31, 0x00	; 0
     cbc:	a2 2f       	mov	r26, r18
     cbe:	23 2f       	mov	r18, r19
     cc0:	34 2f       	mov	r19, r20
     cc2:	44 27       	eor	r20, r20
     cc4:	58 5f       	subi	r21, 0xF8	; 248
     cc6:	f3 cf       	rjmp	.-26     	; 0xcae <__addsf3x+0x34>
     cc8:	46 95       	lsr	r20
     cca:	37 95       	ror	r19
     ccc:	27 95       	ror	r18
     cce:	a7 95       	ror	r26
     cd0:	f0 40       	sbci	r31, 0x00	; 0
     cd2:	53 95       	inc	r21
     cd4:	c9 f7       	brne	.-14     	; 0xcc8 <__addsf3x+0x4e>
     cd6:	7e f4       	brtc	.+30     	; 0xcf6 <__addsf3x+0x7c>
     cd8:	1f 16       	cp	r1, r31
     cda:	ba 0b       	sbc	r27, r26
     cdc:	62 0b       	sbc	r22, r18
     cde:	73 0b       	sbc	r23, r19
     ce0:	84 0b       	sbc	r24, r20
     ce2:	ba f0       	brmi	.+46     	; 0xd12 <__addsf3x+0x98>
     ce4:	91 50       	subi	r25, 0x01	; 1
     ce6:	a1 f0       	breq	.+40     	; 0xd10 <__addsf3x+0x96>
     ce8:	ff 0f       	add	r31, r31
     cea:	bb 1f       	adc	r27, r27
     cec:	66 1f       	adc	r22, r22
     cee:	77 1f       	adc	r23, r23
     cf0:	88 1f       	adc	r24, r24
     cf2:	c2 f7       	brpl	.-16     	; 0xce4 <__addsf3x+0x6a>
     cf4:	0e c0       	rjmp	.+28     	; 0xd12 <__addsf3x+0x98>
     cf6:	ba 0f       	add	r27, r26
     cf8:	62 1f       	adc	r22, r18
     cfa:	73 1f       	adc	r23, r19
     cfc:	84 1f       	adc	r24, r20
     cfe:	48 f4       	brcc	.+18     	; 0xd12 <__addsf3x+0x98>
     d00:	87 95       	ror	r24
     d02:	77 95       	ror	r23
     d04:	67 95       	ror	r22
     d06:	b7 95       	ror	r27
     d08:	f7 95       	ror	r31
     d0a:	9e 3f       	cpi	r25, 0xFE	; 254
     d0c:	08 f0       	brcs	.+2      	; 0xd10 <__addsf3x+0x96>
     d0e:	b3 cf       	rjmp	.-154    	; 0xc76 <__addsf3+0x1e>
     d10:	93 95       	inc	r25
     d12:	88 0f       	add	r24, r24
     d14:	08 f0       	brcs	.+2      	; 0xd18 <__addsf3x+0x9e>
     d16:	99 27       	eor	r25, r25
     d18:	ee 0f       	add	r30, r30
     d1a:	97 95       	ror	r25
     d1c:	87 95       	ror	r24
     d1e:	08 95       	ret

00000d20 <__cmpsf2>:
     d20:	d9 d0       	rcall	.+434    	; 0xed4 <__fp_cmp>
     d22:	08 f4       	brcc	.+2      	; 0xd26 <__cmpsf2+0x6>
     d24:	81 e0       	ldi	r24, 0x01	; 1
     d26:	08 95       	ret

00000d28 <__divsf3>:
     d28:	0c d0       	rcall	.+24     	; 0xd42 <__divsf3x>
     d2a:	0f c1       	rjmp	.+542    	; 0xf4a <__fp_round>
     d2c:	07 d1       	rcall	.+526    	; 0xf3c <__fp_pscB>
     d2e:	40 f0       	brcs	.+16     	; 0xd40 <__divsf3+0x18>
     d30:	fe d0       	rcall	.+508    	; 0xf2e <__fp_pscA>
     d32:	30 f0       	brcs	.+12     	; 0xd40 <__divsf3+0x18>
     d34:	21 f4       	brne	.+8      	; 0xd3e <__divsf3+0x16>
     d36:	5f 3f       	cpi	r21, 0xFF	; 255
     d38:	19 f0       	breq	.+6      	; 0xd40 <__divsf3+0x18>
     d3a:	f0 c0       	rjmp	.+480    	; 0xf1c <__fp_inf>
     d3c:	51 11       	cpse	r21, r1
     d3e:	39 c1       	rjmp	.+626    	; 0xfb2 <__fp_szero>
     d40:	f3 c0       	rjmp	.+486    	; 0xf28 <__fp_nan>

00000d42 <__divsf3x>:
     d42:	14 d1       	rcall	.+552    	; 0xf6c <__fp_split3>
     d44:	98 f3       	brcs	.-26     	; 0xd2c <__divsf3+0x4>

00000d46 <__divsf3_pse>:
     d46:	99 23       	and	r25, r25
     d48:	c9 f3       	breq	.-14     	; 0xd3c <__divsf3+0x14>
     d4a:	55 23       	and	r21, r21
     d4c:	b1 f3       	breq	.-20     	; 0xd3a <__divsf3+0x12>
     d4e:	95 1b       	sub	r25, r21
     d50:	55 0b       	sbc	r21, r21
     d52:	bb 27       	eor	r27, r27
     d54:	aa 27       	eor	r26, r26
     d56:	62 17       	cp	r22, r18
     d58:	73 07       	cpc	r23, r19
     d5a:	84 07       	cpc	r24, r20
     d5c:	38 f0       	brcs	.+14     	; 0xd6c <__divsf3_pse+0x26>
     d5e:	9f 5f       	subi	r25, 0xFF	; 255
     d60:	5f 4f       	sbci	r21, 0xFF	; 255
     d62:	22 0f       	add	r18, r18
     d64:	33 1f       	adc	r19, r19
     d66:	44 1f       	adc	r20, r20
     d68:	aa 1f       	adc	r26, r26
     d6a:	a9 f3       	breq	.-22     	; 0xd56 <__divsf3_pse+0x10>
     d6c:	33 d0       	rcall	.+102    	; 0xdd4 <__divsf3_pse+0x8e>
     d6e:	0e 2e       	mov	r0, r30
     d70:	3a f0       	brmi	.+14     	; 0xd80 <__divsf3_pse+0x3a>
     d72:	e0 e8       	ldi	r30, 0x80	; 128
     d74:	30 d0       	rcall	.+96     	; 0xdd6 <__divsf3_pse+0x90>
     d76:	91 50       	subi	r25, 0x01	; 1
     d78:	50 40       	sbci	r21, 0x00	; 0
     d7a:	e6 95       	lsr	r30
     d7c:	00 1c       	adc	r0, r0
     d7e:	ca f7       	brpl	.-14     	; 0xd72 <__divsf3_pse+0x2c>
     d80:	29 d0       	rcall	.+82     	; 0xdd4 <__divsf3_pse+0x8e>
     d82:	fe 2f       	mov	r31, r30
     d84:	27 d0       	rcall	.+78     	; 0xdd4 <__divsf3_pse+0x8e>
     d86:	66 0f       	add	r22, r22
     d88:	77 1f       	adc	r23, r23
     d8a:	88 1f       	adc	r24, r24
     d8c:	bb 1f       	adc	r27, r27
     d8e:	26 17       	cp	r18, r22
     d90:	37 07       	cpc	r19, r23
     d92:	48 07       	cpc	r20, r24
     d94:	ab 07       	cpc	r26, r27
     d96:	b0 e8       	ldi	r27, 0x80	; 128
     d98:	09 f0       	breq	.+2      	; 0xd9c <__divsf3_pse+0x56>
     d9a:	bb 0b       	sbc	r27, r27
     d9c:	80 2d       	mov	r24, r0
     d9e:	bf 01       	movw	r22, r30
     da0:	ff 27       	eor	r31, r31
     da2:	93 58       	subi	r25, 0x83	; 131
     da4:	5f 4f       	sbci	r21, 0xFF	; 255
     da6:	2a f0       	brmi	.+10     	; 0xdb2 <__divsf3_pse+0x6c>
     da8:	9e 3f       	cpi	r25, 0xFE	; 254
     daa:	51 05       	cpc	r21, r1
     dac:	68 f0       	brcs	.+26     	; 0xdc8 <__divsf3_pse+0x82>
     dae:	b6 c0       	rjmp	.+364    	; 0xf1c <__fp_inf>
     db0:	00 c1       	rjmp	.+512    	; 0xfb2 <__fp_szero>
     db2:	5f 3f       	cpi	r21, 0xFF	; 255
     db4:	ec f3       	brlt	.-6      	; 0xdb0 <__divsf3_pse+0x6a>
     db6:	98 3e       	cpi	r25, 0xE8	; 232
     db8:	dc f3       	brlt	.-10     	; 0xdb0 <__divsf3_pse+0x6a>
     dba:	86 95       	lsr	r24
     dbc:	77 95       	ror	r23
     dbe:	67 95       	ror	r22
     dc0:	b7 95       	ror	r27
     dc2:	f7 95       	ror	r31
     dc4:	9f 5f       	subi	r25, 0xFF	; 255
     dc6:	c9 f7       	brne	.-14     	; 0xdba <__divsf3_pse+0x74>
     dc8:	88 0f       	add	r24, r24
     dca:	91 1d       	adc	r25, r1
     dcc:	96 95       	lsr	r25
     dce:	87 95       	ror	r24
     dd0:	97 f9       	bld	r25, 7
     dd2:	08 95       	ret
     dd4:	e1 e0       	ldi	r30, 0x01	; 1
     dd6:	66 0f       	add	r22, r22
     dd8:	77 1f       	adc	r23, r23
     dda:	88 1f       	adc	r24, r24
     ddc:	bb 1f       	adc	r27, r27
     dde:	62 17       	cp	r22, r18
     de0:	73 07       	cpc	r23, r19
     de2:	84 07       	cpc	r24, r20
     de4:	ba 07       	cpc	r27, r26
     de6:	20 f0       	brcs	.+8      	; 0xdf0 <__divsf3_pse+0xaa>
     de8:	62 1b       	sub	r22, r18
     dea:	73 0b       	sbc	r23, r19
     dec:	84 0b       	sbc	r24, r20
     dee:	ba 0b       	sbc	r27, r26
     df0:	ee 1f       	adc	r30, r30
     df2:	88 f7       	brcc	.-30     	; 0xdd6 <__divsf3_pse+0x90>
     df4:	e0 95       	com	r30
     df6:	08 95       	ret

00000df8 <__fixsfsi>:
     df8:	04 d0       	rcall	.+8      	; 0xe02 <__fixunssfsi>
     dfa:	68 94       	set
     dfc:	b1 11       	cpse	r27, r1
     dfe:	d9 c0       	rjmp	.+434    	; 0xfb2 <__fp_szero>
     e00:	08 95       	ret

00000e02 <__fixunssfsi>:
     e02:	bc d0       	rcall	.+376    	; 0xf7c <__fp_splitA>
     e04:	88 f0       	brcs	.+34     	; 0xe28 <__fixunssfsi+0x26>
     e06:	9f 57       	subi	r25, 0x7F	; 127
     e08:	90 f0       	brcs	.+36     	; 0xe2e <__fixunssfsi+0x2c>
     e0a:	b9 2f       	mov	r27, r25
     e0c:	99 27       	eor	r25, r25
     e0e:	b7 51       	subi	r27, 0x17	; 23
     e10:	a0 f0       	brcs	.+40     	; 0xe3a <__fixunssfsi+0x38>
     e12:	d1 f0       	breq	.+52     	; 0xe48 <__fixunssfsi+0x46>
     e14:	66 0f       	add	r22, r22
     e16:	77 1f       	adc	r23, r23
     e18:	88 1f       	adc	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	1a f0       	brmi	.+6      	; 0xe24 <__fixunssfsi+0x22>
     e1e:	ba 95       	dec	r27
     e20:	c9 f7       	brne	.-14     	; 0xe14 <__fixunssfsi+0x12>
     e22:	12 c0       	rjmp	.+36     	; 0xe48 <__fixunssfsi+0x46>
     e24:	b1 30       	cpi	r27, 0x01	; 1
     e26:	81 f0       	breq	.+32     	; 0xe48 <__fixunssfsi+0x46>
     e28:	c3 d0       	rcall	.+390    	; 0xfb0 <__fp_zero>
     e2a:	b1 e0       	ldi	r27, 0x01	; 1
     e2c:	08 95       	ret
     e2e:	c0 c0       	rjmp	.+384    	; 0xfb0 <__fp_zero>
     e30:	67 2f       	mov	r22, r23
     e32:	78 2f       	mov	r23, r24
     e34:	88 27       	eor	r24, r24
     e36:	b8 5f       	subi	r27, 0xF8	; 248
     e38:	39 f0       	breq	.+14     	; 0xe48 <__fixunssfsi+0x46>
     e3a:	b9 3f       	cpi	r27, 0xF9	; 249
     e3c:	cc f3       	brlt	.-14     	; 0xe30 <__fixunssfsi+0x2e>
     e3e:	86 95       	lsr	r24
     e40:	77 95       	ror	r23
     e42:	67 95       	ror	r22
     e44:	b3 95       	inc	r27
     e46:	d9 f7       	brne	.-10     	; 0xe3e <__fixunssfsi+0x3c>
     e48:	3e f4       	brtc	.+14     	; 0xe58 <__fixunssfsi+0x56>
     e4a:	90 95       	com	r25
     e4c:	80 95       	com	r24
     e4e:	70 95       	com	r23
     e50:	61 95       	neg	r22
     e52:	7f 4f       	sbci	r23, 0xFF	; 255
     e54:	8f 4f       	sbci	r24, 0xFF	; 255
     e56:	9f 4f       	sbci	r25, 0xFF	; 255
     e58:	08 95       	ret

00000e5a <__floatunsisf>:
     e5a:	e8 94       	clt
     e5c:	09 c0       	rjmp	.+18     	; 0xe70 <__floatsisf+0x12>

00000e5e <__floatsisf>:
     e5e:	97 fb       	bst	r25, 7
     e60:	3e f4       	brtc	.+14     	; 0xe70 <__floatsisf+0x12>
     e62:	90 95       	com	r25
     e64:	80 95       	com	r24
     e66:	70 95       	com	r23
     e68:	61 95       	neg	r22
     e6a:	7f 4f       	sbci	r23, 0xFF	; 255
     e6c:	8f 4f       	sbci	r24, 0xFF	; 255
     e6e:	9f 4f       	sbci	r25, 0xFF	; 255
     e70:	99 23       	and	r25, r25
     e72:	a9 f0       	breq	.+42     	; 0xe9e <__floatsisf+0x40>
     e74:	f9 2f       	mov	r31, r25
     e76:	96 e9       	ldi	r25, 0x96	; 150
     e78:	bb 27       	eor	r27, r27
     e7a:	93 95       	inc	r25
     e7c:	f6 95       	lsr	r31
     e7e:	87 95       	ror	r24
     e80:	77 95       	ror	r23
     e82:	67 95       	ror	r22
     e84:	b7 95       	ror	r27
     e86:	f1 11       	cpse	r31, r1
     e88:	f8 cf       	rjmp	.-16     	; 0xe7a <__floatsisf+0x1c>
     e8a:	fa f4       	brpl	.+62     	; 0xeca <__floatsisf+0x6c>
     e8c:	bb 0f       	add	r27, r27
     e8e:	11 f4       	brne	.+4      	; 0xe94 <__floatsisf+0x36>
     e90:	60 ff       	sbrs	r22, 0
     e92:	1b c0       	rjmp	.+54     	; 0xeca <__floatsisf+0x6c>
     e94:	6f 5f       	subi	r22, 0xFF	; 255
     e96:	7f 4f       	sbci	r23, 0xFF	; 255
     e98:	8f 4f       	sbci	r24, 0xFF	; 255
     e9a:	9f 4f       	sbci	r25, 0xFF	; 255
     e9c:	16 c0       	rjmp	.+44     	; 0xeca <__floatsisf+0x6c>
     e9e:	88 23       	and	r24, r24
     ea0:	11 f0       	breq	.+4      	; 0xea6 <__floatsisf+0x48>
     ea2:	96 e9       	ldi	r25, 0x96	; 150
     ea4:	11 c0       	rjmp	.+34     	; 0xec8 <__floatsisf+0x6a>
     ea6:	77 23       	and	r23, r23
     ea8:	21 f0       	breq	.+8      	; 0xeb2 <__floatsisf+0x54>
     eaa:	9e e8       	ldi	r25, 0x8E	; 142
     eac:	87 2f       	mov	r24, r23
     eae:	76 2f       	mov	r23, r22
     eb0:	05 c0       	rjmp	.+10     	; 0xebc <__floatsisf+0x5e>
     eb2:	66 23       	and	r22, r22
     eb4:	71 f0       	breq	.+28     	; 0xed2 <__floatsisf+0x74>
     eb6:	96 e8       	ldi	r25, 0x86	; 134
     eb8:	86 2f       	mov	r24, r22
     eba:	70 e0       	ldi	r23, 0x00	; 0
     ebc:	60 e0       	ldi	r22, 0x00	; 0
     ebe:	2a f0       	brmi	.+10     	; 0xeca <__floatsisf+0x6c>
     ec0:	9a 95       	dec	r25
     ec2:	66 0f       	add	r22, r22
     ec4:	77 1f       	adc	r23, r23
     ec6:	88 1f       	adc	r24, r24
     ec8:	da f7       	brpl	.-10     	; 0xec0 <__floatsisf+0x62>
     eca:	88 0f       	add	r24, r24
     ecc:	96 95       	lsr	r25
     ece:	87 95       	ror	r24
     ed0:	97 f9       	bld	r25, 7
     ed2:	08 95       	ret

00000ed4 <__fp_cmp>:
     ed4:	99 0f       	add	r25, r25
     ed6:	00 08       	sbc	r0, r0
     ed8:	55 0f       	add	r21, r21
     eda:	aa 0b       	sbc	r26, r26
     edc:	e0 e8       	ldi	r30, 0x80	; 128
     ede:	fe ef       	ldi	r31, 0xFE	; 254
     ee0:	16 16       	cp	r1, r22
     ee2:	17 06       	cpc	r1, r23
     ee4:	e8 07       	cpc	r30, r24
     ee6:	f9 07       	cpc	r31, r25
     ee8:	c0 f0       	brcs	.+48     	; 0xf1a <__fp_cmp+0x46>
     eea:	12 16       	cp	r1, r18
     eec:	13 06       	cpc	r1, r19
     eee:	e4 07       	cpc	r30, r20
     ef0:	f5 07       	cpc	r31, r21
     ef2:	98 f0       	brcs	.+38     	; 0xf1a <__fp_cmp+0x46>
     ef4:	62 1b       	sub	r22, r18
     ef6:	73 0b       	sbc	r23, r19
     ef8:	84 0b       	sbc	r24, r20
     efa:	95 0b       	sbc	r25, r21
     efc:	39 f4       	brne	.+14     	; 0xf0c <__fp_cmp+0x38>
     efe:	0a 26       	eor	r0, r26
     f00:	61 f0       	breq	.+24     	; 0xf1a <__fp_cmp+0x46>
     f02:	23 2b       	or	r18, r19
     f04:	24 2b       	or	r18, r20
     f06:	25 2b       	or	r18, r21
     f08:	21 f4       	brne	.+8      	; 0xf12 <__fp_cmp+0x3e>
     f0a:	08 95       	ret
     f0c:	0a 26       	eor	r0, r26
     f0e:	09 f4       	brne	.+2      	; 0xf12 <__fp_cmp+0x3e>
     f10:	a1 40       	sbci	r26, 0x01	; 1
     f12:	a6 95       	lsr	r26
     f14:	8f ef       	ldi	r24, 0xFF	; 255
     f16:	81 1d       	adc	r24, r1
     f18:	81 1d       	adc	r24, r1
     f1a:	08 95       	ret

00000f1c <__fp_inf>:
     f1c:	97 f9       	bld	r25, 7
     f1e:	9f 67       	ori	r25, 0x7F	; 127
     f20:	80 e8       	ldi	r24, 0x80	; 128
     f22:	70 e0       	ldi	r23, 0x00	; 0
     f24:	60 e0       	ldi	r22, 0x00	; 0
     f26:	08 95       	ret

00000f28 <__fp_nan>:
     f28:	9f ef       	ldi	r25, 0xFF	; 255
     f2a:	80 ec       	ldi	r24, 0xC0	; 192
     f2c:	08 95       	ret

00000f2e <__fp_pscA>:
     f2e:	00 24       	eor	r0, r0
     f30:	0a 94       	dec	r0
     f32:	16 16       	cp	r1, r22
     f34:	17 06       	cpc	r1, r23
     f36:	18 06       	cpc	r1, r24
     f38:	09 06       	cpc	r0, r25
     f3a:	08 95       	ret

00000f3c <__fp_pscB>:
     f3c:	00 24       	eor	r0, r0
     f3e:	0a 94       	dec	r0
     f40:	12 16       	cp	r1, r18
     f42:	13 06       	cpc	r1, r19
     f44:	14 06       	cpc	r1, r20
     f46:	05 06       	cpc	r0, r21
     f48:	08 95       	ret

00000f4a <__fp_round>:
     f4a:	09 2e       	mov	r0, r25
     f4c:	03 94       	inc	r0
     f4e:	00 0c       	add	r0, r0
     f50:	11 f4       	brne	.+4      	; 0xf56 <__fp_round+0xc>
     f52:	88 23       	and	r24, r24
     f54:	52 f0       	brmi	.+20     	; 0xf6a <__fp_round+0x20>
     f56:	bb 0f       	add	r27, r27
     f58:	40 f4       	brcc	.+16     	; 0xf6a <__fp_round+0x20>
     f5a:	bf 2b       	or	r27, r31
     f5c:	11 f4       	brne	.+4      	; 0xf62 <__fp_round+0x18>
     f5e:	60 ff       	sbrs	r22, 0
     f60:	04 c0       	rjmp	.+8      	; 0xf6a <__fp_round+0x20>
     f62:	6f 5f       	subi	r22, 0xFF	; 255
     f64:	7f 4f       	sbci	r23, 0xFF	; 255
     f66:	8f 4f       	sbci	r24, 0xFF	; 255
     f68:	9f 4f       	sbci	r25, 0xFF	; 255
     f6a:	08 95       	ret

00000f6c <__fp_split3>:
     f6c:	57 fd       	sbrc	r21, 7
     f6e:	90 58       	subi	r25, 0x80	; 128
     f70:	44 0f       	add	r20, r20
     f72:	55 1f       	adc	r21, r21
     f74:	59 f0       	breq	.+22     	; 0xf8c <__fp_splitA+0x10>
     f76:	5f 3f       	cpi	r21, 0xFF	; 255
     f78:	71 f0       	breq	.+28     	; 0xf96 <__fp_splitA+0x1a>
     f7a:	47 95       	ror	r20

00000f7c <__fp_splitA>:
     f7c:	88 0f       	add	r24, r24
     f7e:	97 fb       	bst	r25, 7
     f80:	99 1f       	adc	r25, r25
     f82:	61 f0       	breq	.+24     	; 0xf9c <__fp_splitA+0x20>
     f84:	9f 3f       	cpi	r25, 0xFF	; 255
     f86:	79 f0       	breq	.+30     	; 0xfa6 <__fp_splitA+0x2a>
     f88:	87 95       	ror	r24
     f8a:	08 95       	ret
     f8c:	12 16       	cp	r1, r18
     f8e:	13 06       	cpc	r1, r19
     f90:	14 06       	cpc	r1, r20
     f92:	55 1f       	adc	r21, r21
     f94:	f2 cf       	rjmp	.-28     	; 0xf7a <__fp_split3+0xe>
     f96:	46 95       	lsr	r20
     f98:	f1 df       	rcall	.-30     	; 0xf7c <__fp_splitA>
     f9a:	08 c0       	rjmp	.+16     	; 0xfac <__fp_splitA+0x30>
     f9c:	16 16       	cp	r1, r22
     f9e:	17 06       	cpc	r1, r23
     fa0:	18 06       	cpc	r1, r24
     fa2:	99 1f       	adc	r25, r25
     fa4:	f1 cf       	rjmp	.-30     	; 0xf88 <__fp_splitA+0xc>
     fa6:	86 95       	lsr	r24
     fa8:	71 05       	cpc	r23, r1
     faa:	61 05       	cpc	r22, r1
     fac:	08 94       	sec
     fae:	08 95       	ret

00000fb0 <__fp_zero>:
     fb0:	e8 94       	clt

00000fb2 <__fp_szero>:
     fb2:	bb 27       	eor	r27, r27
     fb4:	66 27       	eor	r22, r22
     fb6:	77 27       	eor	r23, r23
     fb8:	cb 01       	movw	r24, r22
     fba:	97 f9       	bld	r25, 7
     fbc:	08 95       	ret

00000fbe <__gesf2>:
     fbe:	8a df       	rcall	.-236    	; 0xed4 <__fp_cmp>
     fc0:	08 f4       	brcc	.+2      	; 0xfc4 <__gesf2+0x6>
     fc2:	8f ef       	ldi	r24, 0xFF	; 255
     fc4:	08 95       	ret

00000fc6 <__mulsf3>:
     fc6:	0b d0       	rcall	.+22     	; 0xfde <__mulsf3x>
     fc8:	c0 cf       	rjmp	.-128    	; 0xf4a <__fp_round>
     fca:	b1 df       	rcall	.-158    	; 0xf2e <__fp_pscA>
     fcc:	28 f0       	brcs	.+10     	; 0xfd8 <__mulsf3+0x12>
     fce:	b6 df       	rcall	.-148    	; 0xf3c <__fp_pscB>
     fd0:	18 f0       	brcs	.+6      	; 0xfd8 <__mulsf3+0x12>
     fd2:	95 23       	and	r25, r21
     fd4:	09 f0       	breq	.+2      	; 0xfd8 <__mulsf3+0x12>
     fd6:	a2 cf       	rjmp	.-188    	; 0xf1c <__fp_inf>
     fd8:	a7 cf       	rjmp	.-178    	; 0xf28 <__fp_nan>
     fda:	11 24       	eor	r1, r1
     fdc:	ea cf       	rjmp	.-44     	; 0xfb2 <__fp_szero>

00000fde <__mulsf3x>:
     fde:	c6 df       	rcall	.-116    	; 0xf6c <__fp_split3>
     fe0:	a0 f3       	brcs	.-24     	; 0xfca <__mulsf3+0x4>

00000fe2 <__mulsf3_pse>:
     fe2:	95 9f       	mul	r25, r21
     fe4:	d1 f3       	breq	.-12     	; 0xfda <__mulsf3+0x14>
     fe6:	95 0f       	add	r25, r21
     fe8:	50 e0       	ldi	r21, 0x00	; 0
     fea:	55 1f       	adc	r21, r21
     fec:	62 9f       	mul	r22, r18
     fee:	f0 01       	movw	r30, r0
     ff0:	72 9f       	mul	r23, r18
     ff2:	bb 27       	eor	r27, r27
     ff4:	f0 0d       	add	r31, r0
     ff6:	b1 1d       	adc	r27, r1
     ff8:	63 9f       	mul	r22, r19
     ffa:	aa 27       	eor	r26, r26
     ffc:	f0 0d       	add	r31, r0
     ffe:	b1 1d       	adc	r27, r1
    1000:	aa 1f       	adc	r26, r26
    1002:	64 9f       	mul	r22, r20
    1004:	66 27       	eor	r22, r22
    1006:	b0 0d       	add	r27, r0
    1008:	a1 1d       	adc	r26, r1
    100a:	66 1f       	adc	r22, r22
    100c:	82 9f       	mul	r24, r18
    100e:	22 27       	eor	r18, r18
    1010:	b0 0d       	add	r27, r0
    1012:	a1 1d       	adc	r26, r1
    1014:	62 1f       	adc	r22, r18
    1016:	73 9f       	mul	r23, r19
    1018:	b0 0d       	add	r27, r0
    101a:	a1 1d       	adc	r26, r1
    101c:	62 1f       	adc	r22, r18
    101e:	83 9f       	mul	r24, r19
    1020:	a0 0d       	add	r26, r0
    1022:	61 1d       	adc	r22, r1
    1024:	22 1f       	adc	r18, r18
    1026:	74 9f       	mul	r23, r20
    1028:	33 27       	eor	r19, r19
    102a:	a0 0d       	add	r26, r0
    102c:	61 1d       	adc	r22, r1
    102e:	23 1f       	adc	r18, r19
    1030:	84 9f       	mul	r24, r20
    1032:	60 0d       	add	r22, r0
    1034:	21 1d       	adc	r18, r1
    1036:	82 2f       	mov	r24, r18
    1038:	76 2f       	mov	r23, r22
    103a:	6a 2f       	mov	r22, r26
    103c:	11 24       	eor	r1, r1
    103e:	9f 57       	subi	r25, 0x7F	; 127
    1040:	50 40       	sbci	r21, 0x00	; 0
    1042:	8a f0       	brmi	.+34     	; 0x1066 <__mulsf3_pse+0x84>
    1044:	e1 f0       	breq	.+56     	; 0x107e <__mulsf3_pse+0x9c>
    1046:	88 23       	and	r24, r24
    1048:	4a f0       	brmi	.+18     	; 0x105c <__mulsf3_pse+0x7a>
    104a:	ee 0f       	add	r30, r30
    104c:	ff 1f       	adc	r31, r31
    104e:	bb 1f       	adc	r27, r27
    1050:	66 1f       	adc	r22, r22
    1052:	77 1f       	adc	r23, r23
    1054:	88 1f       	adc	r24, r24
    1056:	91 50       	subi	r25, 0x01	; 1
    1058:	50 40       	sbci	r21, 0x00	; 0
    105a:	a9 f7       	brne	.-22     	; 0x1046 <__mulsf3_pse+0x64>
    105c:	9e 3f       	cpi	r25, 0xFE	; 254
    105e:	51 05       	cpc	r21, r1
    1060:	70 f0       	brcs	.+28     	; 0x107e <__mulsf3_pse+0x9c>
    1062:	5c cf       	rjmp	.-328    	; 0xf1c <__fp_inf>
    1064:	a6 cf       	rjmp	.-180    	; 0xfb2 <__fp_szero>
    1066:	5f 3f       	cpi	r21, 0xFF	; 255
    1068:	ec f3       	brlt	.-6      	; 0x1064 <__mulsf3_pse+0x82>
    106a:	98 3e       	cpi	r25, 0xE8	; 232
    106c:	dc f3       	brlt	.-10     	; 0x1064 <__mulsf3_pse+0x82>
    106e:	86 95       	lsr	r24
    1070:	77 95       	ror	r23
    1072:	67 95       	ror	r22
    1074:	b7 95       	ror	r27
    1076:	f7 95       	ror	r31
    1078:	e7 95       	ror	r30
    107a:	9f 5f       	subi	r25, 0xFF	; 255
    107c:	c1 f7       	brne	.-16     	; 0x106e <__mulsf3_pse+0x8c>
    107e:	fe 2b       	or	r31, r30
    1080:	88 0f       	add	r24, r24
    1082:	91 1d       	adc	r25, r1
    1084:	96 95       	lsr	r25
    1086:	87 95       	ror	r24
    1088:	97 f9       	bld	r25, 7
    108a:	08 95       	ret

0000108c <__tablejump2__>:
    108c:	ee 0f       	add	r30, r30
    108e:	ff 1f       	adc	r31, r31

00001090 <__tablejump__>:
    1090:	05 90       	lpm	r0, Z+
    1092:	f4 91       	lpm	r31, Z
    1094:	e0 2d       	mov	r30, r0
    1096:	19 94       	eijmp

00001098 <fdevopen>:
    1098:	0f 93       	push	r16
    109a:	1f 93       	push	r17
    109c:	cf 93       	push	r28
    109e:	df 93       	push	r29
    10a0:	ec 01       	movw	r28, r24
    10a2:	8b 01       	movw	r16, r22
    10a4:	00 97       	sbiw	r24, 0x00	; 0
    10a6:	31 f4       	brne	.+12     	; 0x10b4 <fdevopen+0x1c>
    10a8:	61 15       	cp	r22, r1
    10aa:	71 05       	cpc	r23, r1
    10ac:	19 f4       	brne	.+6      	; 0x10b4 <fdevopen+0x1c>
    10ae:	80 e0       	ldi	r24, 0x00	; 0
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	37 c0       	rjmp	.+110    	; 0x1122 <fdevopen+0x8a>
    10b4:	6e e0       	ldi	r22, 0x0E	; 14
    10b6:	70 e0       	ldi	r23, 0x00	; 0
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	63 d2       	rcall	.+1222   	; 0x1584 <calloc>
    10be:	fc 01       	movw	r30, r24
    10c0:	00 97       	sbiw	r24, 0x00	; 0
    10c2:	a9 f3       	breq	.-22     	; 0x10ae <fdevopen+0x16>
    10c4:	80 e8       	ldi	r24, 0x80	; 128
    10c6:	83 83       	std	Z+3, r24	; 0x03
    10c8:	01 15       	cp	r16, r1
    10ca:	11 05       	cpc	r17, r1
    10cc:	71 f0       	breq	.+28     	; 0x10ea <fdevopen+0x52>
    10ce:	13 87       	std	Z+11, r17	; 0x0b
    10d0:	02 87       	std	Z+10, r16	; 0x0a
    10d2:	81 e8       	ldi	r24, 0x81	; 129
    10d4:	83 83       	std	Z+3, r24	; 0x03
    10d6:	80 91 df 02 	lds	r24, 0x02DF
    10da:	90 91 e0 02 	lds	r25, 0x02E0
    10de:	89 2b       	or	r24, r25
    10e0:	21 f4       	brne	.+8      	; 0x10ea <fdevopen+0x52>
    10e2:	f0 93 e0 02 	sts	0x02E0, r31
    10e6:	e0 93 df 02 	sts	0x02DF, r30
    10ea:	20 97       	sbiw	r28, 0x00	; 0
    10ec:	c9 f0       	breq	.+50     	; 0x1120 <fdevopen+0x88>
    10ee:	d1 87       	std	Z+9, r29	; 0x09
    10f0:	c0 87       	std	Z+8, r28	; 0x08
    10f2:	83 81       	ldd	r24, Z+3	; 0x03
    10f4:	82 60       	ori	r24, 0x02	; 2
    10f6:	83 83       	std	Z+3, r24	; 0x03
    10f8:	80 91 e1 02 	lds	r24, 0x02E1
    10fc:	90 91 e2 02 	lds	r25, 0x02E2
    1100:	89 2b       	or	r24, r25
    1102:	71 f4       	brne	.+28     	; 0x1120 <fdevopen+0x88>
    1104:	f0 93 e2 02 	sts	0x02E2, r31
    1108:	e0 93 e1 02 	sts	0x02E1, r30
    110c:	80 91 e3 02 	lds	r24, 0x02E3
    1110:	90 91 e4 02 	lds	r25, 0x02E4
    1114:	89 2b       	or	r24, r25
    1116:	21 f4       	brne	.+8      	; 0x1120 <fdevopen+0x88>
    1118:	f0 93 e4 02 	sts	0x02E4, r31
    111c:	e0 93 e3 02 	sts	0x02E3, r30
    1120:	cf 01       	movw	r24, r30
    1122:	df 91       	pop	r29
    1124:	cf 91       	pop	r28
    1126:	1f 91       	pop	r17
    1128:	0f 91       	pop	r16
    112a:	08 95       	ret

0000112c <printf>:
    112c:	cf 93       	push	r28
    112e:	df 93       	push	r29
    1130:	cd b7       	in	r28, 0x3d	; 61
    1132:	de b7       	in	r29, 0x3e	; 62
    1134:	fe 01       	movw	r30, r28
    1136:	36 96       	adiw	r30, 0x06	; 6
    1138:	61 91       	ld	r22, Z+
    113a:	71 91       	ld	r23, Z+
    113c:	af 01       	movw	r20, r30
    113e:	80 91 e1 02 	lds	r24, 0x02E1
    1142:	90 91 e2 02 	lds	r25, 0x02E2
    1146:	30 d0       	rcall	.+96     	; 0x11a8 <vfprintf>
    1148:	df 91       	pop	r29
    114a:	cf 91       	pop	r28
    114c:	08 95       	ret

0000114e <puts>:
    114e:	0f 93       	push	r16
    1150:	1f 93       	push	r17
    1152:	cf 93       	push	r28
    1154:	df 93       	push	r29
    1156:	e0 91 e1 02 	lds	r30, 0x02E1
    115a:	f0 91 e2 02 	lds	r31, 0x02E2
    115e:	23 81       	ldd	r18, Z+3	; 0x03
    1160:	21 ff       	sbrs	r18, 1
    1162:	1b c0       	rjmp	.+54     	; 0x119a <puts+0x4c>
    1164:	ec 01       	movw	r28, r24
    1166:	00 e0       	ldi	r16, 0x00	; 0
    1168:	10 e0       	ldi	r17, 0x00	; 0
    116a:	89 91       	ld	r24, Y+
    116c:	60 91 e1 02 	lds	r22, 0x02E1
    1170:	70 91 e2 02 	lds	r23, 0x02E2
    1174:	db 01       	movw	r26, r22
    1176:	18 96       	adiw	r26, 0x08	; 8
    1178:	ed 91       	ld	r30, X+
    117a:	fc 91       	ld	r31, X
    117c:	19 97       	sbiw	r26, 0x09	; 9
    117e:	88 23       	and	r24, r24
    1180:	31 f0       	breq	.+12     	; 0x118e <puts+0x40>
    1182:	19 95       	eicall
    1184:	89 2b       	or	r24, r25
    1186:	89 f3       	breq	.-30     	; 0x116a <puts+0x1c>
    1188:	0f ef       	ldi	r16, 0xFF	; 255
    118a:	1f ef       	ldi	r17, 0xFF	; 255
    118c:	ee cf       	rjmp	.-36     	; 0x116a <puts+0x1c>
    118e:	8a e0       	ldi	r24, 0x0A	; 10
    1190:	19 95       	eicall
    1192:	89 2b       	or	r24, r25
    1194:	11 f4       	brne	.+4      	; 0x119a <puts+0x4c>
    1196:	c8 01       	movw	r24, r16
    1198:	02 c0       	rjmp	.+4      	; 0x119e <puts+0x50>
    119a:	8f ef       	ldi	r24, 0xFF	; 255
    119c:	9f ef       	ldi	r25, 0xFF	; 255
    119e:	df 91       	pop	r29
    11a0:	cf 91       	pop	r28
    11a2:	1f 91       	pop	r17
    11a4:	0f 91       	pop	r16
    11a6:	08 95       	ret

000011a8 <vfprintf>:
    11a8:	2f 92       	push	r2
    11aa:	3f 92       	push	r3
    11ac:	4f 92       	push	r4
    11ae:	5f 92       	push	r5
    11b0:	6f 92       	push	r6
    11b2:	7f 92       	push	r7
    11b4:	8f 92       	push	r8
    11b6:	9f 92       	push	r9
    11b8:	af 92       	push	r10
    11ba:	bf 92       	push	r11
    11bc:	cf 92       	push	r12
    11be:	df 92       	push	r13
    11c0:	ef 92       	push	r14
    11c2:	ff 92       	push	r15
    11c4:	0f 93       	push	r16
    11c6:	1f 93       	push	r17
    11c8:	cf 93       	push	r28
    11ca:	df 93       	push	r29
    11cc:	cd b7       	in	r28, 0x3d	; 61
    11ce:	de b7       	in	r29, 0x3e	; 62
    11d0:	2c 97       	sbiw	r28, 0x0c	; 12
    11d2:	0f b6       	in	r0, 0x3f	; 63
    11d4:	f8 94       	cli
    11d6:	de bf       	out	0x3e, r29	; 62
    11d8:	0f be       	out	0x3f, r0	; 63
    11da:	cd bf       	out	0x3d, r28	; 61
    11dc:	7c 01       	movw	r14, r24
    11de:	6b 01       	movw	r12, r22
    11e0:	8a 01       	movw	r16, r20
    11e2:	fc 01       	movw	r30, r24
    11e4:	17 82       	std	Z+7, r1	; 0x07
    11e6:	16 82       	std	Z+6, r1	; 0x06
    11e8:	83 81       	ldd	r24, Z+3	; 0x03
    11ea:	81 ff       	sbrs	r24, 1
    11ec:	b0 c1       	rjmp	.+864    	; 0x154e <vfprintf+0x3a6>
    11ee:	ce 01       	movw	r24, r28
    11f0:	01 96       	adiw	r24, 0x01	; 1
    11f2:	4c 01       	movw	r8, r24
    11f4:	f7 01       	movw	r30, r14
    11f6:	93 81       	ldd	r25, Z+3	; 0x03
    11f8:	f6 01       	movw	r30, r12
    11fa:	93 fd       	sbrc	r25, 3
    11fc:	85 91       	lpm	r24, Z+
    11fe:	93 ff       	sbrs	r25, 3
    1200:	81 91       	ld	r24, Z+
    1202:	6f 01       	movw	r12, r30
    1204:	88 23       	and	r24, r24
    1206:	09 f4       	brne	.+2      	; 0x120a <vfprintf+0x62>
    1208:	9e c1       	rjmp	.+828    	; 0x1546 <vfprintf+0x39e>
    120a:	85 32       	cpi	r24, 0x25	; 37
    120c:	39 f4       	brne	.+14     	; 0x121c <vfprintf+0x74>
    120e:	93 fd       	sbrc	r25, 3
    1210:	85 91       	lpm	r24, Z+
    1212:	93 ff       	sbrs	r25, 3
    1214:	81 91       	ld	r24, Z+
    1216:	6f 01       	movw	r12, r30
    1218:	85 32       	cpi	r24, 0x25	; 37
    121a:	21 f4       	brne	.+8      	; 0x1224 <vfprintf+0x7c>
    121c:	b7 01       	movw	r22, r14
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	0f d3       	rcall	.+1566   	; 0x1840 <fputc>
    1222:	e8 cf       	rjmp	.-48     	; 0x11f4 <vfprintf+0x4c>
    1224:	51 2c       	mov	r5, r1
    1226:	31 2c       	mov	r3, r1
    1228:	20 e0       	ldi	r18, 0x00	; 0
    122a:	20 32       	cpi	r18, 0x20	; 32
    122c:	a0 f4       	brcc	.+40     	; 0x1256 <vfprintf+0xae>
    122e:	8b 32       	cpi	r24, 0x2B	; 43
    1230:	69 f0       	breq	.+26     	; 0x124c <vfprintf+0xa4>
    1232:	30 f4       	brcc	.+12     	; 0x1240 <vfprintf+0x98>
    1234:	80 32       	cpi	r24, 0x20	; 32
    1236:	59 f0       	breq	.+22     	; 0x124e <vfprintf+0xa6>
    1238:	83 32       	cpi	r24, 0x23	; 35
    123a:	69 f4       	brne	.+26     	; 0x1256 <vfprintf+0xae>
    123c:	20 61       	ori	r18, 0x10	; 16
    123e:	2c c0       	rjmp	.+88     	; 0x1298 <vfprintf+0xf0>
    1240:	8d 32       	cpi	r24, 0x2D	; 45
    1242:	39 f0       	breq	.+14     	; 0x1252 <vfprintf+0xaa>
    1244:	80 33       	cpi	r24, 0x30	; 48
    1246:	39 f4       	brne	.+14     	; 0x1256 <vfprintf+0xae>
    1248:	21 60       	ori	r18, 0x01	; 1
    124a:	26 c0       	rjmp	.+76     	; 0x1298 <vfprintf+0xf0>
    124c:	22 60       	ori	r18, 0x02	; 2
    124e:	24 60       	ori	r18, 0x04	; 4
    1250:	23 c0       	rjmp	.+70     	; 0x1298 <vfprintf+0xf0>
    1252:	28 60       	ori	r18, 0x08	; 8
    1254:	21 c0       	rjmp	.+66     	; 0x1298 <vfprintf+0xf0>
    1256:	27 fd       	sbrc	r18, 7
    1258:	27 c0       	rjmp	.+78     	; 0x12a8 <vfprintf+0x100>
    125a:	30 ed       	ldi	r19, 0xD0	; 208
    125c:	38 0f       	add	r19, r24
    125e:	3a 30       	cpi	r19, 0x0A	; 10
    1260:	78 f4       	brcc	.+30     	; 0x1280 <vfprintf+0xd8>
    1262:	26 ff       	sbrs	r18, 6
    1264:	06 c0       	rjmp	.+12     	; 0x1272 <vfprintf+0xca>
    1266:	fa e0       	ldi	r31, 0x0A	; 10
    1268:	5f 9e       	mul	r5, r31
    126a:	30 0d       	add	r19, r0
    126c:	11 24       	eor	r1, r1
    126e:	53 2e       	mov	r5, r19
    1270:	13 c0       	rjmp	.+38     	; 0x1298 <vfprintf+0xf0>
    1272:	8a e0       	ldi	r24, 0x0A	; 10
    1274:	38 9e       	mul	r3, r24
    1276:	30 0d       	add	r19, r0
    1278:	11 24       	eor	r1, r1
    127a:	33 2e       	mov	r3, r19
    127c:	20 62       	ori	r18, 0x20	; 32
    127e:	0c c0       	rjmp	.+24     	; 0x1298 <vfprintf+0xf0>
    1280:	8e 32       	cpi	r24, 0x2E	; 46
    1282:	21 f4       	brne	.+8      	; 0x128c <vfprintf+0xe4>
    1284:	26 fd       	sbrc	r18, 6
    1286:	5f c1       	rjmp	.+702    	; 0x1546 <vfprintf+0x39e>
    1288:	20 64       	ori	r18, 0x40	; 64
    128a:	06 c0       	rjmp	.+12     	; 0x1298 <vfprintf+0xf0>
    128c:	8c 36       	cpi	r24, 0x6C	; 108
    128e:	11 f4       	brne	.+4      	; 0x1294 <vfprintf+0xec>
    1290:	20 68       	ori	r18, 0x80	; 128
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <vfprintf+0xf0>
    1294:	88 36       	cpi	r24, 0x68	; 104
    1296:	41 f4       	brne	.+16     	; 0x12a8 <vfprintf+0x100>
    1298:	f6 01       	movw	r30, r12
    129a:	93 fd       	sbrc	r25, 3
    129c:	85 91       	lpm	r24, Z+
    129e:	93 ff       	sbrs	r25, 3
    12a0:	81 91       	ld	r24, Z+
    12a2:	6f 01       	movw	r12, r30
    12a4:	81 11       	cpse	r24, r1
    12a6:	c1 cf       	rjmp	.-126    	; 0x122a <vfprintf+0x82>
    12a8:	98 2f       	mov	r25, r24
    12aa:	9f 7d       	andi	r25, 0xDF	; 223
    12ac:	95 54       	subi	r25, 0x45	; 69
    12ae:	93 30       	cpi	r25, 0x03	; 3
    12b0:	28 f4       	brcc	.+10     	; 0x12bc <vfprintf+0x114>
    12b2:	0c 5f       	subi	r16, 0xFC	; 252
    12b4:	1f 4f       	sbci	r17, 0xFF	; 255
    12b6:	ff e3       	ldi	r31, 0x3F	; 63
    12b8:	f9 83       	std	Y+1, r31	; 0x01
    12ba:	0d c0       	rjmp	.+26     	; 0x12d6 <vfprintf+0x12e>
    12bc:	83 36       	cpi	r24, 0x63	; 99
    12be:	31 f0       	breq	.+12     	; 0x12cc <vfprintf+0x124>
    12c0:	83 37       	cpi	r24, 0x73	; 115
    12c2:	71 f0       	breq	.+28     	; 0x12e0 <vfprintf+0x138>
    12c4:	83 35       	cpi	r24, 0x53	; 83
    12c6:	09 f0       	breq	.+2      	; 0x12ca <vfprintf+0x122>
    12c8:	57 c0       	rjmp	.+174    	; 0x1378 <vfprintf+0x1d0>
    12ca:	21 c0       	rjmp	.+66     	; 0x130e <vfprintf+0x166>
    12cc:	f8 01       	movw	r30, r16
    12ce:	80 81       	ld	r24, Z
    12d0:	89 83       	std	Y+1, r24	; 0x01
    12d2:	0e 5f       	subi	r16, 0xFE	; 254
    12d4:	1f 4f       	sbci	r17, 0xFF	; 255
    12d6:	44 24       	eor	r4, r4
    12d8:	43 94       	inc	r4
    12da:	51 2c       	mov	r5, r1
    12dc:	54 01       	movw	r10, r8
    12de:	14 c0       	rjmp	.+40     	; 0x1308 <vfprintf+0x160>
    12e0:	38 01       	movw	r6, r16
    12e2:	f2 e0       	ldi	r31, 0x02	; 2
    12e4:	6f 0e       	add	r6, r31
    12e6:	71 1c       	adc	r7, r1
    12e8:	f8 01       	movw	r30, r16
    12ea:	a0 80       	ld	r10, Z
    12ec:	b1 80       	ldd	r11, Z+1	; 0x01
    12ee:	26 ff       	sbrs	r18, 6
    12f0:	03 c0       	rjmp	.+6      	; 0x12f8 <vfprintf+0x150>
    12f2:	65 2d       	mov	r22, r5
    12f4:	70 e0       	ldi	r23, 0x00	; 0
    12f6:	02 c0       	rjmp	.+4      	; 0x12fc <vfprintf+0x154>
    12f8:	6f ef       	ldi	r22, 0xFF	; 255
    12fa:	7f ef       	ldi	r23, 0xFF	; 255
    12fc:	c5 01       	movw	r24, r10
    12fe:	2c 87       	std	Y+12, r18	; 0x0c
    1300:	94 d2       	rcall	.+1320   	; 0x182a <strnlen>
    1302:	2c 01       	movw	r4, r24
    1304:	83 01       	movw	r16, r6
    1306:	2c 85       	ldd	r18, Y+12	; 0x0c
    1308:	2f 77       	andi	r18, 0x7F	; 127
    130a:	22 2e       	mov	r2, r18
    130c:	16 c0       	rjmp	.+44     	; 0x133a <vfprintf+0x192>
    130e:	38 01       	movw	r6, r16
    1310:	f2 e0       	ldi	r31, 0x02	; 2
    1312:	6f 0e       	add	r6, r31
    1314:	71 1c       	adc	r7, r1
    1316:	f8 01       	movw	r30, r16
    1318:	a0 80       	ld	r10, Z
    131a:	b1 80       	ldd	r11, Z+1	; 0x01
    131c:	26 ff       	sbrs	r18, 6
    131e:	03 c0       	rjmp	.+6      	; 0x1326 <vfprintf+0x17e>
    1320:	65 2d       	mov	r22, r5
    1322:	70 e0       	ldi	r23, 0x00	; 0
    1324:	02 c0       	rjmp	.+4      	; 0x132a <vfprintf+0x182>
    1326:	6f ef       	ldi	r22, 0xFF	; 255
    1328:	7f ef       	ldi	r23, 0xFF	; 255
    132a:	c5 01       	movw	r24, r10
    132c:	2c 87       	std	Y+12, r18	; 0x0c
    132e:	6b d2       	rcall	.+1238   	; 0x1806 <strnlen_P>
    1330:	2c 01       	movw	r4, r24
    1332:	2c 85       	ldd	r18, Y+12	; 0x0c
    1334:	20 68       	ori	r18, 0x80	; 128
    1336:	22 2e       	mov	r2, r18
    1338:	83 01       	movw	r16, r6
    133a:	23 fc       	sbrc	r2, 3
    133c:	19 c0       	rjmp	.+50     	; 0x1370 <vfprintf+0x1c8>
    133e:	83 2d       	mov	r24, r3
    1340:	90 e0       	ldi	r25, 0x00	; 0
    1342:	48 16       	cp	r4, r24
    1344:	59 06       	cpc	r5, r25
    1346:	a0 f4       	brcc	.+40     	; 0x1370 <vfprintf+0x1c8>
    1348:	b7 01       	movw	r22, r14
    134a:	80 e2       	ldi	r24, 0x20	; 32
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	78 d2       	rcall	.+1264   	; 0x1840 <fputc>
    1350:	3a 94       	dec	r3
    1352:	f5 cf       	rjmp	.-22     	; 0x133e <vfprintf+0x196>
    1354:	f5 01       	movw	r30, r10
    1356:	27 fc       	sbrc	r2, 7
    1358:	85 91       	lpm	r24, Z+
    135a:	27 fe       	sbrs	r2, 7
    135c:	81 91       	ld	r24, Z+
    135e:	5f 01       	movw	r10, r30
    1360:	b7 01       	movw	r22, r14
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	6d d2       	rcall	.+1242   	; 0x1840 <fputc>
    1366:	31 10       	cpse	r3, r1
    1368:	3a 94       	dec	r3
    136a:	f1 e0       	ldi	r31, 0x01	; 1
    136c:	4f 1a       	sub	r4, r31
    136e:	51 08       	sbc	r5, r1
    1370:	41 14       	cp	r4, r1
    1372:	51 04       	cpc	r5, r1
    1374:	79 f7       	brne	.-34     	; 0x1354 <vfprintf+0x1ac>
    1376:	de c0       	rjmp	.+444    	; 0x1534 <vfprintf+0x38c>
    1378:	84 36       	cpi	r24, 0x64	; 100
    137a:	11 f0       	breq	.+4      	; 0x1380 <vfprintf+0x1d8>
    137c:	89 36       	cpi	r24, 0x69	; 105
    137e:	31 f5       	brne	.+76     	; 0x13cc <vfprintf+0x224>
    1380:	f8 01       	movw	r30, r16
    1382:	27 ff       	sbrs	r18, 7
    1384:	07 c0       	rjmp	.+14     	; 0x1394 <vfprintf+0x1ec>
    1386:	60 81       	ld	r22, Z
    1388:	71 81       	ldd	r23, Z+1	; 0x01
    138a:	82 81       	ldd	r24, Z+2	; 0x02
    138c:	93 81       	ldd	r25, Z+3	; 0x03
    138e:	0c 5f       	subi	r16, 0xFC	; 252
    1390:	1f 4f       	sbci	r17, 0xFF	; 255
    1392:	08 c0       	rjmp	.+16     	; 0x13a4 <vfprintf+0x1fc>
    1394:	60 81       	ld	r22, Z
    1396:	71 81       	ldd	r23, Z+1	; 0x01
    1398:	88 27       	eor	r24, r24
    139a:	77 fd       	sbrc	r23, 7
    139c:	80 95       	com	r24
    139e:	98 2f       	mov	r25, r24
    13a0:	0e 5f       	subi	r16, 0xFE	; 254
    13a2:	1f 4f       	sbci	r17, 0xFF	; 255
    13a4:	2f 76       	andi	r18, 0x6F	; 111
    13a6:	b2 2e       	mov	r11, r18
    13a8:	97 ff       	sbrs	r25, 7
    13aa:	09 c0       	rjmp	.+18     	; 0x13be <vfprintf+0x216>
    13ac:	90 95       	com	r25
    13ae:	80 95       	com	r24
    13b0:	70 95       	com	r23
    13b2:	61 95       	neg	r22
    13b4:	7f 4f       	sbci	r23, 0xFF	; 255
    13b6:	8f 4f       	sbci	r24, 0xFF	; 255
    13b8:	9f 4f       	sbci	r25, 0xFF	; 255
    13ba:	20 68       	ori	r18, 0x80	; 128
    13bc:	b2 2e       	mov	r11, r18
    13be:	2a e0       	ldi	r18, 0x0A	; 10
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	a4 01       	movw	r20, r8
    13c4:	6f d2       	rcall	.+1246   	; 0x18a4 <__ultoa_invert>
    13c6:	a8 2e       	mov	r10, r24
    13c8:	a8 18       	sub	r10, r8
    13ca:	43 c0       	rjmp	.+134    	; 0x1452 <vfprintf+0x2aa>
    13cc:	85 37       	cpi	r24, 0x75	; 117
    13ce:	29 f4       	brne	.+10     	; 0x13da <vfprintf+0x232>
    13d0:	2f 7e       	andi	r18, 0xEF	; 239
    13d2:	b2 2e       	mov	r11, r18
    13d4:	2a e0       	ldi	r18, 0x0A	; 10
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	25 c0       	rjmp	.+74     	; 0x1424 <vfprintf+0x27c>
    13da:	f2 2f       	mov	r31, r18
    13dc:	f9 7f       	andi	r31, 0xF9	; 249
    13de:	bf 2e       	mov	r11, r31
    13e0:	8f 36       	cpi	r24, 0x6F	; 111
    13e2:	c1 f0       	breq	.+48     	; 0x1414 <vfprintf+0x26c>
    13e4:	18 f4       	brcc	.+6      	; 0x13ec <vfprintf+0x244>
    13e6:	88 35       	cpi	r24, 0x58	; 88
    13e8:	79 f0       	breq	.+30     	; 0x1408 <vfprintf+0x260>
    13ea:	ad c0       	rjmp	.+346    	; 0x1546 <vfprintf+0x39e>
    13ec:	80 37       	cpi	r24, 0x70	; 112
    13ee:	19 f0       	breq	.+6      	; 0x13f6 <vfprintf+0x24e>
    13f0:	88 37       	cpi	r24, 0x78	; 120
    13f2:	21 f0       	breq	.+8      	; 0x13fc <vfprintf+0x254>
    13f4:	a8 c0       	rjmp	.+336    	; 0x1546 <vfprintf+0x39e>
    13f6:	2f 2f       	mov	r18, r31
    13f8:	20 61       	ori	r18, 0x10	; 16
    13fa:	b2 2e       	mov	r11, r18
    13fc:	b4 fe       	sbrs	r11, 4
    13fe:	0d c0       	rjmp	.+26     	; 0x141a <vfprintf+0x272>
    1400:	8b 2d       	mov	r24, r11
    1402:	84 60       	ori	r24, 0x04	; 4
    1404:	b8 2e       	mov	r11, r24
    1406:	09 c0       	rjmp	.+18     	; 0x141a <vfprintf+0x272>
    1408:	24 ff       	sbrs	r18, 4
    140a:	0a c0       	rjmp	.+20     	; 0x1420 <vfprintf+0x278>
    140c:	9f 2f       	mov	r25, r31
    140e:	96 60       	ori	r25, 0x06	; 6
    1410:	b9 2e       	mov	r11, r25
    1412:	06 c0       	rjmp	.+12     	; 0x1420 <vfprintf+0x278>
    1414:	28 e0       	ldi	r18, 0x08	; 8
    1416:	30 e0       	ldi	r19, 0x00	; 0
    1418:	05 c0       	rjmp	.+10     	; 0x1424 <vfprintf+0x27c>
    141a:	20 e1       	ldi	r18, 0x10	; 16
    141c:	30 e0       	ldi	r19, 0x00	; 0
    141e:	02 c0       	rjmp	.+4      	; 0x1424 <vfprintf+0x27c>
    1420:	20 e1       	ldi	r18, 0x10	; 16
    1422:	32 e0       	ldi	r19, 0x02	; 2
    1424:	f8 01       	movw	r30, r16
    1426:	b7 fe       	sbrs	r11, 7
    1428:	07 c0       	rjmp	.+14     	; 0x1438 <vfprintf+0x290>
    142a:	60 81       	ld	r22, Z
    142c:	71 81       	ldd	r23, Z+1	; 0x01
    142e:	82 81       	ldd	r24, Z+2	; 0x02
    1430:	93 81       	ldd	r25, Z+3	; 0x03
    1432:	0c 5f       	subi	r16, 0xFC	; 252
    1434:	1f 4f       	sbci	r17, 0xFF	; 255
    1436:	06 c0       	rjmp	.+12     	; 0x1444 <vfprintf+0x29c>
    1438:	60 81       	ld	r22, Z
    143a:	71 81       	ldd	r23, Z+1	; 0x01
    143c:	80 e0       	ldi	r24, 0x00	; 0
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	0e 5f       	subi	r16, 0xFE	; 254
    1442:	1f 4f       	sbci	r17, 0xFF	; 255
    1444:	a4 01       	movw	r20, r8
    1446:	2e d2       	rcall	.+1116   	; 0x18a4 <__ultoa_invert>
    1448:	a8 2e       	mov	r10, r24
    144a:	a8 18       	sub	r10, r8
    144c:	fb 2d       	mov	r31, r11
    144e:	ff 77       	andi	r31, 0x7F	; 127
    1450:	bf 2e       	mov	r11, r31
    1452:	b6 fe       	sbrs	r11, 6
    1454:	0b c0       	rjmp	.+22     	; 0x146c <vfprintf+0x2c4>
    1456:	2b 2d       	mov	r18, r11
    1458:	2e 7f       	andi	r18, 0xFE	; 254
    145a:	a5 14       	cp	r10, r5
    145c:	50 f4       	brcc	.+20     	; 0x1472 <vfprintf+0x2ca>
    145e:	b4 fe       	sbrs	r11, 4
    1460:	0a c0       	rjmp	.+20     	; 0x1476 <vfprintf+0x2ce>
    1462:	b2 fc       	sbrc	r11, 2
    1464:	08 c0       	rjmp	.+16     	; 0x1476 <vfprintf+0x2ce>
    1466:	2b 2d       	mov	r18, r11
    1468:	2e 7e       	andi	r18, 0xEE	; 238
    146a:	05 c0       	rjmp	.+10     	; 0x1476 <vfprintf+0x2ce>
    146c:	7a 2c       	mov	r7, r10
    146e:	2b 2d       	mov	r18, r11
    1470:	03 c0       	rjmp	.+6      	; 0x1478 <vfprintf+0x2d0>
    1472:	7a 2c       	mov	r7, r10
    1474:	01 c0       	rjmp	.+2      	; 0x1478 <vfprintf+0x2d0>
    1476:	75 2c       	mov	r7, r5
    1478:	24 ff       	sbrs	r18, 4
    147a:	0d c0       	rjmp	.+26     	; 0x1496 <vfprintf+0x2ee>
    147c:	fe 01       	movw	r30, r28
    147e:	ea 0d       	add	r30, r10
    1480:	f1 1d       	adc	r31, r1
    1482:	80 81       	ld	r24, Z
    1484:	80 33       	cpi	r24, 0x30	; 48
    1486:	11 f4       	brne	.+4      	; 0x148c <vfprintf+0x2e4>
    1488:	29 7e       	andi	r18, 0xE9	; 233
    148a:	09 c0       	rjmp	.+18     	; 0x149e <vfprintf+0x2f6>
    148c:	22 ff       	sbrs	r18, 2
    148e:	06 c0       	rjmp	.+12     	; 0x149c <vfprintf+0x2f4>
    1490:	73 94       	inc	r7
    1492:	73 94       	inc	r7
    1494:	04 c0       	rjmp	.+8      	; 0x149e <vfprintf+0x2f6>
    1496:	82 2f       	mov	r24, r18
    1498:	86 78       	andi	r24, 0x86	; 134
    149a:	09 f0       	breq	.+2      	; 0x149e <vfprintf+0x2f6>
    149c:	73 94       	inc	r7
    149e:	23 fd       	sbrc	r18, 3
    14a0:	12 c0       	rjmp	.+36     	; 0x14c6 <vfprintf+0x31e>
    14a2:	20 ff       	sbrs	r18, 0
    14a4:	06 c0       	rjmp	.+12     	; 0x14b2 <vfprintf+0x30a>
    14a6:	5a 2c       	mov	r5, r10
    14a8:	73 14       	cp	r7, r3
    14aa:	18 f4       	brcc	.+6      	; 0x14b2 <vfprintf+0x30a>
    14ac:	53 0c       	add	r5, r3
    14ae:	57 18       	sub	r5, r7
    14b0:	73 2c       	mov	r7, r3
    14b2:	73 14       	cp	r7, r3
    14b4:	60 f4       	brcc	.+24     	; 0x14ce <vfprintf+0x326>
    14b6:	b7 01       	movw	r22, r14
    14b8:	80 e2       	ldi	r24, 0x20	; 32
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	2c 87       	std	Y+12, r18	; 0x0c
    14be:	c0 d1       	rcall	.+896    	; 0x1840 <fputc>
    14c0:	73 94       	inc	r7
    14c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    14c4:	f6 cf       	rjmp	.-20     	; 0x14b2 <vfprintf+0x30a>
    14c6:	73 14       	cp	r7, r3
    14c8:	10 f4       	brcc	.+4      	; 0x14ce <vfprintf+0x326>
    14ca:	37 18       	sub	r3, r7
    14cc:	01 c0       	rjmp	.+2      	; 0x14d0 <vfprintf+0x328>
    14ce:	31 2c       	mov	r3, r1
    14d0:	24 ff       	sbrs	r18, 4
    14d2:	11 c0       	rjmp	.+34     	; 0x14f6 <vfprintf+0x34e>
    14d4:	b7 01       	movw	r22, r14
    14d6:	80 e3       	ldi	r24, 0x30	; 48
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	2c 87       	std	Y+12, r18	; 0x0c
    14dc:	b1 d1       	rcall	.+866    	; 0x1840 <fputc>
    14de:	2c 85       	ldd	r18, Y+12	; 0x0c
    14e0:	22 ff       	sbrs	r18, 2
    14e2:	16 c0       	rjmp	.+44     	; 0x1510 <vfprintf+0x368>
    14e4:	21 ff       	sbrs	r18, 1
    14e6:	03 c0       	rjmp	.+6      	; 0x14ee <vfprintf+0x346>
    14e8:	88 e5       	ldi	r24, 0x58	; 88
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	02 c0       	rjmp	.+4      	; 0x14f2 <vfprintf+0x34a>
    14ee:	88 e7       	ldi	r24, 0x78	; 120
    14f0:	90 e0       	ldi	r25, 0x00	; 0
    14f2:	b7 01       	movw	r22, r14
    14f4:	0c c0       	rjmp	.+24     	; 0x150e <vfprintf+0x366>
    14f6:	82 2f       	mov	r24, r18
    14f8:	86 78       	andi	r24, 0x86	; 134
    14fa:	51 f0       	breq	.+20     	; 0x1510 <vfprintf+0x368>
    14fc:	21 fd       	sbrc	r18, 1
    14fe:	02 c0       	rjmp	.+4      	; 0x1504 <vfprintf+0x35c>
    1500:	80 e2       	ldi	r24, 0x20	; 32
    1502:	01 c0       	rjmp	.+2      	; 0x1506 <vfprintf+0x35e>
    1504:	8b e2       	ldi	r24, 0x2B	; 43
    1506:	27 fd       	sbrc	r18, 7
    1508:	8d e2       	ldi	r24, 0x2D	; 45
    150a:	b7 01       	movw	r22, r14
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	98 d1       	rcall	.+816    	; 0x1840 <fputc>
    1510:	a5 14       	cp	r10, r5
    1512:	30 f4       	brcc	.+12     	; 0x1520 <vfprintf+0x378>
    1514:	b7 01       	movw	r22, r14
    1516:	80 e3       	ldi	r24, 0x30	; 48
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	92 d1       	rcall	.+804    	; 0x1840 <fputc>
    151c:	5a 94       	dec	r5
    151e:	f8 cf       	rjmp	.-16     	; 0x1510 <vfprintf+0x368>
    1520:	aa 94       	dec	r10
    1522:	f4 01       	movw	r30, r8
    1524:	ea 0d       	add	r30, r10
    1526:	f1 1d       	adc	r31, r1
    1528:	80 81       	ld	r24, Z
    152a:	b7 01       	movw	r22, r14
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	88 d1       	rcall	.+784    	; 0x1840 <fputc>
    1530:	a1 10       	cpse	r10, r1
    1532:	f6 cf       	rjmp	.-20     	; 0x1520 <vfprintf+0x378>
    1534:	33 20       	and	r3, r3
    1536:	09 f4       	brne	.+2      	; 0x153a <vfprintf+0x392>
    1538:	5d ce       	rjmp	.-838    	; 0x11f4 <vfprintf+0x4c>
    153a:	b7 01       	movw	r22, r14
    153c:	80 e2       	ldi	r24, 0x20	; 32
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	7f d1       	rcall	.+766    	; 0x1840 <fputc>
    1542:	3a 94       	dec	r3
    1544:	f7 cf       	rjmp	.-18     	; 0x1534 <vfprintf+0x38c>
    1546:	f7 01       	movw	r30, r14
    1548:	86 81       	ldd	r24, Z+6	; 0x06
    154a:	97 81       	ldd	r25, Z+7	; 0x07
    154c:	02 c0       	rjmp	.+4      	; 0x1552 <vfprintf+0x3aa>
    154e:	8f ef       	ldi	r24, 0xFF	; 255
    1550:	9f ef       	ldi	r25, 0xFF	; 255
    1552:	2c 96       	adiw	r28, 0x0c	; 12
    1554:	0f b6       	in	r0, 0x3f	; 63
    1556:	f8 94       	cli
    1558:	de bf       	out	0x3e, r29	; 62
    155a:	0f be       	out	0x3f, r0	; 63
    155c:	cd bf       	out	0x3d, r28	; 61
    155e:	df 91       	pop	r29
    1560:	cf 91       	pop	r28
    1562:	1f 91       	pop	r17
    1564:	0f 91       	pop	r16
    1566:	ff 90       	pop	r15
    1568:	ef 90       	pop	r14
    156a:	df 90       	pop	r13
    156c:	cf 90       	pop	r12
    156e:	bf 90       	pop	r11
    1570:	af 90       	pop	r10
    1572:	9f 90       	pop	r9
    1574:	8f 90       	pop	r8
    1576:	7f 90       	pop	r7
    1578:	6f 90       	pop	r6
    157a:	5f 90       	pop	r5
    157c:	4f 90       	pop	r4
    157e:	3f 90       	pop	r3
    1580:	2f 90       	pop	r2
    1582:	08 95       	ret

00001584 <calloc>:
    1584:	0f 93       	push	r16
    1586:	1f 93       	push	r17
    1588:	cf 93       	push	r28
    158a:	df 93       	push	r29
    158c:	86 9f       	mul	r24, r22
    158e:	80 01       	movw	r16, r0
    1590:	87 9f       	mul	r24, r23
    1592:	10 0d       	add	r17, r0
    1594:	96 9f       	mul	r25, r22
    1596:	10 0d       	add	r17, r0
    1598:	11 24       	eor	r1, r1
    159a:	c8 01       	movw	r24, r16
    159c:	0d d0       	rcall	.+26     	; 0x15b8 <malloc>
    159e:	ec 01       	movw	r28, r24
    15a0:	00 97       	sbiw	r24, 0x00	; 0
    15a2:	21 f0       	breq	.+8      	; 0x15ac <calloc+0x28>
    15a4:	a8 01       	movw	r20, r16
    15a6:	60 e0       	ldi	r22, 0x00	; 0
    15a8:	70 e0       	ldi	r23, 0x00	; 0
    15aa:	38 d1       	rcall	.+624    	; 0x181c <memset>
    15ac:	ce 01       	movw	r24, r28
    15ae:	df 91       	pop	r29
    15b0:	cf 91       	pop	r28
    15b2:	1f 91       	pop	r17
    15b4:	0f 91       	pop	r16
    15b6:	08 95       	ret

000015b8 <malloc>:
    15b8:	cf 93       	push	r28
    15ba:	df 93       	push	r29
    15bc:	82 30       	cpi	r24, 0x02	; 2
    15be:	91 05       	cpc	r25, r1
    15c0:	10 f4       	brcc	.+4      	; 0x15c6 <malloc+0xe>
    15c2:	82 e0       	ldi	r24, 0x02	; 2
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	e0 91 e7 02 	lds	r30, 0x02E7
    15ca:	f0 91 e8 02 	lds	r31, 0x02E8
    15ce:	20 e0       	ldi	r18, 0x00	; 0
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	a0 e0       	ldi	r26, 0x00	; 0
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	30 97       	sbiw	r30, 0x00	; 0
    15d8:	39 f1       	breq	.+78     	; 0x1628 <malloc+0x70>
    15da:	40 81       	ld	r20, Z
    15dc:	51 81       	ldd	r21, Z+1	; 0x01
    15de:	48 17       	cp	r20, r24
    15e0:	59 07       	cpc	r21, r25
    15e2:	b8 f0       	brcs	.+46     	; 0x1612 <malloc+0x5a>
    15e4:	48 17       	cp	r20, r24
    15e6:	59 07       	cpc	r21, r25
    15e8:	71 f4       	brne	.+28     	; 0x1606 <malloc+0x4e>
    15ea:	82 81       	ldd	r24, Z+2	; 0x02
    15ec:	93 81       	ldd	r25, Z+3	; 0x03
    15ee:	10 97       	sbiw	r26, 0x00	; 0
    15f0:	29 f0       	breq	.+10     	; 0x15fc <malloc+0x44>
    15f2:	13 96       	adiw	r26, 0x03	; 3
    15f4:	9c 93       	st	X, r25
    15f6:	8e 93       	st	-X, r24
    15f8:	12 97       	sbiw	r26, 0x02	; 2
    15fa:	2c c0       	rjmp	.+88     	; 0x1654 <malloc+0x9c>
    15fc:	90 93 e8 02 	sts	0x02E8, r25
    1600:	80 93 e7 02 	sts	0x02E7, r24
    1604:	27 c0       	rjmp	.+78     	; 0x1654 <malloc+0x9c>
    1606:	21 15       	cp	r18, r1
    1608:	31 05       	cpc	r19, r1
    160a:	31 f0       	breq	.+12     	; 0x1618 <malloc+0x60>
    160c:	42 17       	cp	r20, r18
    160e:	53 07       	cpc	r21, r19
    1610:	18 f0       	brcs	.+6      	; 0x1618 <malloc+0x60>
    1612:	a9 01       	movw	r20, r18
    1614:	db 01       	movw	r26, r22
    1616:	01 c0       	rjmp	.+2      	; 0x161a <malloc+0x62>
    1618:	ef 01       	movw	r28, r30
    161a:	9a 01       	movw	r18, r20
    161c:	bd 01       	movw	r22, r26
    161e:	df 01       	movw	r26, r30
    1620:	02 80       	ldd	r0, Z+2	; 0x02
    1622:	f3 81       	ldd	r31, Z+3	; 0x03
    1624:	e0 2d       	mov	r30, r0
    1626:	d7 cf       	rjmp	.-82     	; 0x15d6 <malloc+0x1e>
    1628:	21 15       	cp	r18, r1
    162a:	31 05       	cpc	r19, r1
    162c:	f9 f0       	breq	.+62     	; 0x166c <malloc+0xb4>
    162e:	28 1b       	sub	r18, r24
    1630:	39 0b       	sbc	r19, r25
    1632:	24 30       	cpi	r18, 0x04	; 4
    1634:	31 05       	cpc	r19, r1
    1636:	80 f4       	brcc	.+32     	; 0x1658 <malloc+0xa0>
    1638:	8a 81       	ldd	r24, Y+2	; 0x02
    163a:	9b 81       	ldd	r25, Y+3	; 0x03
    163c:	61 15       	cp	r22, r1
    163e:	71 05       	cpc	r23, r1
    1640:	21 f0       	breq	.+8      	; 0x164a <malloc+0x92>
    1642:	fb 01       	movw	r30, r22
    1644:	93 83       	std	Z+3, r25	; 0x03
    1646:	82 83       	std	Z+2, r24	; 0x02
    1648:	04 c0       	rjmp	.+8      	; 0x1652 <malloc+0x9a>
    164a:	90 93 e8 02 	sts	0x02E8, r25
    164e:	80 93 e7 02 	sts	0x02E7, r24
    1652:	fe 01       	movw	r30, r28
    1654:	32 96       	adiw	r30, 0x02	; 2
    1656:	44 c0       	rjmp	.+136    	; 0x16e0 <malloc+0x128>
    1658:	fe 01       	movw	r30, r28
    165a:	e2 0f       	add	r30, r18
    165c:	f3 1f       	adc	r31, r19
    165e:	81 93       	st	Z+, r24
    1660:	91 93       	st	Z+, r25
    1662:	22 50       	subi	r18, 0x02	; 2
    1664:	31 09       	sbc	r19, r1
    1666:	39 83       	std	Y+1, r19	; 0x01
    1668:	28 83       	st	Y, r18
    166a:	3a c0       	rjmp	.+116    	; 0x16e0 <malloc+0x128>
    166c:	20 91 e5 02 	lds	r18, 0x02E5
    1670:	30 91 e6 02 	lds	r19, 0x02E6
    1674:	23 2b       	or	r18, r19
    1676:	41 f4       	brne	.+16     	; 0x1688 <malloc+0xd0>
    1678:	20 91 02 02 	lds	r18, 0x0202
    167c:	30 91 03 02 	lds	r19, 0x0203
    1680:	30 93 e6 02 	sts	0x02E6, r19
    1684:	20 93 e5 02 	sts	0x02E5, r18
    1688:	20 91 00 02 	lds	r18, 0x0200
    168c:	30 91 01 02 	lds	r19, 0x0201
    1690:	21 15       	cp	r18, r1
    1692:	31 05       	cpc	r19, r1
    1694:	41 f4       	brne	.+16     	; 0x16a6 <malloc+0xee>
    1696:	2d b7       	in	r18, 0x3d	; 61
    1698:	3e b7       	in	r19, 0x3e	; 62
    169a:	40 91 04 02 	lds	r20, 0x0204
    169e:	50 91 05 02 	lds	r21, 0x0205
    16a2:	24 1b       	sub	r18, r20
    16a4:	35 0b       	sbc	r19, r21
    16a6:	e0 91 e5 02 	lds	r30, 0x02E5
    16aa:	f0 91 e6 02 	lds	r31, 0x02E6
    16ae:	e2 17       	cp	r30, r18
    16b0:	f3 07       	cpc	r31, r19
    16b2:	a0 f4       	brcc	.+40     	; 0x16dc <malloc+0x124>
    16b4:	2e 1b       	sub	r18, r30
    16b6:	3f 0b       	sbc	r19, r31
    16b8:	28 17       	cp	r18, r24
    16ba:	39 07       	cpc	r19, r25
    16bc:	78 f0       	brcs	.+30     	; 0x16dc <malloc+0x124>
    16be:	ac 01       	movw	r20, r24
    16c0:	4e 5f       	subi	r20, 0xFE	; 254
    16c2:	5f 4f       	sbci	r21, 0xFF	; 255
    16c4:	24 17       	cp	r18, r20
    16c6:	35 07       	cpc	r19, r21
    16c8:	48 f0       	brcs	.+18     	; 0x16dc <malloc+0x124>
    16ca:	4e 0f       	add	r20, r30
    16cc:	5f 1f       	adc	r21, r31
    16ce:	50 93 e6 02 	sts	0x02E6, r21
    16d2:	40 93 e5 02 	sts	0x02E5, r20
    16d6:	81 93       	st	Z+, r24
    16d8:	91 93       	st	Z+, r25
    16da:	02 c0       	rjmp	.+4      	; 0x16e0 <malloc+0x128>
    16dc:	e0 e0       	ldi	r30, 0x00	; 0
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	cf 01       	movw	r24, r30
    16e2:	df 91       	pop	r29
    16e4:	cf 91       	pop	r28
    16e6:	08 95       	ret

000016e8 <free>:
    16e8:	cf 93       	push	r28
    16ea:	df 93       	push	r29
    16ec:	00 97       	sbiw	r24, 0x00	; 0
    16ee:	09 f4       	brne	.+2      	; 0x16f2 <free+0xa>
    16f0:	87 c0       	rjmp	.+270    	; 0x1800 <free+0x118>
    16f2:	fc 01       	movw	r30, r24
    16f4:	32 97       	sbiw	r30, 0x02	; 2
    16f6:	13 82       	std	Z+3, r1	; 0x03
    16f8:	12 82       	std	Z+2, r1	; 0x02
    16fa:	c0 91 e7 02 	lds	r28, 0x02E7
    16fe:	d0 91 e8 02 	lds	r29, 0x02E8
    1702:	20 97       	sbiw	r28, 0x00	; 0
    1704:	81 f4       	brne	.+32     	; 0x1726 <free+0x3e>
    1706:	20 81       	ld	r18, Z
    1708:	31 81       	ldd	r19, Z+1	; 0x01
    170a:	28 0f       	add	r18, r24
    170c:	39 1f       	adc	r19, r25
    170e:	80 91 e5 02 	lds	r24, 0x02E5
    1712:	90 91 e6 02 	lds	r25, 0x02E6
    1716:	82 17       	cp	r24, r18
    1718:	93 07       	cpc	r25, r19
    171a:	79 f5       	brne	.+94     	; 0x177a <free+0x92>
    171c:	f0 93 e6 02 	sts	0x02E6, r31
    1720:	e0 93 e5 02 	sts	0x02E5, r30
    1724:	6d c0       	rjmp	.+218    	; 0x1800 <free+0x118>
    1726:	de 01       	movw	r26, r28
    1728:	20 e0       	ldi	r18, 0x00	; 0
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	ae 17       	cp	r26, r30
    172e:	bf 07       	cpc	r27, r31
    1730:	50 f4       	brcc	.+20     	; 0x1746 <free+0x5e>
    1732:	12 96       	adiw	r26, 0x02	; 2
    1734:	4d 91       	ld	r20, X+
    1736:	5c 91       	ld	r21, X
    1738:	13 97       	sbiw	r26, 0x03	; 3
    173a:	9d 01       	movw	r18, r26
    173c:	41 15       	cp	r20, r1
    173e:	51 05       	cpc	r21, r1
    1740:	09 f1       	breq	.+66     	; 0x1784 <free+0x9c>
    1742:	da 01       	movw	r26, r20
    1744:	f3 cf       	rjmp	.-26     	; 0x172c <free+0x44>
    1746:	b3 83       	std	Z+3, r27	; 0x03
    1748:	a2 83       	std	Z+2, r26	; 0x02
    174a:	40 81       	ld	r20, Z
    174c:	51 81       	ldd	r21, Z+1	; 0x01
    174e:	84 0f       	add	r24, r20
    1750:	95 1f       	adc	r25, r21
    1752:	8a 17       	cp	r24, r26
    1754:	9b 07       	cpc	r25, r27
    1756:	71 f4       	brne	.+28     	; 0x1774 <free+0x8c>
    1758:	8d 91       	ld	r24, X+
    175a:	9c 91       	ld	r25, X
    175c:	11 97       	sbiw	r26, 0x01	; 1
    175e:	84 0f       	add	r24, r20
    1760:	95 1f       	adc	r25, r21
    1762:	02 96       	adiw	r24, 0x02	; 2
    1764:	91 83       	std	Z+1, r25	; 0x01
    1766:	80 83       	st	Z, r24
    1768:	12 96       	adiw	r26, 0x02	; 2
    176a:	8d 91       	ld	r24, X+
    176c:	9c 91       	ld	r25, X
    176e:	13 97       	sbiw	r26, 0x03	; 3
    1770:	93 83       	std	Z+3, r25	; 0x03
    1772:	82 83       	std	Z+2, r24	; 0x02
    1774:	21 15       	cp	r18, r1
    1776:	31 05       	cpc	r19, r1
    1778:	29 f4       	brne	.+10     	; 0x1784 <free+0x9c>
    177a:	f0 93 e8 02 	sts	0x02E8, r31
    177e:	e0 93 e7 02 	sts	0x02E7, r30
    1782:	3e c0       	rjmp	.+124    	; 0x1800 <free+0x118>
    1784:	d9 01       	movw	r26, r18
    1786:	13 96       	adiw	r26, 0x03	; 3
    1788:	fc 93       	st	X, r31
    178a:	ee 93       	st	-X, r30
    178c:	12 97       	sbiw	r26, 0x02	; 2
    178e:	4d 91       	ld	r20, X+
    1790:	5d 91       	ld	r21, X+
    1792:	a4 0f       	add	r26, r20
    1794:	b5 1f       	adc	r27, r21
    1796:	ea 17       	cp	r30, r26
    1798:	fb 07       	cpc	r31, r27
    179a:	79 f4       	brne	.+30     	; 0x17ba <free+0xd2>
    179c:	80 81       	ld	r24, Z
    179e:	91 81       	ldd	r25, Z+1	; 0x01
    17a0:	84 0f       	add	r24, r20
    17a2:	95 1f       	adc	r25, r21
    17a4:	02 96       	adiw	r24, 0x02	; 2
    17a6:	d9 01       	movw	r26, r18
    17a8:	11 96       	adiw	r26, 0x01	; 1
    17aa:	9c 93       	st	X, r25
    17ac:	8e 93       	st	-X, r24
    17ae:	82 81       	ldd	r24, Z+2	; 0x02
    17b0:	93 81       	ldd	r25, Z+3	; 0x03
    17b2:	13 96       	adiw	r26, 0x03	; 3
    17b4:	9c 93       	st	X, r25
    17b6:	8e 93       	st	-X, r24
    17b8:	12 97       	sbiw	r26, 0x02	; 2
    17ba:	e0 e0       	ldi	r30, 0x00	; 0
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	8a 81       	ldd	r24, Y+2	; 0x02
    17c0:	9b 81       	ldd	r25, Y+3	; 0x03
    17c2:	00 97       	sbiw	r24, 0x00	; 0
    17c4:	19 f0       	breq	.+6      	; 0x17cc <free+0xe4>
    17c6:	fe 01       	movw	r30, r28
    17c8:	ec 01       	movw	r28, r24
    17ca:	f9 cf       	rjmp	.-14     	; 0x17be <free+0xd6>
    17cc:	ce 01       	movw	r24, r28
    17ce:	02 96       	adiw	r24, 0x02	; 2
    17d0:	28 81       	ld	r18, Y
    17d2:	39 81       	ldd	r19, Y+1	; 0x01
    17d4:	82 0f       	add	r24, r18
    17d6:	93 1f       	adc	r25, r19
    17d8:	20 91 e5 02 	lds	r18, 0x02E5
    17dc:	30 91 e6 02 	lds	r19, 0x02E6
    17e0:	28 17       	cp	r18, r24
    17e2:	39 07       	cpc	r19, r25
    17e4:	69 f4       	brne	.+26     	; 0x1800 <free+0x118>
    17e6:	30 97       	sbiw	r30, 0x00	; 0
    17e8:	29 f4       	brne	.+10     	; 0x17f4 <free+0x10c>
    17ea:	10 92 e8 02 	sts	0x02E8, r1
    17ee:	10 92 e7 02 	sts	0x02E7, r1
    17f2:	02 c0       	rjmp	.+4      	; 0x17f8 <free+0x110>
    17f4:	13 82       	std	Z+3, r1	; 0x03
    17f6:	12 82       	std	Z+2, r1	; 0x02
    17f8:	d0 93 e6 02 	sts	0x02E6, r29
    17fc:	c0 93 e5 02 	sts	0x02E5, r28
    1800:	df 91       	pop	r29
    1802:	cf 91       	pop	r28
    1804:	08 95       	ret

00001806 <strnlen_P>:
    1806:	fc 01       	movw	r30, r24
    1808:	05 90       	lpm	r0, Z+
    180a:	61 50       	subi	r22, 0x01	; 1
    180c:	70 40       	sbci	r23, 0x00	; 0
    180e:	01 10       	cpse	r0, r1
    1810:	d8 f7       	brcc	.-10     	; 0x1808 <strnlen_P+0x2>
    1812:	80 95       	com	r24
    1814:	90 95       	com	r25
    1816:	8e 0f       	add	r24, r30
    1818:	9f 1f       	adc	r25, r31
    181a:	08 95       	ret

0000181c <memset>:
    181c:	dc 01       	movw	r26, r24
    181e:	01 c0       	rjmp	.+2      	; 0x1822 <memset+0x6>
    1820:	6d 93       	st	X+, r22
    1822:	41 50       	subi	r20, 0x01	; 1
    1824:	50 40       	sbci	r21, 0x00	; 0
    1826:	e0 f7       	brcc	.-8      	; 0x1820 <memset+0x4>
    1828:	08 95       	ret

0000182a <strnlen>:
    182a:	fc 01       	movw	r30, r24
    182c:	61 50       	subi	r22, 0x01	; 1
    182e:	70 40       	sbci	r23, 0x00	; 0
    1830:	01 90       	ld	r0, Z+
    1832:	01 10       	cpse	r0, r1
    1834:	d8 f7       	brcc	.-10     	; 0x182c <strnlen+0x2>
    1836:	80 95       	com	r24
    1838:	90 95       	com	r25
    183a:	8e 0f       	add	r24, r30
    183c:	9f 1f       	adc	r25, r31
    183e:	08 95       	ret

00001840 <fputc>:
    1840:	0f 93       	push	r16
    1842:	1f 93       	push	r17
    1844:	cf 93       	push	r28
    1846:	df 93       	push	r29
    1848:	18 2f       	mov	r17, r24
    184a:	09 2f       	mov	r16, r25
    184c:	eb 01       	movw	r28, r22
    184e:	8b 81       	ldd	r24, Y+3	; 0x03
    1850:	81 fd       	sbrc	r24, 1
    1852:	03 c0       	rjmp	.+6      	; 0x185a <fputc+0x1a>
    1854:	8f ef       	ldi	r24, 0xFF	; 255
    1856:	9f ef       	ldi	r25, 0xFF	; 255
    1858:	20 c0       	rjmp	.+64     	; 0x189a <fputc+0x5a>
    185a:	82 ff       	sbrs	r24, 2
    185c:	10 c0       	rjmp	.+32     	; 0x187e <fputc+0x3e>
    185e:	4e 81       	ldd	r20, Y+6	; 0x06
    1860:	5f 81       	ldd	r21, Y+7	; 0x07
    1862:	2c 81       	ldd	r18, Y+4	; 0x04
    1864:	3d 81       	ldd	r19, Y+5	; 0x05
    1866:	42 17       	cp	r20, r18
    1868:	53 07       	cpc	r21, r19
    186a:	7c f4       	brge	.+30     	; 0x188a <fputc+0x4a>
    186c:	e8 81       	ld	r30, Y
    186e:	f9 81       	ldd	r31, Y+1	; 0x01
    1870:	9f 01       	movw	r18, r30
    1872:	2f 5f       	subi	r18, 0xFF	; 255
    1874:	3f 4f       	sbci	r19, 0xFF	; 255
    1876:	39 83       	std	Y+1, r19	; 0x01
    1878:	28 83       	st	Y, r18
    187a:	10 83       	st	Z, r17
    187c:	06 c0       	rjmp	.+12     	; 0x188a <fputc+0x4a>
    187e:	e8 85       	ldd	r30, Y+8	; 0x08
    1880:	f9 85       	ldd	r31, Y+9	; 0x09
    1882:	81 2f       	mov	r24, r17
    1884:	19 95       	eicall
    1886:	89 2b       	or	r24, r25
    1888:	29 f7       	brne	.-54     	; 0x1854 <fputc+0x14>
    188a:	2e 81       	ldd	r18, Y+6	; 0x06
    188c:	3f 81       	ldd	r19, Y+7	; 0x07
    188e:	2f 5f       	subi	r18, 0xFF	; 255
    1890:	3f 4f       	sbci	r19, 0xFF	; 255
    1892:	3f 83       	std	Y+7, r19	; 0x07
    1894:	2e 83       	std	Y+6, r18	; 0x06
    1896:	81 2f       	mov	r24, r17
    1898:	90 2f       	mov	r25, r16
    189a:	df 91       	pop	r29
    189c:	cf 91       	pop	r28
    189e:	1f 91       	pop	r17
    18a0:	0f 91       	pop	r16
    18a2:	08 95       	ret

000018a4 <__ultoa_invert>:
    18a4:	fa 01       	movw	r30, r20
    18a6:	aa 27       	eor	r26, r26
    18a8:	28 30       	cpi	r18, 0x08	; 8
    18aa:	51 f1       	breq	.+84     	; 0x1900 <__ultoa_invert+0x5c>
    18ac:	20 31       	cpi	r18, 0x10	; 16
    18ae:	81 f1       	breq	.+96     	; 0x1910 <__ultoa_invert+0x6c>
    18b0:	e8 94       	clt
    18b2:	6f 93       	push	r22
    18b4:	6e 7f       	andi	r22, 0xFE	; 254
    18b6:	6e 5f       	subi	r22, 0xFE	; 254
    18b8:	7f 4f       	sbci	r23, 0xFF	; 255
    18ba:	8f 4f       	sbci	r24, 0xFF	; 255
    18bc:	9f 4f       	sbci	r25, 0xFF	; 255
    18be:	af 4f       	sbci	r26, 0xFF	; 255
    18c0:	b1 e0       	ldi	r27, 0x01	; 1
    18c2:	3e d0       	rcall	.+124    	; 0x1940 <__ultoa_invert+0x9c>
    18c4:	b4 e0       	ldi	r27, 0x04	; 4
    18c6:	3c d0       	rcall	.+120    	; 0x1940 <__ultoa_invert+0x9c>
    18c8:	67 0f       	add	r22, r23
    18ca:	78 1f       	adc	r23, r24
    18cc:	89 1f       	adc	r24, r25
    18ce:	9a 1f       	adc	r25, r26
    18d0:	a1 1d       	adc	r26, r1
    18d2:	68 0f       	add	r22, r24
    18d4:	79 1f       	adc	r23, r25
    18d6:	8a 1f       	adc	r24, r26
    18d8:	91 1d       	adc	r25, r1
    18da:	a1 1d       	adc	r26, r1
    18dc:	6a 0f       	add	r22, r26
    18de:	71 1d       	adc	r23, r1
    18e0:	81 1d       	adc	r24, r1
    18e2:	91 1d       	adc	r25, r1
    18e4:	a1 1d       	adc	r26, r1
    18e6:	20 d0       	rcall	.+64     	; 0x1928 <__ultoa_invert+0x84>
    18e8:	09 f4       	brne	.+2      	; 0x18ec <__ultoa_invert+0x48>
    18ea:	68 94       	set
    18ec:	3f 91       	pop	r19
    18ee:	2a e0       	ldi	r18, 0x0A	; 10
    18f0:	26 9f       	mul	r18, r22
    18f2:	11 24       	eor	r1, r1
    18f4:	30 19       	sub	r19, r0
    18f6:	30 5d       	subi	r19, 0xD0	; 208
    18f8:	31 93       	st	Z+, r19
    18fa:	de f6       	brtc	.-74     	; 0x18b2 <__ultoa_invert+0xe>
    18fc:	cf 01       	movw	r24, r30
    18fe:	08 95       	ret
    1900:	46 2f       	mov	r20, r22
    1902:	47 70       	andi	r20, 0x07	; 7
    1904:	40 5d       	subi	r20, 0xD0	; 208
    1906:	41 93       	st	Z+, r20
    1908:	b3 e0       	ldi	r27, 0x03	; 3
    190a:	0f d0       	rcall	.+30     	; 0x192a <__ultoa_invert+0x86>
    190c:	c9 f7       	brne	.-14     	; 0x1900 <__ultoa_invert+0x5c>
    190e:	f6 cf       	rjmp	.-20     	; 0x18fc <__ultoa_invert+0x58>
    1910:	46 2f       	mov	r20, r22
    1912:	4f 70       	andi	r20, 0x0F	; 15
    1914:	40 5d       	subi	r20, 0xD0	; 208
    1916:	4a 33       	cpi	r20, 0x3A	; 58
    1918:	18 f0       	brcs	.+6      	; 0x1920 <__ultoa_invert+0x7c>
    191a:	49 5d       	subi	r20, 0xD9	; 217
    191c:	31 fd       	sbrc	r19, 1
    191e:	40 52       	subi	r20, 0x20	; 32
    1920:	41 93       	st	Z+, r20
    1922:	02 d0       	rcall	.+4      	; 0x1928 <__ultoa_invert+0x84>
    1924:	a9 f7       	brne	.-22     	; 0x1910 <__ultoa_invert+0x6c>
    1926:	ea cf       	rjmp	.-44     	; 0x18fc <__ultoa_invert+0x58>
    1928:	b4 e0       	ldi	r27, 0x04	; 4
    192a:	a6 95       	lsr	r26
    192c:	97 95       	ror	r25
    192e:	87 95       	ror	r24
    1930:	77 95       	ror	r23
    1932:	67 95       	ror	r22
    1934:	ba 95       	dec	r27
    1936:	c9 f7       	brne	.-14     	; 0x192a <__ultoa_invert+0x86>
    1938:	00 97       	sbiw	r24, 0x00	; 0
    193a:	61 05       	cpc	r22, r1
    193c:	71 05       	cpc	r23, r1
    193e:	08 95       	ret
    1940:	9b 01       	movw	r18, r22
    1942:	ac 01       	movw	r20, r24
    1944:	0a 2e       	mov	r0, r26
    1946:	06 94       	lsr	r0
    1948:	57 95       	ror	r21
    194a:	47 95       	ror	r20
    194c:	37 95       	ror	r19
    194e:	27 95       	ror	r18
    1950:	ba 95       	dec	r27
    1952:	c9 f7       	brne	.-14     	; 0x1946 <__ultoa_invert+0xa2>
    1954:	62 0f       	add	r22, r18
    1956:	73 1f       	adc	r23, r19
    1958:	84 1f       	adc	r24, r20
    195a:	95 1f       	adc	r25, r21
    195c:	a0 1d       	adc	r26, r0
    195e:	08 95       	ret

00001960 <_exit>:
    1960:	f8 94       	cli

00001962 <__stop_program>:
    1962:	ff cf       	rjmp	.-2      	; 0x1962 <__stop_program>
