$date
	Thu Oct 24 04:42:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module light_controller_tb $end
$var wire 1 ! light $end
$var reg 1 " button $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " button $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 2 % current_state [1:0] $end
$var reg 1 ! light $end
$var reg 2 & next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#5
1#
#10
0#
0$
#15
1#
#20
b1 &
0#
1"
#25
b0 &
1!
b1 %
1#
#30
b1 &
0#
0"
#35
1#
#40
b0 &
0#
1"
#45
b1 &
0!
b0 %
1#
#50
b0 &
0#
0"
#55
1#
#60
0#
1$
#65
1#
#70
0#
0$
#75
1#
#80
0#
