Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/test_isim_beh.exe -prj G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/add3.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/TM1638.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/hex_bcd.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/counter.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/clock.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" into library work
Analyzing Verilog file "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" Line 33: Port hundreds is not connected to this instance
WARNING:HDLCompiler:1016 - "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" Line 34: Port hundreds is not connected to this instance
WARNING:HDLCompiler:1016 - "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" Line 36: Port led is not connected to this instance
WARNING:HDLCompiler:189 - "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" Line 33: Size mismatch in connection of port <hex>. Formal port size is 8-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/PhanMinhNhat.v" Line 34: Size mismatch in connection of port <hex>. Formal port size is 8-bit while actual signal size is 6-bit.
Completed static elaboration
Compiling module Clock_Div
Compiling module COUNTER
Compiling module add3
Compiling module HEX_BCD
Compiling module TM1638
Compiling module PhanMinhNhat
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable G:/HK7/IClab/W5/lab/PhanMinhNhat_20119147/test_isim_beh.exe
Fuse Memory Usage: 29744 KB
Fuse CPU Usage: 296 ms
