#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 31 22:05:05 2019
# Process ID: 23828
# Current directory: D:/Alex/Documents/RISC-V-Processor/terminal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21632 D:\Alex\Documents\RISC-V-Processor\terminal\terminal.xpr
# Log file: D:/Alex/Documents/RISC-V-Processor/terminal/vivado.log
# Journal file: D:/Alex/Documents/RISC-V-Processor/terminal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Alex/Documents/RISC-V-Processor/terminal/terminal.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jonco/Desktop/Capstone/repo/RISC-V-Processor/terminal' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.ip_user_files', nor could it be found using path 'C:/Users/jonco/Desktop/Capstone/repo/RISC-V-Processor/terminal/terminal.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2018.3/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 662.367 ; gain = 59.254
add_files -norecurse {D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd}
add_files -norecurse D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd
WARNING: [filemgmt 56-12] File 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-2
Top: terminal_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 791.723 ; gain = 73.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:116]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:121]
INFO: [Synth 8-638] synthesizing module 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
WARNING: [Synth 8-3848] Net VS in module/entity terminal_top does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:42]
WARNING: [Synth 8-3848] Net strip in module/entity terminal_top does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:108]
WARNING: [Synth 8-3848] Net ascii in module/entity terminal_top does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (7#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
WARNING: [Synth 8-3331] design terminal_top has unconnected port VS
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[8]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[7]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[6]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[5]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[4]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[3]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[2]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[1]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 854.738 ; gain = 136.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[7] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[6] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[5] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[4] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[3] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[2] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[1] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[0] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:154]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[7] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[6] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[5] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[4] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[3] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[2] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[1] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[0] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:159]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 854.738 ; gain = 136.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 854.738 ; gain = 136.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1171.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:01:19 . Memory (MB): peak = 1178.059 ; gain = 460.215
24 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1178.059 ; gain = 460.215
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2
Starting synth_design
Using part: xc7z010clg400-2
Top: terminal_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1184.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
WARNING: [Synth 8-3848] Net strip in module/entity terminal_top does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:108]
WARNING: [Synth 8-3848] Net ascii in module/entity terminal_top does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (7#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[8]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[7]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[6]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[5]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[4]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[3]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[2]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[1]
WARNING: [Synth 8-3331] design terminal_top has unconnected port ascii_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1207.059 ; gain = 22.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[7] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[6] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[5] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[4] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[3] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[2] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[1] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin PixelSelect:strip[0] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[7] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[6] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[5] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[4] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[3] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[2] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[1] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
WARNING: [Synth 8-3295] tying undriven pin Font_Addr_Gen:Ascii_Val[0] to constant 0 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1207.059 ; gain = 22.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1207.059 ; gain = 22.504
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1342.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1342.188 ; gain = 157.633
23 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1342.188 ; gain = 157.633
synth_design -rtl -name rtl_3
Command: synth_design -rtl -name rtl_3
Starting synth_design
Using part: xc7z010clg400-2
Top: terminal_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
ERROR: [Synth 8-549] port width mismatch for port 'Ascii_Val': port width = 8, actual width = 9 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:164]
ERROR: [Synth 8-285] failed synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1452.695 ; gain = 30.203
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_3
Command: synth_design -rtl -name rtl_3
Starting synth_design
Using part: xc7z010clg400-2
Top: terminal_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
ERROR: [Synth 8-549] port width mismatch for port 'Ascii_Val': port width = 8, actual width = 9 [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:164]
ERROR: [Synth 8-285] failed synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1459.270 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_3
Command: synth_design -rtl -name rtl_3
Starting synth_design
Using part: xc7z010clg400-2
Top: terminal_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'terminal_top' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
INFO: [Synth 8-3491] module 'clock_div' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'div' of component 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/clock_div.vhd:40]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fontROM' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:27' bound to instance 'font' of component 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'fontROM' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
	Parameter addrWidth bound to: 11 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fontROM' (2#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Capstone/fontROM.vhd:41]
WARNING: [Synth 8-5640] Port 'addr' is missing in component declaration [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:46]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:5' bound to instance 'vgacontrol' of component 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
WARNING: [Synth 8-3848] Net addr in module/entity vga_ctrl does not have driver. [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/imports/Desktop/Embedded/Lab 4/lab-4-submission-JonColella/Lab 4.srcs/sources_1/new/vga_ctrl.vhd:13]
INFO: [Synth 8-3491] module 'pixel_pusher' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:36' bound to instance 'PixelOut' of component 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher' (4#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Pixel_Pusher.vhd:47]
INFO: [Synth 8-3491] module 'pixel_selector' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:5' bound to instance 'PixelSelect' of component 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'pixel_selector' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:16]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
WARNING: [Synth 8-614] signal 'strip' is read in the process but is not in the sensitivity list [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pixel_selector' (5#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/pixel_selector.vhd:13]
INFO: [Synth 8-3491] module 'Font_Rom_Addr_Gen' declared at 'D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:34' bound to instance 'Font_Addr_Gen' of component 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Font_Rom_Addr_Gen' [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Font_Rom_Addr_Gen' (6#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/Font_Rom_Addr_Gen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'terminal_top' (7#1) [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/sources_1/new/terminal_top.vhd:45]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[9]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[8]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[7]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[6]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[5]
WARNING: [Synth 8-3331] design Font_Rom_Addr_Gen has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[9]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[8]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[7]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[6]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[5]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[4]
WARNING: [Synth 8-3331] design pixel_selector has unconnected port hcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[9]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[8]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[7]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[6]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[5]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[4]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[3]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[2]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[1]
WARNING: [Synth 8-3331] design pixel_pusher has unconnected port vcount[0]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[31]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[30]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[29]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[28]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[27]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[26]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[25]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[24]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[23]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[22]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[21]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[20]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[19]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[18]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[17]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[16]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[15]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[14]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[13]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[12]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[11]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[10]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[9]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[8]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[7]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[6]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[5]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[4]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[3]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[2]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[1]
WARNING: [Synth 8-3331] design vga_ctrl has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1474.918 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1474.918 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1474.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Finished Parsing XDC File [D:/Alex/Documents/RISC-V-Processor/terminal/terminal.srcs/constrs_1/imports/2/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1594.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1594.672 ; gain = 119.754
23 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1594.672 ; gain = 119.754
