

================================================================
== Vitis HLS Report for 'positDiv'
================================================================
* Date:           Wed Mar  5 22:25:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu3teg-sfvc784-1Q-q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       29|  10.000 ns|  0.290 us|    2|   30|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 30 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln671 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [posit_lib.cpp:671]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %y"   --->   Operation 37 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 38 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_sign = trunc i64 %x_read"   --->   Operation 39 'trunc' 'x_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_isZero = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %x_read, i64 8"   --->   Operation 40 'bitselect' 'x_isZero' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_exponent = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %x_read, i64 32"   --->   Operation 41 'bitselect' 'x_exponent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%y_sign = trunc i64 %y_read"   --->   Operation 42 'trunc' 'y_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%y_isZero = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %y_read, i64 8"   --->   Operation 43 'bitselect' 'y_isZero' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%y_exponent = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %y_read, i64 32"   --->   Operation 44 'bitselect' 'y_exponent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%y_mantissa = partselect i13 @_ssdm_op_PartSelect.i13.i64.i64, i64 %y_read, i64 48"   --->   Operation 45 'partselect' 'y_mantissa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln679 = zext i13 %y_mantissa" [posit_lib.cpp:679]   --->   Operation 46 'zext' 'zext_ln679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.33ns)   --->   "%sign = xor i1 %x_sign, i1 %y_sign" [posit_lib.cpp:689]   --->   Operation 47 'xor' 'sign' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.33ns)   --->   "%isZero = or i1 %x_isZero, i1 %y_isZero" [posit_lib.cpp:691]   --->   Operation 48 'or' 'isZero' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %x_read, i32 24, i32 28" [posit_lib.cpp:693]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sf_x = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_s, i1 %x_exponent" [posit_lib.cpp:693]   --->   Operation 50 'bitconcatenate' 'sf_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln693 = sext i6 %sf_x" [posit_lib.cpp:693]   --->   Operation 51 'sext' 'sext_ln693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %y_read, i32 24, i32 28" [posit_lib.cpp:694]   --->   Operation 52 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sf_y = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_1, i1 %y_exponent" [posit_lib.cpp:694]   --->   Operation 53 'bitconcatenate' 'sf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln694 = sext i6 %sf_y" [posit_lib.cpp:694]   --->   Operation 54 'sext' 'sext_ln694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.88ns)   --->   "%sf_r = sub i7 %sext_ln693, i7 %sext_ln694" [posit_lib.cpp:695]   --->   Operation 55 'sub' 'sf_r' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r, i32 5" [posit_lib.cpp:697]   --->   Operation 56 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.62ns)   --->   "%icmp_ln697 = icmp_eq  i2 %tmp, i2 2" [posit_lib.cpp:697]   --->   Operation 57 'icmp' 'icmp_ln697' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.48ns)   --->   "%br_ln697 = br i1 %icmp_ln697, void %if.else, void %if.end41_ifconv" [posit_lib.cpp:697]   --->   Operation 58 'br' 'br_ln697' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %x_read, i32 48, i32 60" [posit_lib.cpp:704]   --->   Operation 59 'partselect' 'tmp_3' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i13.i12, i13 %tmp_3, i12 0" [posit_lib.cpp:704]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_1 : Operation 61 [29/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 61 'udiv' 'mant' <Predicate = (!icmp_ln697)> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 62 [28/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 62 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.62>
ST_3 : Operation 63 [27/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 63 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.62>
ST_4 : Operation 64 [26/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 64 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.62>
ST_5 : Operation 65 [25/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 65 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.62>
ST_6 : Operation 66 [24/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 66 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.62>
ST_7 : Operation 67 [23/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 67 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.62>
ST_8 : Operation 68 [22/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 68 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.62>
ST_9 : Operation 69 [21/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 69 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.62>
ST_10 : Operation 70 [20/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 70 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.62>
ST_11 : Operation 71 [19/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 71 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.62>
ST_12 : Operation 72 [18/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 72 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.62>
ST_13 : Operation 73 [17/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 73 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.62>
ST_14 : Operation 74 [16/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 74 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.62>
ST_15 : Operation 75 [15/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 75 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.62>
ST_16 : Operation 76 [14/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 76 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.62>
ST_17 : Operation 77 [13/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 77 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.62>
ST_18 : Operation 78 [12/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 78 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.62>
ST_19 : Operation 79 [11/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 79 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.62>
ST_20 : Operation 80 [10/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 80 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.62>
ST_21 : Operation 81 [9/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 81 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.62>
ST_22 : Operation 82 [8/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 82 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.62>
ST_23 : Operation 83 [7/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 83 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 84 [6/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 84 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.62>
ST_25 : Operation 85 [5/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 85 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.62>
ST_26 : Operation 86 [4/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 86 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.62>
ST_27 : Operation 87 [3/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 87 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.62>
ST_28 : Operation 88 [2/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 88 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.11>
ST_29 : Operation 89 [1/29] (1.62ns)   --->   "%mant = udiv i25 %shl_ln, i25 %zext_ln679" [posit_lib.cpp:704]   --->   Operation 89 'udiv' 'mant' <Predicate = true> <Delay = 1.62> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 28> <II = 25> <Delay = 1.62> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mant, i32 12" [posit_lib.cpp:709]   --->   Operation 90 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln710 = trunc i25 %mant" [posit_lib.cpp:710]   --->   Operation 91 'trunc' 'trunc_ln710' <Predicate = (!isZero)> <Delay = 0.00>
ST_29 : Operation 92 [1/1] (0.89ns)   --->   "%sf_r_2 = add i7 %sf_r, i7 127" [posit_lib.cpp:712]   --->   Operation 92 'add' 'sf_r_2' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 93 [1/1] (0.42ns)   --->   "%sf_r_3 = select i1 %tmp_6, i7 %sf_r, i7 %sf_r_2" [posit_lib.cpp:709]   --->   Operation 93 'select' 'sf_r_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln709 = trunc i25 %mant" [posit_lib.cpp:709]   --->   Operation 94 'trunc' 'trunc_ln709' <Predicate = (!isZero)> <Delay = 0.00>
ST_29 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %trunc_ln709, i1 0" [posit_lib.cpp:709]   --->   Operation 95 'bitconcatenate' 'shl_ln1' <Predicate = (!isZero)> <Delay = 0.00>
ST_29 : Operation 96 [1/1] (0.48ns)   --->   "%mantissa = select i1 %tmp_6, i13 %trunc_ln710, i13 %shl_ln1" [posit_lib.cpp:709]   --->   Operation 96 'select' 'mantissa' <Predicate = (!isZero)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 97 [1/1] (0.00ns)   --->   "%regime = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sf_r_3, i32 1, i32 5" [posit_lib.cpp:726]   --->   Operation 97 'partselect' 'regime' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 98 [1/1] (0.48ns)   --->   "%br_ln0 = br void %if.end41_ifconv"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 30 <SV = 29> <Delay = 5.12>
ST_30 : Operation 99 [1/1] (0.00ns)   --->   "%sf_r_1 = phi i7 %sf_r_3, void %if.else, i7 %sf_r, void %entry"   --->   Operation 99 'phi' 'sf_r_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node regime_2)   --->   "%regime_1 = phi i5 %regime, void %if.else, i5 18, void %entry"   --->   Operation 100 'phi' 'regime_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node mantissa_2)   --->   "%mantissa_1 = phi i13 %mantissa, void %if.else, i13 0, void %entry"   --->   Operation 101 'phi' 'mantissa_1' <Predicate = (!isZero)> <Delay = 0.00>
ST_30 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r_1, i32 5" [posit_lib.cpp:729]   --->   Operation 102 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 103 [1/1] (0.62ns)   --->   "%icmp_ln729 = icmp_eq  i2 %tmp_2, i2 2" [posit_lib.cpp:729]   --->   Operation 103 'icmp' 'icmp_ln729' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 104 [1/1] (0.48ns) (out node of the LUT)   --->   "%regime_2 = select i1 %icmp_ln729, i5 18, i5 %regime_1" [posit_lib.cpp:729]   --->   Operation 104 'select' 'regime_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 105 [1/1] (0.87ns)   --->   "%icmp_ln732 = icmp_sgt  i5 %regime_2, i5 13" [posit_lib.cpp:732]   --->   Operation 105 'icmp' 'icmp_ln732' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 106 [1/1] (0.87ns)   --->   "%icmp_ln733 = icmp_slt  i5 %regime_2, i5 18" [posit_lib.cpp:733]   --->   Operation 106 'icmp' 'icmp_ln733' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %regime_2, i32 4" [posit_lib.cpp:736]   --->   Operation 107 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 108 [1/1] (0.87ns)   --->   "%add_ln736 = add i5 %regime_2, i5 3" [posit_lib.cpp:736]   --->   Operation 108 'add' 'add_ln736' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 109 [1/1] (0.87ns)   --->   "%sub_ln736 = sub i5 2, i5 %regime_2" [posit_lib.cpp:736]   --->   Operation 109 'sub' 'sub_ln736' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 110 [1/1] (0.48ns)   --->   "%SREG = select i1 %tmp_7, i5 %sub_ln736, i5 %add_ln736" [posit_lib.cpp:736]   --->   Operation 110 'select' 'SREG' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 111 [1/1] (0.87ns)   --->   "%REM = sub i5 16, i5 %SREG" [posit_lib.cpp:737]   --->   Operation 111 'sub' 'REM' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 112 [1/1] (0.87ns)   --->   "%icmp_ln738 = icmp_eq  i5 %SREG, i5 16" [posit_lib.cpp:738]   --->   Operation 112 'icmp' 'icmp_ln738' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %REM, i32 1, i32 4" [posit_lib.cpp:739]   --->   Operation 113 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 114 [1/1] (0.86ns)   --->   "%icmp_ln739 = icmp_ne  i4 %tmp_8, i4 0" [posit_lib.cpp:739]   --->   Operation 114 'icmp' 'icmp_ln739' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 115 [1/1] (0.00ns)   --->   "%exponent = trunc i7 %sf_r_1" [posit_lib.cpp:740]   --->   Operation 115 'trunc' 'exponent' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln744 = sext i5 %REM" [posit_lib.cpp:744]   --->   Operation 116 'sext' 'sext_ln744' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i15 %sext_ln744" [posit_lib.cpp:744]   --->   Operation 117 'zext' 'zext_ln744' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 118 [1/1] (1.30ns)   --->   "%shl_ln744 = shl i32 1, i32 %zext_ln744" [posit_lib.cpp:744]   --->   Operation 118 'shl' 'shl_ln744' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node exponent_3)   --->   "%trunc_ln744 = trunc i32 %shl_ln744" [posit_lib.cpp:744]   --->   Operation 119 'trunc' 'trunc_ln744' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node exponent_3)   --->   "%xor_ln744 = xor i1 %trunc_ln744, i1 1" [posit_lib.cpp:744]   --->   Operation 120 'xor' 'xor_ln744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node exponent_3)   --->   "%exponent_1 = and i1 %exponent, i1 %xor_ln744" [posit_lib.cpp:744]   --->   Operation 121 'and' 'exponent_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln749)   --->   "%xor_ln732 = xor i1 %icmp_ln732, i1 1" [posit_lib.cpp:732]   --->   Operation 122 'xor' 'xor_ln732' <Predicate = (!isZero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln749)   --->   "%and_ln733 = and i1 %icmp_ln733, i1 %xor_ln732" [posit_lib.cpp:733]   --->   Operation 123 'and' 'and_ln733' <Predicate = (!isZero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln749)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln732, i1 %and_ln733" [posit_lib.cpp:732]   --->   Operation 124 'bitconcatenate' 'sel_tmp2' <Predicate = (!isZero)> <Delay = 0.00>
ST_30 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln749)   --->   "%regime_3 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.3i5.i5.i2, i2 2, i5 14, i2 1, i5 18, i2 0, i5 %regime_2, i5 0, i2 %sel_tmp2" [posit_lib.cpp:729]   --->   Operation 125 'sparsemux' 'regime_3' <Predicate = (!isZero)> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln738_1)   --->   "%or_ln738 = or i1 %icmp_ln733, i1 %icmp_ln738" [posit_lib.cpp:738]   --->   Operation 126 'or' 'or_ln738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 127 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln738_1 = or i1 %or_ln738, i1 %icmp_ln732" [posit_lib.cpp:738]   --->   Operation 127 'or' 'or_ln738_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node exponent_3)   --->   "%xor_ln738 = xor i1 %or_ln738_1, i1 1" [posit_lib.cpp:738]   --->   Operation 128 'xor' 'xor_ln738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node exponent_3)   --->   "%and_ln739 = and i1 %icmp_ln739, i1 %xor_ln738" [posit_lib.cpp:739]   --->   Operation 129 'and' 'and_ln739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node exponent_3)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %or_ln738_1, i1 %and_ln739" [posit_lib.cpp:738]   --->   Operation 130 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node exponent_3)   --->   "%exponent_2 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 0, i2 1, i1 %exponent, i2 0, i1 %exponent_1, i1 0, i2 %sel_tmp" [posit_lib.cpp:740]   --->   Operation 131 'sparsemux' 'exponent_2' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 132 [1/1] (0.33ns)   --->   "%xor_ln749 = xor i1 %isZero, i1 1" [posit_lib.cpp:749]   --->   Operation 132 'xor' 'xor_ln749' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 133 [1/1] (0.48ns) (out node of the LUT)   --->   "%exponent_3 = and i1 %exponent_2, i1 %xor_ln749" [posit_lib.cpp:749]   --->   Operation 133 'and' 'exponent_3' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 134 [1/1] (0.48ns) (out node of the LUT)   --->   "%mantissa_2 = select i1 %isZero, i13 0, i13 %mantissa_1" [posit_lib.cpp:749]   --->   Operation 134 'select' 'mantissa_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 135 [1/1] (0.33ns)   --->   "%sign_1 = and i1 %sign, i1 %xor_ln749" [posit_lib.cpp:749]   --->   Operation 135 'and' 'sign_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 136 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln749 = select i1 %isZero, i5 0, i5 %regime_3" [posit_lib.cpp:749]   --->   Operation 136 'select' 'select_ln749' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln758_1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i13.i15.i1.i3.i5.i15.i1.i7.i1, i13 %mantissa_2, i15 0, i1 %exponent_3, i3 0, i5 %select_ln749, i15 0, i1 %isZero, i7 0, i1 %sign_1" [posit_lib.cpp:758]   --->   Operation 137 'bitconcatenate' 'or_ln758_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln758 = zext i61 %or_ln758_1" [posit_lib.cpp:758]   --->   Operation 138 'zext' 'zext_ln758' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln758 = ret i64 %zext_ln758" [posit_lib.cpp:758]   --->   Operation 139 'ret' 'ret_ln758' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.002ns
The critical path consists of the following:
	wire read operation ('y_read') on port 'y' [9]  (0.000 ns)
	'sub' operation 7 bit ('sf_r', posit_lib.cpp:695) [27]  (0.887 ns)
	'icmp' operation 1 bit ('icmp_ln697', posit_lib.cpp:697) [29]  (0.625 ns)
	multiplexor before 'phi' operation 7 bit ('sf_r') with incoming values : ('sf_r', posit_lib.cpp:695) ('sf_r', posit_lib.cpp:709) [45]  (0.489 ns)

 <State 2>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 3>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 4>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 5>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 6>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 7>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 8>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 9>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 10>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 11>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 12>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 13>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 14>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 15>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 16>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 17>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 18>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 19>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 20>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 21>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 22>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 23>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 24>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 25>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 26>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 27>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 28>: 1.629ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)

 <State 29>: 2.119ns
The critical path consists of the following:
	'udiv' operation 25 bit ('mant', posit_lib.cpp:704) [34]  (1.629 ns)
	'select' operation 13 bit ('mantissa', posit_lib.cpp:709) [41]  (0.490 ns)

 <State 30>: 5.129ns
The critical path consists of the following:
	'phi' operation 7 bit ('sf_r') with incoming values : ('sf_r', posit_lib.cpp:695) ('sf_r', posit_lib.cpp:709) [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln729', posit_lib.cpp:729) [49]  (0.625 ns)
	'select' operation 5 bit ('regime', posit_lib.cpp:729) [50]  (0.480 ns)
	'add' operation 5 bit ('add_ln736', posit_lib.cpp:736) [54]  (0.878 ns)
	'select' operation 5 bit ('SREG', posit_lib.cpp:736) [56]  (0.480 ns)
	'sub' operation 5 bit ('REM', posit_lib.cpp:737) [57]  (0.878 ns)
	'shl' operation 32 bit ('shl_ln744', posit_lib.cpp:744) [64]  (1.300 ns)
	'xor' operation 1 bit ('xor_ln744', posit_lib.cpp:744) [66]  (0.000 ns)
	'and' operation 1 bit ('exponent', posit_lib.cpp:744) [67]  (0.000 ns)
	'sparsemux' operation 1 bit ('exponent', posit_lib.cpp:740) [77]  (0.000 ns)
	'and' operation 1 bit ('exponent', posit_lib.cpp:749) [79]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
