{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553589070047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553589070054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 16:31:09 2019 " "Processing started: Tue Mar 26 16:31:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553589070054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589070054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M_Top -c M_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off M_Top -c M_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589070054 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip/M_ApdRom.qip " "Tcl Script File ip/M_ApdRom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip/M_ApdRom.qip " "set_global_assignment -name QIP_FILE ip/M_ApdRom.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553589070441 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553589070441 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip/M_AdpVolDiv.qip " "Tcl Script File ip/M_AdpVolDiv.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip/M_AdpVolDiv.qip " "set_global_assignment -name QIP_FILE ip/M_AdpVolDiv.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553589070441 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553589070441 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip/M_PulseDiv.qip " "Tcl Script File ip/M_PulseDiv.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip/M_PulseDiv.qip " "set_global_assignment -name QIP_FILE ip/M_PulseDiv.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553589070441 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553589070441 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip/M_GrayColum.qip " "Tcl Script File ip/M_GrayColum.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip/M_GrayColum.qip " "set_global_assignment -name QIP_FILE ip/M_GrayColum.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553589070441 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553589070441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553589073218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553589073218 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "M_NCO.qsys " "Elaborating Platform Designer system entity \"M_NCO.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553589083993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:29 Progress: Loading ip/M_NCO.qsys " "2019.03.26.16:31:29 Progress: Loading ip/M_NCO.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589089418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:30 Progress: Reading input file " "2019.03.26.16:31:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589090246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:30 Progress: Adding nco_ii_0 \[altera_nco_ii 17.1\] " "2019.03.26.16:31:30 Progress: Adding nco_ii_0 \[altera_nco_ii 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589090295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:30 Progress: Parameterizing module nco_ii_0 " "2019.03.26.16:31:30 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589090502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:30 Progress: Building connections " "2019.03.26.16:31:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589090509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:30 Progress: Parameterizing connections " "2019.03.26.16:31:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589090509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:30 Progress: Validating " "2019.03.26.16:31:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589090529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.26.16:31:31 Progress: Done reading input file " "2019.03.26.16:31:31 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589091178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_NCO: Generating M_NCO \"M_NCO\" for QUARTUS_SYNTH " "M_NCO: Generating M_NCO \"M_NCO\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589094912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"M_NCO\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"M_NCO\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589096462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M_NCO: Done \"M_NCO\" with 2 modules, 19 files " "M_NCO: Done \"M_NCO\" with 2 modules, 19 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589096468 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "M_NCO.qsys " "Finished elaborating Platform Designer system entity \"M_NCO.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553589097186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/walkerror/vector_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/walkerror/vector_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_integer-bev " "Found design unit 1: vector_integer-bev" {  } { { "src/WalkError/vector_integer.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/WalkError/vector_integer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098101 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_integer " "Found entity 1: vector_integer" {  } { { "src/WalkError/vector_integer.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/WalkError/vector_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_distconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_distconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_DistConst-arch_M_DistConst " "Found design unit 1: M_DistConst-arch_M_DistConst" {  } { { "src/TDC_GPX2/M_DistConst.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_DistConst.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098128 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_DistConst " "Found entity 1: M_DistConst" {  } { { "src/TDC_GPX2/M_DistConst.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_DistConst.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/on_chip_flash/on_chip_flash/synthesis/on_chip_flash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/on_chip_flash/on_chip_flash/synthesis/on_chip_flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 on_chip_flash-rtl " "Found design unit 1: on_chip_flash-rtl" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/on_chip_flash.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/on_chip_flash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098146 ""} { "Info" "ISGN_ENTITY_NAME" "1 on_chip_flash " "Found entity 1: on_chip_flash" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/on_chip_flash.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/on_chip_flash.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098157 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098157 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098157 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098157 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098157 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098157 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/on_chip_flash/on_chip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/on_chip_flash/on_chip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "ip/on_chip_flash/on_chip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/on_chip_flash/on_chip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/tb/sim_v/ocf_model.sv 1 1 " "Found 1 design units, including 1 entities, in source file sim/tb/sim_v/ocf_model.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ocf_model " "Found entity 1: ocf_model" {  } { { "sim/tb/sim_v/ocf_model.sv" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/sim/tb/sim_v/ocf_model.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/ocf_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/w5300/ocf_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocf_ctrl-arch_ocf_ctrl " "Found design unit 1: ocf_ctrl-arch_ocf_ctrl" {  } { { "src/W5300/ocf_ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/ocf_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098264 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocf_ctrl " "Found entity 1: ocf_ctrl" {  } { { "src/W5300/ocf_ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/ocf_ctrl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/walkerror/m_walkerror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/walkerror/m_walkerror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_WalkError-arch_M_WalkError " "Found design unit 1: M_WalkError-arch_M_WalkError" {  } { { "src/WalkError/M_WalkError.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/WalkError/M_WalkError.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098271 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_WalkError " "Found entity 1: M_WalkError" {  } { { "src/WalkError/M_WalkError.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/WalkError/M_WalkError.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_tdc_s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_tdc_s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Tdc_s2p-arch_M_Tdc_s2p " "Found design unit 1: M_Tdc_s2p-arch_M_Tdc_s2p" {  } { { "src/TDC_GPX2/M_Tdc_s2p.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Tdc_s2p.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098276 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Tdc_s2p " "Found entity 1: M_Tdc_s2p" {  } { { "src/TDC_GPX2/M_Tdc_s2p.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Tdc_s2p.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_tdc_group_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_tdc_group_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Tdc_group_sub-arch_M_Tdc_group_sub " "Found design unit 1: M_Tdc_group_sub-arch_M_Tdc_group_sub" {  } { { "src/TDC_GPX2/M_Tdc_group_sub.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Tdc_group_sub.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098282 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Tdc_group_sub " "Found entity 1: M_Tdc_group_sub" {  } { { "src/TDC_GPX2/M_Tdc_group_sub.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Tdc_group_sub.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_tdc_group.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_tdc_group.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Tdc_group-arch_M_Tdc_group " "Found design unit 1: M_Tdc_group-arch_M_Tdc_group" {  } { { "src/TDC_GPX2/M_Tdc_group.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Tdc_group.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098288 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Tdc_group " "Found entity 1: M_Tdc_group" {  } { { "src/TDC_GPX2/M_Tdc_group.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Tdc_group.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_graycolum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_graycolum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_graycolum-SYN " "Found design unit 1: m_graycolum-SYN" {  } { { "ip/M_GrayColum.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098303 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GrayColum " "Found entity 1: M_GrayColum" {  } { { "ip/M_GrayColum.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc/m_testtdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc/m_testtdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_TestTdc-arch_M_TestTdc " "Found design unit 1: M_TestTdc-arch_M_TestTdc" {  } { { "src/TDC/M_TestTdc.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC/M_TestTdc.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098326 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_TestTdc " "Found entity 1: M_TestTdc" {  } { { "src/TDC/M_TestTdc.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC/M_TestTdc.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/rom_apd_slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/rom_apd_slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_apd_slt-SYN " "Found design unit 1: rom_apd_slt-SYN" {  } { { "ip/rom_apd_slt.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/rom_apd_slt.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098331 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_apd_slt " "Found entity 1: rom_apd_slt" {  } { { "ip/rom_apd_slt.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/rom_apd_slt.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/apd/m_apd_slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/apd/m_apd_slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_apd_slt-arch_M_apd_slt " "Found design unit 1: M_apd_slt-arch_M_apd_slt" {  } { { "src/APD/M_apd_slt.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/APD/M_apd_slt.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098346 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_apd_slt " "Found entity 1: M_apd_slt" {  } { { "src/APD/M_apd_slt.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/APD/M_apd_slt.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_tdcdistance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_tdcdistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_TdcDistance-arch_M_TdcDistance " "Found design unit 1: M_TdcDistance-arch_M_TdcDistance" {  } { { "src/TDC_GPX2/M_TdcDistance.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_TdcDistance.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098351 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_TdcDistance " "Found entity 1: M_TdcDistance" {  } { { "src/TDC_GPX2/M_TdcDistance.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_TdcDistance.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_graymult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_graymult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_graymult-SYN " "Found design unit 1: m_graymult-SYN" {  } { { "ip/M_GrayMult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayMult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098357 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GrayMult " "Found entity 1: M_GrayMult" {  } { { "ip/M_GrayMult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayMult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_distmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_distmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_distmult-SYN " "Found design unit 1: m_distmult-SYN" {  } { { "ip/M_DistMult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_DistMult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098362 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_DistMult " "Found entity 1: M_DistMult" {  } { { "ip/M_DistMult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_DistMult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_meandata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_meandata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_MeanData-arch_M_MeanData " "Found design unit 1: M_MeanData-arch_M_MeanData" {  } { { "src/TDC_GPX2/M_MeanData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_MeanData.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098368 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_MeanData " "Found entity 1: M_MeanData" {  } { { "src/TDC_GPX2/M_MeanData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_MeanData.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_wavedata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_wavedata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_WaveData-arch_M_WaveData " "Found design unit 1: M_WaveData-arch_M_WaveData" {  } { { "src/TDC_GPX2/M_WaveData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_WaveData.vhd" 247 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098387 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_WaveData " "Found entity 1: M_WaveData" {  } { { "src/TDC_GPX2/M_WaveData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_WaveData.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_compwave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_compwave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_CompWave-arch_M_CompWave " "Found design unit 1: M_CompWave-arch_M_CompWave" {  } { { "src/TDC_GPX2/M_CompWave.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_CompWave.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098393 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_CompWave " "Found entity 1: M_CompWave" {  } { { "src/TDC_GPX2/M_CompWave.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_CompWave.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_compdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_compdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_CompData-arch_M_CompData " "Found design unit 1: M_CompData-arch_M_CompData" {  } { { "src/TDC_GPX2/M_CompData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_CompData.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098398 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_CompData " "Found entity 1: M_CompData" {  } { { "src/TDC_GPX2/M_CompData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_CompData.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Data-arch_M_Data " "Found design unit 1: M_Data-arch_M_Data" {  } { { "src/TDC_GPX2/M_Data.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Data.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098408 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Data " "Found entity 1: M_Data" {  } { { "src/TDC_GPX2/M_Data.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_Data.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/m_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c/m_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_I2C-arch_M_I2C " "Found design unit 1: M_I2C-arch_M_I2C" {  } { { "src/I2C/M_I2C.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/I2C/M_I2C.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098414 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_I2C " "Found entity 1: M_I2C" {  } { { "src/I2C/M_I2C.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/I2C/M_I2C.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_paradd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_paradd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_paradd-SYN " "Found design unit 1: m_paradd-SYN" {  } { { "ip/M_ParAdd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_ParAdd.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098428 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_ParAdd " "Found entity 1: M_ParAdd" {  } { { "ip/M_ParAdd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_ParAdd.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098428 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/TDC_GPX2/M_WaveSep.vhd " "Can't analyze file -- file src/TDC_GPX2/M_WaveSep.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553589098433 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/TDC_GPX2/M_TdcRecvD.vhd " "Can't analyze file -- file src/TDC_GPX2/M_TdcRecvD.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553589098438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_seqdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_seqdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_SeqData-arch_M_SeqData " "Found design unit 1: M_SeqData-arch_M_SeqData" {  } { { "src/TDC_GPX2/M_SeqData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_SeqData.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098463 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_SeqData " "Found entity 1: M_SeqData" {  } { { "src/TDC_GPX2/M_SeqData.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_SeqData.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/TDC_GPX2/M_ChoiceData.vhd " "Can't analyze file -- file src/TDC_GPX2/M_ChoiceData.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553589098468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_ramctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m_ramctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_RamCtrl-arch_M_RamCtrl " "Found design unit 1: M_RamCtrl-arch_M_RamCtrl" {  } { { "M_RamCtrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/M_RamCtrl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098474 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_RamCtrl " "Found entity 1: M_RamCtrl" {  } { { "M_RamCtrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/M_RamCtrl.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_ad7547ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m_ad7547ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Ad7547Ctrl-arch_M_Ad7547Ctrl " "Found design unit 1: M_Ad7547Ctrl-arch_M_Ad7547Ctrl" {  } { { "M_Ad7547Ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/M_Ad7547Ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098480 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Ad7547Ctrl " "Found entity 1: M_Ad7547Ctrl" {  } { { "M_Ad7547Ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/M_Ad7547Ctrl.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/m_uarttop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart/m_uarttop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_UartTop-arch_M_UartTop " "Found design unit 1: M_UartTop-arch_M_UartTop" {  } { { "src/Uart/M_UartTop.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Uart/M_UartTop.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098486 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_UartTop " "Found entity 1: M_UartTop" {  } { { "src/Uart/M_UartTop.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Uart/M_UartTop.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_agcdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_agcdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_agcdiv-SYN " "Found design unit 1: m_agcdiv-SYN" {  } { { "ip/M_AgcDiv.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_AgcDiv.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098509 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_AgcDiv " "Found entity 1: M_AgcDiv" {  } { { "ip/M_AgcDiv.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_AgcDiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_divgain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_divgain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_divgain-SYN " "Found design unit 1: m_divgain-SYN" {  } { { "ip/M_DivGain.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_DivGain.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098515 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_DivGain " "Found entity 1: M_DivGain" {  } { { "ip/M_DivGain.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_DivGain.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top/m_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top/m_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Top-arch_M_Top " "Found design unit 1: M_Top-arch_M_Top" {  } { { "src/Top/M_Top.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Top/M_Top.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098523 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Top " "Found entity 1: M_Top" {  } { { "src/Top/M_Top.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Top/M_Top.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_romagc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_romagc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_romagc-SYN " "Found design unit 1: m_romagc-SYN" {  } { { "ip/M_RomAgc.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_RomAgc.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098529 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_RomAgc " "Found entity 1: M_RomAgc" {  } { { "ip/M_RomAgc.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_RomAgc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/m_w5300if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/w5300/m_w5300if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_W5300If-arch_M_W5300If " "Found design unit 1: M_W5300If-arch_M_W5300If" {  } { { "src/W5300/M_W5300If.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/M_W5300If.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098536 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_W5300If " "Found entity 1: M_W5300If" {  } { { "src/W5300/M_W5300If.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/M_W5300If.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098536 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \";\" M_NetWr.vhd(663) " "VHDL syntax error at M_NetWr.vhd(663) near text \"elsif\";  expecting \";\"" {  } { { "src/W5300/M_NetWr.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/M_NetWr.vhd" 663 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/m_netwr.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/w5300/m_netwr.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/da7547/m_volagc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/da7547/m_volagc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_VolAgc-arch_M_VolAgc " "Found design unit 1: M_VolAgc-arch_M_VolAgc" {  } { { "src/DA7547/M_VolAgc.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/DA7547/M_VolAgc.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098592 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_VolAgc " "Found entity 1: M_VolAgc" {  } { { "src/DA7547/M_VolAgc.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/DA7547/M_VolAgc.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/m_w5300ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/w5300/m_w5300ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_W5300Ctrl-arch_M_W5300Ctrl " "Found design unit 1: M_W5300Ctrl-arch_M_W5300Ctrl" {  } { { "src/W5300/M_W5300Ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/M_W5300Ctrl.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098603 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_W5300Ctrl " "Found entity 1: M_W5300Ctrl" {  } { { "src/W5300/M_W5300Ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/M_W5300Ctrl.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_tdcspi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_tdcspi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_TdcSpi-arch_M_TdcSpi " "Found design unit 1: M_TdcSpi-arch_M_TdcSpi" {  } { { "src/TDC_GPX2/M_TdcSpi.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_TdcSpi.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098611 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_TdcSpi " "Found entity 1: M_TdcSpi" {  } { { "src/TDC_GPX2/M_TdcSpi.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_TdcSpi.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098611 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/TDC_GPX2/M_TdcRecvData.vhd " "Can't analyze file -- file src/TDC_GPX2/M_TdcRecvData.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553589098617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/apd/m_volapd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/apd/m_volapd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_VolApd-arch_M_VolApd " "Found design unit 1: M_VolApd-arch_M_VolApd" {  } { { "src/APD/M_VolApd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/APD/M_VolApd.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098633 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_VolApd " "Found entity 1: M_VolApd" {  } { { "src/APD/M_VolApd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/APD/M_VolApd.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/v_filter_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/w5300/v_filter_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_filter_2-rtl " "Found design unit 1: v_filter_2-rtl" {  } { { "src/W5300/v_filter_2.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/v_filter_2.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098640 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_filter_2 " "Found entity 1: v_filter_2" {  } { { "src/W5300/v_filter_2.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/v_filter_2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/da7547/da_controller_7547.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/da7547/da_controller_7547.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 da_controller_7547-rtl " "Found design unit 1: da_controller_7547-rtl" {  } { { "src/DA7547/da_controller_7547.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/DA7547/da_controller_7547.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098646 ""} { "Info" "ISGN_ENTITY_NAME" "1 da_controller_7547 " "Found entity 1: da_controller_7547" {  } { { "src/DA7547/da_controller_7547.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/DA7547/da_controller_7547.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_shdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_shdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_shdn-rtl " "Found design unit 1: counter_shdn-rtl" {  } { { "src/counter_shdn.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/counter_shdn.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098654 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_shdn " "Found entity 1: counter_shdn" {  } { { "src/counter_shdn.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/counter_shdn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pulse_gen_trig/m_trigctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pulse_gen_trig/m_trigctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_TrigCtrl-arch_M_TrigCtrl " "Found design unit 1: M_TrigCtrl-arch_M_TrigCtrl" {  } { { "src/Pulse_Gen_Trig/M_TrigCtrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Pulse_Gen_Trig/M_TrigCtrl.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098662 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_TrigCtrl " "Found entity 1: M_TrigCtrl" {  } { { "src/Pulse_Gen_Trig/M_TrigCtrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Pulse_Gen_Trig/M_TrigCtrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pulse_gen_trig/m_romctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pulse_gen_trig/m_romctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_RomCtrl-arch_M_RomCtrl " "Found design unit 1: M_RomCtrl-arch_M_RomCtrl" {  } { { "src/Pulse_Gen_Trig/M_RomCtrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Pulse_Gen_Trig/M_RomCtrl.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098669 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_RomCtrl " "Found entity 1: M_RomCtrl" {  } { { "src/Pulse_Gen_Trig/M_RomCtrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Pulse_Gen_Trig/M_RomCtrl.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pulse_gen_trig/ctrlcycle_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pulse_gen_trig/ctrlcycle_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlCycle_simple-rtl " "Found design unit 1: ctrlCycle_simple-rtl" {  } { { "src/Pulse_Gen_Trig/ctrlCycle_simple.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Pulse_Gen_Trig/ctrlCycle_simple.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098675 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlCycle_simple " "Found entity 1: ctrlCycle_simple" {  } { { "src/Pulse_Gen_Trig/ctrlCycle_simple.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Pulse_Gen_Trig/ctrlCycle_simple.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdc_gpx2/m_tdcgpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdc_gpx2/m_tdcgpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_TdcGpx2-arch_M_TdcGpx2 " "Found design unit 1: M_TdcGpx2-arch_M_TdcGpx2" {  } { { "src/TDC_GPX2/M_TdcGpx2.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_TdcGpx2.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098681 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_TdcGpx2 " "Found entity 1: M_TdcGpx2" {  } { { "src/TDC_GPX2/M_TdcGpx2.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/TDC_GPX2/M_TdcGpx2.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_gps/m_gpstop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_gps/m_gpstop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_GpsTop-arch_M_GpsTop " "Found design unit 1: M_GpsTop-arch_M_GpsTop" {  } { { "src/M_Gps/M_GpsTop.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/M_Gps/M_GpsTop.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098687 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GpsTop " "Found entity 1: M_GpsTop" {  } { { "src/M_Gps/M_GpsTop.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/M_Gps/M_GpsTop.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/m_gps/m_ctrltime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/m_gps/m_ctrltime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_CtrlTime-arch_M_CtrlTime " "Found design unit 1: M_CtrlTime-arch_M_CtrlTime" {  } { { "src/M_Gps/M_CtrlTime.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/M_Gps/M_CtrlTime.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098703 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_CtrlTime " "Found entity 1: M_CtrlTime" {  } { { "src/M_Gps/M_CtrlTime.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/M_Gps/M_CtrlTime.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ltc2324/adc_ltc2324_16_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ltc2324/adc_ltc2324_16_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_ltc2324_16_controller-rtl " "Found design unit 1: adc_ltc2324_16_controller-rtl" {  } { { "src/LTC2324/adc_ltc2324_16_controller.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/LTC2324/adc_ltc2324_16_controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098709 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2324_16_controller " "Found entity 1: adc_ltc2324_16_controller" {  } { { "src/LTC2324/adc_ltc2324_16_controller.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/LTC2324/adc_ltc2324_16_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/library/pine_basic.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/library/pine_basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pine_basic " "Found design unit 1: pine_basic" {  } { { "src/Library/pine_basic.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Library/pine_basic.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock/m_colck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/clock/m_colck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Clock-arch_M_Clock " "Found design unit 1: M_Clock-arch_M_Clock" {  } { { "src/Clock/M_Colck.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Clock/M_Colck.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098721 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Clock " "Found entity 1: M_Clock" {  } { { "src/Clock/M_Colck.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/Clock/M_Colck.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/state_control_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/w5300/state_control_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control_top-rtl " "Found design unit 1: state_control_top-rtl" {  } { { "src/W5300/state_control_top.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/state_control_top.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098727 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control_top " "Found entity 1: state_control_top" {  } { { "src/W5300/state_control_top.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/state_control_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/delay_nrst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/w5300/delay_nrst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_nrst-arch_delay_nrst " "Found design unit 1: delay_nrst-arch_delay_nrst" {  } { { "src/W5300/delay_nrst.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/delay_nrst.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098733 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_nrst " "Found entity 1: delay_nrst" {  } { { "src/W5300/delay_nrst.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/delay_nrst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_memx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_memx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_memx-SYN " "Found design unit 1: m_memx-SYN" {  } { { "ip/M_Memx.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_Memx.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098743 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Memx " "Found entity 1: M_Memx" {  } { { "ip/M_Memx.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_Memx.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_combdatafifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_combdatafifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_combdatafifo-SYN " "Found design unit 1: m_combdatafifo-SYN" {  } { { "ip/M_CombDataFifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_CombDataFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098749 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_CombDataFifo " "Found entity 1: M_CombDataFifo" {  } { { "ip/M_CombDataFifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_CombDataFifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_mult-SYN " "Found design unit 1: m_mult-SYN" {  } { { "ip/M_Mult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_Mult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098755 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Mult " "Found entity 1: M_Mult" {  } { { "ip/M_Mult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_Mult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_divclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_divclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_divclk-SYN " "Found design unit 1: m_divclk-SYN" {  } { { "ip/M_DivClk.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_DivClk.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098761 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_DivClk " "Found entity 1: M_DivClk" {  } { { "ip/M_DivClk.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_DivClk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_clkpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_clkpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_clkpll-SYN " "Found design unit 1: m_clkpll-SYN" {  } { { "ip/M_ClkPll.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_ClkPll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098767 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_ClkPll " "Found entity 1: M_ClkPll" {  } { { "ip/M_ClkPll.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_ClkPll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_tdcclkpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_tdcclkpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_tdcclkpll-SYN " "Found design unit 1: m_tdcclkpll-SYN" {  } { { "ip/M_TdcClkPll.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_TdcClkPll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098773 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_TdcClkPll " "Found entity 1: M_TdcClkPll" {  } { { "ip/M_TdcClkPll.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_TdcClkPll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098773 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "M_Top.vhd " "Can't analyze file -- file M_Top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1553589098782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_multl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_multl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_multl-SYN " "Found design unit 1: m_multl-SYN" {  } { { "ip/M_MultL.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MultL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098787 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_MultL " "Found entity 1: M_MultL" {  } { { "ip/M_MultL.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MultL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_multgray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_multgray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_multgray-SYN " "Found design unit 1: m_multgray-SYN" {  } { { "ip/M_MultGray.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MultGray.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098792 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_MultGray " "Found entity 1: M_MultGray" {  } { { "ip/M_MultGray.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MultGray.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_graydiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_graydiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_graydiv-SYN " "Found design unit 1: m_graydiv-SYN" {  } { { "ip/M_GrayDiv.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayDiv.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098798 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GrayDiv " "Found entity 1: M_GrayDiv" {  } { { "ip/M_GrayDiv.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayDiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_pulsemult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_pulsemult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_pulsemult-SYN " "Found design unit 1: m_pulsemult-SYN" {  } { { "ip/M_PulseMult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_PulseMult.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098811 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_PulseMult " "Found entity 1: M_PulseMult" {  } { { "ip/M_PulseMult.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_PulseMult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_multrate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_multrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_multrate-SYN " "Found design unit 1: m_multrate-SYN" {  } { { "ip/M_MultRate.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MultRate.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098817 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_MultRate " "Found entity 1: M_MultRate" {  } { { "ip/M_MultRate.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MultRate.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_tdcparadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_tdcparadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_tdcparadd-SYN " "Found design unit 1: m_tdcparadd-SYN" {  } { { "ip/M_TdcParAdd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_TdcParAdd.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098823 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_TdcParAdd " "Found entity 1: M_TdcParAdd" {  } { { "ip/M_TdcParAdd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_TdcParAdd.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_apdvolrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_apdvolrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_apdvolrom-SYN " "Found design unit 1: m_apdvolrom-SYN" {  } { { "ip/M_ApdVolRom.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_ApdVolRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098829 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_ApdVolRom " "Found entity 1: M_ApdVolRom" {  } { { "ip/M_ApdVolRom.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_ApdVolRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_graycolum_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_graycolum_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_graycolum_a-SYN " "Found design unit 1: m_graycolum_a-SYN" {  } { { "ip/M_GrayColum_a.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum_a.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098834 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GrayColum_a " "Found entity 1: M_GrayColum_a" {  } { { "ip/M_GrayColum_a.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum_a.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_graycolum_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_graycolum_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_graycolum_b-SYN " "Found design unit 1: m_graycolum_b-SYN" {  } { { "ip/M_GrayColum_b.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098840 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GrayColum_b " "Found entity 1: M_GrayColum_b" {  } { { "ip/M_GrayColum_b.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum_b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_graycolum_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_graycolum_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_graycolum_add-SYN " "Found design unit 1: m_graycolum_add-SYN" {  } { { "ip/M_GrayColum_Add.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum_Add.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098846 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GrayColum_Add " "Found entity 1: M_GrayColum_Add" {  } { { "ip/M_GrayColum_Add.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayColum_Add.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/async_fifo/async_fifo_64x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/async_fifo/async_fifo_64x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_fifo_64x32-SYN " "Found design unit 1: async_fifo_64x32-SYN" {  } { { "ip/async_fifo/async_fifo_64x32.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/async_fifo/async_fifo_64x32.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098852 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_64x32 " "Found entity 1: async_fifo_64x32" {  } { { "ip/async_fifo/async_fifo_64x32.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/async_fifo/async_fifo_64x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sync_fifo_64x8/sync_fifo_64x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/sync_fifo_64x8/sync_fifo_64x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_fifo_64x8-SYN " "Found design unit 1: sync_fifo_64x8-SYN" {  } { { "ip/sync_fifo_64x8/sync_fifo_64x8.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/sync_fifo_64x8/sync_fifo_64x8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098858 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_64x8 " "Found entity 1: sync_fifo_64x8" {  } { { "ip/sync_fifo_64x8/sync_fifo_64x8.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/sync_fifo_64x8/sync_fifo_64x8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sync_fifo_16x64/sync_fifo_16x64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/sync_fifo_16x64/sync_fifo_16x64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_fifo_16x64-SYN " "Found design unit 1: sync_fifo_16x64-SYN" {  } { { "ip/sync_fifo_16x64/sync_fifo_16x64.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/sync_fifo_16x64/sync_fifo_16x64.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098864 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_16x64 " "Found entity 1: sync_fifo_16x64" {  } { { "ip/sync_fifo_16x64/sync_fifo_16x64.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/sync_fifo_16x64/sync_fifo_16x64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/new/m_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/new/m_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_fifo-SYN " "Found design unit 1: m_fifo-SYN" {  } { { "ip/New/M_Fifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/New/M_Fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098870 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Fifo " "Found entity 1: M_Fifo" {  } { { "ip/New/M_Fifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/New/M_Fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_walkerroradd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_walkerroradd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_walkerroradd-SYN " "Found design unit 1: m_walkerroradd-SYN" {  } { { "ip/M_WalkErrorAdd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_WalkErrorAdd.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098876 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_WalkErrorAdd " "Found entity 1: M_WalkErrorAdd" {  } { { "ip/M_WalkErrorAdd.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_WalkErrorAdd.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_walkerrorfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_walkerrorfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_walkerrorfifo-SYN " "Found design unit 1: m_walkerrorfifo-SYN" {  } { { "ip/M_WalkErrorFifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_WalkErrorFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098882 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_WalkErrorFifo " "Found entity 1: M_WalkErrorFifo" {  } { { "ip/M_WalkErrorFifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_WalkErrorFifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/w5300/m_net_ds_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/w5300/m_net_ds_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_Net_ds_ctrl-arch_M_Net_ds_ctrl " "Found design unit 1: M_Net_ds_ctrl-arch_M_Net_ds_ctrl" {  } { { "src/W5300/M_Net_ds_ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/M_Net_ds_ctrl.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098904 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_Net_ds_ctrl " "Found entity 1: M_Net_ds_ctrl" {  } { { "src/W5300/M_Net_ds_ctrl.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/src/W5300/M_Net_ds_ctrl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sync_fifo_32x512/sync_fifo_32x512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/sync_fifo_32x512/sync_fifo_32x512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_fifo_32x512-SYN " "Found design unit 1: sync_fifo_32x512-SYN" {  } { { "ip/sync_fifo_32x512/sync_fifo_32x512.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/sync_fifo_32x512/sync_fifo_32x512.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098911 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_32x512 " "Found entity 1: sync_fifo_32x512" {  } { { "ip/sync_fifo_32x512/sync_fifo_32x512.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/sync_fifo_32x512/sync_fifo_32x512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dpram_apd_slt/dpram_apd_slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/dpram_apd_slt/dpram_apd_slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_apd_slt-SYN " "Found design unit 1: dpram_apd_slt-SYN" {  } { { "ip/dpram_apd_slt/dpram_apd_slt.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_apd_slt/dpram_apd_slt.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098916 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram_apd_slt " "Found entity 1: dpram_apd_slt" {  } { { "ip/dpram_apd_slt/dpram_apd_slt.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_apd_slt/dpram_apd_slt.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dpram_mem/dpram_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/dpram_mem/dpram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_mem-SYN " "Found design unit 1: dpram_mem-SYN" {  } { { "ip/dpram_mem/dpram_mem.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_mem/dpram_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098922 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram_mem " "Found entity 1: dpram_mem" {  } { { "ip/dpram_mem/dpram_mem.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_mem/dpram_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dpram_apd_vol/dpram_apd_vol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/dpram_apd_vol/dpram_apd_vol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_apd_vol-SYN " "Found design unit 1: dpram_apd_vol-SYN" {  } { { "ip/dpram_apd_vol/dpram_apd_vol.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_apd_vol/dpram_apd_vol.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098928 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram_apd_vol " "Found entity 1: dpram_apd_vol" {  } { { "ip/dpram_apd_vol/dpram_apd_vol.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_apd_vol/dpram_apd_vol.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_grayram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_grayram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_grayram-SYN " "Found design unit 1: m_grayram-SYN" {  } { { "ip/M_GrayRam.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayRam.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098934 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_GrayRam " "Found entity 1: M_GrayRam" {  } { { "ip/M_GrayRam.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_GrayRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_memfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_memfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_memfifo-SYN " "Found design unit 1: m_memfifo-SYN" {  } { { "ip/M_MemFifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MemFifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098940 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_MemFifo " "Found entity 1: M_MemFifo" {  } { { "ip/M_MemFifo.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_MemFifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/m_pulsemultgray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/m_pulsemultgray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_pulsemultgray-SYN " "Found design unit 1: m_pulsemultgray-SYN" {  } { { "ip/M_PulseMultGray.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_PulseMultGray.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098946 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_PulseMultGray " "Found entity 1: M_PulseMultGray" {  } { { "ip/M_PulseMultGray.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/M_PulseMultGray.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dpram_cap_apd_vol/dpram_cap_apd_vol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/dpram_cap_apd_vol/dpram_cap_apd_vol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_cap_apd_vol-SYN " "Found design unit 1: dpram_cap_apd_vol-SYN" {  } { { "ip/dpram_cap_apd_vol/dpram_cap_apd_vol.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_cap_apd_vol/dpram_cap_apd_vol.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098952 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram_cap_apd_vol " "Found entity 1: dpram_cap_apd_vol" {  } { { "ip/dpram_cap_apd_vol/dpram_cap_apd_vol.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/ip/dpram_cap_apd_vol/dpram_cap_apd_vol.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/m_nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/m_nco/m_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_NCO-rtl " "Found design unit 1: M_NCO-rtl" {  } { { "db/ip/m_nco/m_nco.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/m_nco.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098956 ""} { "Info" "ISGN_ENTITY_NAME" "1 M_NCO " "Found entity 1: M_NCO" {  } { { "db/ip/m_nco/m_nco.vhd" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/m_nco.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/m_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/m_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_NCO_nco_ii_0 " "Found entity 1: M_NCO_nco_ii_0" {  } { { "db/ip/m_nco/submodules/m_nco_nco_ii_0.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/m_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589098968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589098968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/m_nco/submodules/asj_altqmcpipe.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "db/ip/m_nco/submodules/asj_crd_par.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "db/ip/m_nco/submodules/asj_dxx.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "db/ip/m_nco/submodules/asj_dxx_g.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "db/ip/m_nco/submodules/asj_nco_apr_dxx.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/m_nco/submodules/asj_nco_isdr.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "db/ip/m_nco/submodules/cord_2c.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "db/ip/m_nco/submodules/cord_fs.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "db/ip/m_nco/submodules/cord_init.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/cord_init.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "db/ip/m_nco/submodules/cord_seg_sel.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "db/ip/m_nco/submodules/cordic_axor_1p_lpm.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "db/ip/m_nco/submodules/cordic_sxor_1p_lpm.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "db/ip/m_nco/submodules/cordic_zxor_1p_lpm.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/m_nco/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/m_nco/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "db/ip/m_nco/submodules/dop_reg.v" "" { Text "E:/Project_Zvision/1_TOWJ/5_Project/5_3_10M40_Coding/FPGA_B0/1_Product/BA0/M_Top_0325_3rd_Echo/db/ip/m_nco/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553589099821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589099821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553589100826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 26 16:31:40 2019 " "Processing ended: Tue Mar 26 16:31:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553589100826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553589100826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553589100826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589100826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553589101564 ""}
