// Seed: 998614268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_2.type_1 = 0;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_3 <= #id_1 id_1 - 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_4;
endmodule
module module_2 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  wor   id_7,
    output tri0  id_8,
    input  wand  id_9
);
  wire id_11, id_12;
  id_13 :
  assert property (@(id_3) id_3)
  else id_13 = id_9;
  wire id_14;
  logic [7:0]["" /  1] id_15;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15,
      id_11,
      id_14
  );
  assign id_15 = 1;
  wire id_17;
endmodule
