#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Nov 13 20:26:46 2014
# Process ID: 15269
# Log file: /scratch/skarandikar/test_ps_sfp/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /scratch/skarandikar/test_ps_sfp/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/scratch/skarandikar/test_ps_sfp/project_1.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp' for cell 'core_wrapper'
INFO: [Project 1-454] Reading design checkpoint '/scratch/skarandikar/test_ps_sfp/project_1.runs/ila_0_synth_1/ila_0.dcp' for cell 'ila_wat'
INFO: [Netlist 29-17] Analyzing 443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ecad/tools/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /ecad/tools/xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'core_wrapper'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:60]
INFO: [Timing 38-2] Deriving generated clocks [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:60]
INFO: [Vivado 12-3489] Using the max delay datapath only value '6.000' scoped to cell 'core_wrapper' from the checkpoint. [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:60]
set_max_delay: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1546.043 ; gain = 453.078
INFO: [Vivado 12-3489] Using the max delay datapath only value '6.000' scoped to cell 'core_wrapper' from the checkpoint. [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:61]
Finished Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'core_wrapper'
Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'core_wrapper'
Finished Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'core_wrapper'
Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/ila_0/constraints/ila.xdc] for cell 'ila_wat'
Finished Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/sources_1/ip/ila_0/constraints/ila.xdc] for cell 'ila_wat'
Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/constrs_1/new/base.xdc]
Finished Parsing XDC File [/scratch/skarandikar/test_ps_sfp/project_1.srcs/constrs_1/new/base.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/scratch/skarandikar/test_ps_sfp/project_1.runs/gig_ethernet_pcs_pma_0_synth_1/gig_ethernet_pcs_pma_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/scratch/skarandikar/test_ps_sfp/project_1.runs/ila_0_synth_1/ila_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1585.762 ; gain = 840.012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1591.781 ; gain = 4.020

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecad/tools/xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "/scratch/skarandikar/test_ps_sfp/project_1.cache/30cf66ef".
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1599.785 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 158651c6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1599.785 ; gain = 8.004

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1b2fc9a76

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1599.785 ; gain = 8.004

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila_wat/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 636 cells.
Phase 3 Constant Propagation | Checksum: 10048275c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1599.785 ; gain = 8.004

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1208 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 406 unconnected cells.
Phase 4 Sweep | Checksum: 17db80577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.785 ; gain = 8.004
Ending Logic Optimization Task | Checksum: 17db80577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.785 ; gain = 8.004
Implement Debug Cores | Checksum: 158651c6a
Logic Optimization | Checksum: 1a020f368

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 180 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 210 newly gated: 0 Total Ports: 360
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 108ca93fe

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1930.383 ; gain = 0.000
Ending Power Optimization Task | Checksum: 108ca93fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1930.383 ; gain = 330.598
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1930.383 ; gain = 344.617
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1930.387 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 61cf10c4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1932.383 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1932.383 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1932.383 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 20889d47

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1932.383 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 20889d47

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1932.383 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 20889d47

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1932.383 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 8d91b031

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 8d91b031

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 6775e109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1986.410 ; gain = 54.027
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 6775e109

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 6775e109

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: bada36f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 127e349de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1c425d531

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1c8add620

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 13f269a97

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 2.1.6.1 Place Init Design | Checksum: 14f803e2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 2.1.6 Build Placer Netlist Model | Checksum: 14f803e2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 14f803e2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 14f803e2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 2.1 Placer Initialization Core | Checksum: 14f803e2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 2 Placer Initialization | Checksum: 14f803e2a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: d0ab271b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: d0ab271b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e38f45c7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: bb5e5f2a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 14e4dd928

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.410 ; gain = 54.027

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 166e27242

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1986.410 ; gain = 54.027
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 108c580af

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2010.422 ; gain = 78.039

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 108c580af

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2010.422 ; gain = 78.039
Phase 4 Detail Placement | Checksum: 108c580af

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2010.422 ; gain = 78.039

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 167bd43f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2010.422 ; gain = 78.039

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.513. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 13262a534

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039
Phase 5.2 Post Placement Optimization | Checksum: 13262a534

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 13262a534

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 13262a534

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039
Phase 5.4 Placer Reporting | Checksum: 13262a534

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 19b31b64e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 19b31b64e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039
Ending Placer Task | Checksum: 11ada605f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2010.422 ; gain = 78.039
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 2010.422 ; gain = 80.035
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2010.426 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2010.426 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f328e4b4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2087.508 ; gain = 75.086

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f328e4b4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2087.508 ; gain = 75.086
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 2c179db3

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2153.902 ; gain = 141.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.72   | TNS=0      | WHS=-0.33  | THS=-124   |

Phase 2 Router Initialization | Checksum: d13fe198

Time (s): cpu = 00:01:07 ; elapsed = 00:00:48 . Memory (MB): peak = 2153.902 ; gain = 141.480

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cdf28b35

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 519
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d214a33b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2159.902 ; gain = 147.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.31   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9d0393ac

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2159.902 ; gain = 147.480
Phase 4 Rip-up And Reroute | Checksum: 9d0393ac

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 9d0393ac

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2159.902 ; gain = 147.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.32   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 9d0393ac

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 9d0393ac

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 9d0393ac

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.32   | TNS=0      | WHS=0.037  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 9d0393ac

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.823381 %
  Global Horizontal Routing Utilization  = 0.96878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 9d0393ac

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 9d0393ac

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 10dda5148

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.32   | TNS=0      | WHS=0.037  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 10dda5148

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 10dda5148

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480

Routing Is Done.

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2159.902 ; gain = 147.480
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:55 . Memory (MB): peak = 2159.902 ; gain = 149.477
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2159.902 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch/skarandikar/test_ps_sfp/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets n_0_core_wrapper_i_1]'  to set the static_probability to '1'  if desired.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 2420.863 ; gain = 260.961
INFO: [Common 17-206] Exiting Vivado at Thu Nov 13 20:30:19 2014...
