

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Wed Nov 20 20:50:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.353 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      460|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     17|        0|      264|     -|
|Memory               |        9|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      622|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        9|     17|      622|      884|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_22s_15ns_37_1_1_U6  |mul_22s_15ns_37_1_1  |        0|   1|  0|  22|    0|
    |mul_22s_15ns_37_1_1_U7  |mul_22s_15ns_37_1_1  |        0|   1|  0|  22|    0|
    |mul_22s_22s_38_1_1_U1   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U2   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U3   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U4   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U5   |mul_22s_22s_38_1_1   |        0|   2|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U8   |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U9   |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U10  |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U11  |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    |mul_22s_9ns_31_1_1_U12  |mul_22s_9ns_31_1_1   |        0|   1|  0|  22|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|  17|  0| 264|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb  |        9|  0|   0|    0|  16384|    9|     1|       147456|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total               |                                                                                  |        9|  0|   0|    0|  16384|    9|     1|       147456|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln128_1_fu_177_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln128_2_fu_183_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln128_3_fu_189_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln128_fu_195_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln136_1_fu_341_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln136_2_fu_329_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln136_3_fu_335_p2   |         +|   0|  0|  22|          22|          22|
    |add_ln136_fu_345_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln140_fu_406_p2     |         +|   0|  0|  27|          20|           1|
    |sub_ln134_1_fu_245_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_2_fu_266_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_3_fu_287_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_4_fu_308_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln134_fu_224_p2     |         -|   0|  0|  29|          22|          22|
    |icmp_ln140_fu_400_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln143_fu_460_p2    |      icmp|   0|  0|  13|           6|           1|
    |index_1_fu_439_p3       |    select|   0|  0|  20|           1|           1|
    |index_2_fu_466_p3       |    select|   0|  0|  14|           1|           2|
    |index_fu_420_p3         |    select|   0|  0|  20|           1|          20|
    |select_ln140_fu_412_p3  |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 460|         333|         334|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln136_3_reg_643      |  22|   0|   22|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |diff_5_reg_613           |  22|   0|   22|          0|
    |diff_reg_623             |  22|   0|   22|          0|
    |index_reg_648            |  20|   0|   20|          0|
    |mean_reg_603             |  21|   0|   21|          0|
    |shl_ln128_1_reg_588      |  16|   0|   22|          6|
    |shl_ln128_2_reg_593      |  16|   0|   22|          6|
    |shl_ln128_3_reg_598      |  16|   0|   22|          6|
    |shl_ln_reg_583           |  16|   0|   22|          6|
    |sub_ln134_1_reg_618      |  22|   0|   22|          0|
    |sub_ln134_2_reg_628      |  22|   0|   22|          0|
    |sub_ln134_3_reg_633      |  22|   0|   22|          0|
    |sub_ln134_4_reg_638      |  22|   0|   22|          0|
    |sub_ln134_reg_608        |  22|   0|   22|          0|
    |sum_cache_reg_578        |  16|   0|   22|          6|
    |sub_ln134_1_reg_618      |  64|  32|   22|          0|
    |sub_ln134_2_reg_628      |  64|  32|   22|          0|
    |sub_ln134_3_reg_633      |  64|  32|   22|          0|
    |sub_ln134_4_reg_638      |  64|  32|   22|          0|
    |sub_ln134_reg_608        |  64|  32|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 622| 160|  442|         30|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_0  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_1  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_2  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_3  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|ap_return_4  |  out|   33|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                                  data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                                  data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                                  data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                                  data_3_val|        scalar|
|data_4_val   |   in|   16|     ap_none|                                                                  data_4_val|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

