(pcb /home/sean/dev/FPGA/FPGA_AI_SRAM/KiCad/FPGA_AI_SRAM/FPGA_AI_SRAM.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.5-52549c5~84~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  123190 -116840  97790 -116840  97790 -55880  123190 -55880
            123190 -116840)
    )
    (plane GND (polygon B.Cu 0  121920 -115570  99060 -115570  99060 -57150  121920 -57150
            121920 -115570))
    (keepout "" (polygon F.Cu 0  123190 -116840  121920 -116840  121920 -55880  123190 -55880
            123190 -116840))
    (keepout "" (polygon B.Cu 0  123190 -116840  121920 -116840  121920 -55880  123190 -55880
            123190 -116840))
    (keepout "" (polygon F.Cu 0  121920 -116840  97790 -116840  97790 -115570  121920 -115570
            121920 -116840))
    (keepout "" (polygon B.Cu 0  121920 -116840  97790 -116840  97790 -115570  121920 -115570
            121920 -116840))
    (keepout "" (polygon F.Cu 0  99060 -115570  97790 -115570  97790 -55880  99060 -55880
            99060 -115570))
    (keepout "" (polygon B.Cu 0  99060 -115570  97790 -115570  97790 -55880  99060 -55880
            99060 -115570))
    (keepout "" (polygon F.Cu 0  121920 -57150  99060 -57150  99060 -55880  121920 -55880
            121920 -57150))
    (keepout "" (polygon B.Cu 0  121920 -57150  99060 -57150  99060 -55880  121920 -55880
            121920 -57150))
    (via "Via[0-1]_685.8:330.2_um")
    (rule
      (width 152.4)
      (clearance 152.5)
      (clearance 152.5 (type default_smd))
      (clearance 38.1 (type smd_smd))
    )
  )
  (placement
    (component "Package_SO:TSOP-I-48_18.4x12mm_P0.5mm"
      (place U1 110490 -86360 front 270 (PN CY62157))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x22_P2.54mm_Vertical
      (place J1 101600 -59690 front 0 (PN Conn_01x22_Male))
      (place J2 119380 -59690 front 0 (PN Conn_01x22_Male))
    )
    (component Capacitor_SMD:C_0805_2012Metric
      (place C1 107950 -99060 front 0 (PN 0.1uF))
    )
  )
  (library
    (image "Package_SO:TSOP-I-48_18.4x12mm_P0.5mm"
      (outline (path signal 100  -8200 6000  9200 6000))
      (outline (path signal 100  -9200 -6000  -9200 5000))
      (outline (path signal 100  9200 -6000  -9200 -6000))
      (outline (path signal 100  9200 6000  9200 -6000))
      (outline (path signal 100  -8200 6000  -9200 5000))
      (outline (path signal 100  9200 6120  -10200 6120))
      (outline (path signal 120  -9200 -6120  9200 -6120))
      (outline (path signal 50  -10550 6250  10550 6250))
      (outline (path signal 50  10550 6250  10550 -6250))
      (outline (path signal 50  10550 -6250  -10550 -6250))
      (outline (path signal 50  -10550 -6250  -10550 6250))
      (pin Rect[T]Pad_1100x250_um 48 9750 5750)
      (pin Rect[T]Pad_1100x250_um 47 9750 5250)
      (pin Rect[T]Pad_1100x250_um 46 9750 4750)
      (pin Rect[T]Pad_1100x250_um 45 9750 4250)
      (pin Rect[T]Pad_1100x250_um 44 9750 3750)
      (pin Rect[T]Pad_1100x250_um 43 9750 3250)
      (pin Rect[T]Pad_1100x250_um 42 9750 2750)
      (pin Rect[T]Pad_1100x250_um 41 9750 2250)
      (pin Rect[T]Pad_1100x250_um 40 9750 1750)
      (pin Rect[T]Pad_1100x250_um 39 9750 1250)
      (pin Rect[T]Pad_1100x250_um 38 9750 750)
      (pin Rect[T]Pad_1100x250_um 37 9750 250)
      (pin Rect[T]Pad_1100x250_um 36 9750 -250)
      (pin Rect[T]Pad_1100x250_um 35 9750 -750)
      (pin Rect[T]Pad_1100x250_um 34 9750 -1250)
      (pin Rect[T]Pad_1100x250_um 33 9750 -1750)
      (pin Rect[T]Pad_1100x250_um 32 9750 -2250)
      (pin Rect[T]Pad_1100x250_um 31 9750 -2750)
      (pin Rect[T]Pad_1100x250_um 30 9750 -3250)
      (pin Rect[T]Pad_1100x250_um 29 9750 -3750)
      (pin Rect[T]Pad_1100x250_um 28 9750 -4250)
      (pin Rect[T]Pad_1100x250_um 27 9750 -4750)
      (pin Rect[T]Pad_1100x250_um 26 9750 -5250)
      (pin Rect[T]Pad_1100x250_um 24 -9750 -5750)
      (pin Rect[T]Pad_1100x250_um 23 -9750 -5250)
      (pin Rect[T]Pad_1100x250_um 22 -9750 -4750)
      (pin Rect[T]Pad_1100x250_um 21 -9750 -4250)
      (pin Rect[T]Pad_1100x250_um 20 -9750 -3750)
      (pin Rect[T]Pad_1100x250_um 19 -9750 -3250)
      (pin Rect[T]Pad_1100x250_um 18 -9750 -2750)
      (pin Rect[T]Pad_1100x250_um 17 -9750 -2250)
      (pin Rect[T]Pad_1100x250_um 16 -9750 -1750)
      (pin Rect[T]Pad_1100x250_um 15 -9750 -1250)
      (pin Rect[T]Pad_1100x250_um 14 -9750 -750)
      (pin Rect[T]Pad_1100x250_um 13 -9750 -250)
      (pin Rect[T]Pad_1100x250_um 12 -9750 250)
      (pin Rect[T]Pad_1100x250_um 11 -9750 750)
      (pin Rect[T]Pad_1100x250_um 10 -9750 1250)
      (pin Rect[T]Pad_1100x250_um 9 -9750 1750)
      (pin Rect[T]Pad_1100x250_um 8 -9750 2250)
      (pin Rect[T]Pad_1100x250_um 7 -9750 2750)
      (pin Rect[T]Pad_1100x250_um 6 -9750 3250)
      (pin Rect[T]Pad_1100x250_um 5 -9750 3750)
      (pin Rect[T]Pad_1100x250_um 4 -9750 4250)
      (pin Rect[T]Pad_1100x250_um 3 -9750 4750)
      (pin Rect[T]Pad_1100x250_um 2 -9750 5250)
      (pin Rect[T]Pad_1100x250_um 25 9750 -5750)
      (pin Rect[T]Pad_1100x250_um 1 -9750 5750)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x22_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -55150  1800 1800))
      (outline (path signal 50  -1800 -55150  1800 -55150))
      (outline (path signal 50  -1800 1800  -1800 -55150))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -54670))
      (outline (path signal 120  -1330 -1270  -1330 -54670))
      (outline (path signal 120  -1330 -54670  1330 -54670))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -54610  -1270 635))
      (outline (path signal 100  1270 -54610  -1270 -54610))
      (outline (path signal 100  1270 1270  1270 -54610))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  -1000 -600  -1000 600))
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_975x1400_244.678_um
      (shape (polygon F.Cu 0  286.238 697.211  327.435 686.172  366.089 668.147  401.026 643.684
            431.184 613.526  455.647 578.589  473.672 539.935  484.711 498.738
            488.428 456.25  488.428 -456.25  484.711 -498.738  473.672 -539.935
            455.647 -578.589  431.184 -613.526  401.026 -643.684  366.089 -668.147
            327.435 -686.172  286.238 -697.211  243.75 -700.928  -243.75 -700.928
            -286.238 -697.211  -327.435 -686.172  -366.089 -668.147  -401.026 -643.684
            -431.184 -613.526  -455.647 -578.589  -473.672 -539.935  -484.711 -498.738
            -488.428 -456.25  -488.428 456.25  -484.711 498.738  -473.672 539.935
            -455.647 578.589  -431.184 613.526  -401.026 643.684  -366.089 668.147
            -327.435 686.172  -286.238 697.211  -243.75 700.928  243.75 700.928
            286.238 697.211))
      (attach off)
    )
    (padstack Rect[T]Pad_1100x250_um
      (shape (rect F.Cu -550 -125 550 125))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_685.8:330.2_um"
      (shape (circle F.Cu 685.8))
      (shape (circle B.Cu 685.8))
      (attach off)
    )
  )
  (network
    (net +3V3
      (pins U1-37 J2-2 C1-2)
    )
    (net GND
      (pins U1-46 U1-27 J2-1 C1-1)
    )
    (net "Net-(J1-Pad22)"
      (pins U1-12 J1-22)
    )
    (net "Net-(J1-Pad21)"
      (pins U1-26 J1-21)
    )
    (net "Net-(J1-Pad20)"
      (pins U1-45 J1-20)
    )
    (net "Net-(J1-Pad19)"
      (pins U1-16 J1-19)
    )
    (net "Net-(J1-Pad18)"
      (pins U1-17 J1-18)
    )
    (net "Net-(J1-Pad17)"
      (pins U1-48 J1-17)
    )
    (net "Net-(J1-Pad16)"
      (pins U1-1 J1-16)
    )
    (net "Net-(J1-Pad15)"
      (pins U1-2 J1-15)
    )
    (net "Net-(J1-Pad14)"
      (pins U1-3 J1-14)
    )
    (net "Net-(J1-Pad13)"
      (pins U1-4 J1-13)
    )
    (net "Net-(J1-Pad12)"
      (pins U1-5 J1-12)
    )
    (net "Net-(J1-Pad11)"
      (pins U1-6 J1-11)
    )
    (net "Net-(J1-Pad10)"
      (pins U1-7 J1-10)
    )
    (net "Net-(J1-Pad9)"
      (pins U1-8 J1-9)
    )
    (net "Net-(J1-Pad8)"
      (pins U1-18 J1-8)
    )
    (net "Net-(J1-Pad7)"
      (pins U1-19 J1-7)
    )
    (net "Net-(J1-Pad6)"
      (pins U1-20 J1-6)
    )
    (net "Net-(J1-Pad5)"
      (pins U1-21 J1-5)
    )
    (net "Net-(J1-Pad4)"
      (pins U1-22 J1-4)
    )
    (net "Net-(J1-Pad3)"
      (pins U1-23 J1-3)
    )
    (net "Net-(J1-Pad2)"
      (pins U1-24 J1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins U1-25 J1-1)
    )
    (net "Net-(J2-Pad22)"
      (pins U1-29 J2-22)
    )
    (net "Net-(J2-Pad21)"
      (pins U1-31 J2-21)
    )
    (net "Net-(J2-Pad20)"
      (pins U1-33 J2-20)
    )
    (net "Net-(J2-Pad19)"
      (pins U1-35 J2-19)
    )
    (net "Net-(J2-Pad18)"
      (pins U1-38 J2-18)
    )
    (net "Net-(J2-Pad17)"
      (pins U1-40 J2-17)
    )
    (net "Net-(J2-Pad16)"
      (pins U1-42 J2-16)
    )
    (net "Net-(J2-Pad15)"
      (pins U1-44 J2-15)
    )
    (net "Net-(J2-Pad14)"
      (pins U1-30 J2-14)
    )
    (net "Net-(J2-Pad13)"
      (pins U1-32 J2-13)
    )
    (net "Net-(J2-Pad12)"
      (pins U1-34 J2-12)
    )
    (net "Net-(J2-Pad11)"
      (pins U1-36 J2-11)
    )
    (net "Net-(J2-Pad10)"
      (pins U1-39 J2-10)
    )
    (net "Net-(J2-Pad9)"
      (pins U1-41 J2-9)
    )
    (net "Net-(J2-Pad8)"
      (pins U1-43 J2-8)
    )
    (net ~WE
      (pins U1-11 J2-7)
    )
    (net ~OE
      (pins U1-28 J2-6)
    )
    (net ~BYTE
      (pins U1-47 J2-5)
    )
    (net ~BHE
      (pins U1-14 J2-4)
    )
    (net ~BLE
      (pins U1-15 J2-3)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (class kicad_default "" +3V3 GND "Net-(J1-Pad1)" "Net-(J1-Pad10)" "Net-(J1-Pad11)"
      "Net-(J1-Pad12)" "Net-(J1-Pad13)" "Net-(J1-Pad14)" "Net-(J1-Pad15)"
      "Net-(J1-Pad16)" "Net-(J1-Pad17)" "Net-(J1-Pad18)" "Net-(J1-Pad19)"
      "Net-(J1-Pad2)" "Net-(J1-Pad20)" "Net-(J1-Pad21)" "Net-(J1-Pad22)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)"
      "Net-(J1-Pad9)" "Net-(J2-Pad10)" "Net-(J2-Pad11)" "Net-(J2-Pad12)" "Net-(J2-Pad13)"
      "Net-(J2-Pad14)" "Net-(J2-Pad15)" "Net-(J2-Pad16)" "Net-(J2-Pad17)"
      "Net-(J2-Pad18)" "Net-(J2-Pad19)" "Net-(J2-Pad20)" "Net-(J2-Pad21)"
      "Net-(J2-Pad22)" "Net-(J2-Pad8)" "Net-(J2-Pad9)" "Net-(U1-Pad10)" "Net-(U1-Pad13)"
      "Net-(U1-Pad9)" ~BHE ~BLE ~BYTE ~OE ~WE
      (circuit
        (use_via Via[0-1]_685.8:330.2_um)
      )
      (rule
        (width 152.4)
        (clearance 152.5)
      )
    )
  )
  (wiring
  )
)
