

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sun Jul 27 07:20:51 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     8                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     9                           	dabs	1,0x7E,2
    10     0000                     
    11                           ; Generated 12/10/2023 GMT
    12                           ; 
    13                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    14                           ; All rights reserved.
    15                           ; 
    16                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    17                           ; 
    18                           ; Redistribution and use in source and binary forms, with or without modification, are
    19                           ; permitted provided that the following conditions are met:
    20                           ; 
    21                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    22                           ;        conditions and the following disclaimer.
    23                           ; 
    24                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    25                           ;        of conditions and the following disclaimer in the documentation and/or other
    26                           ;        materials provided with the distribution. Publication is not required when
    27                           ;        this file is used in an embedded application.
    28                           ; 
    29                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    30                           ;        software without specific prior written permission.
    31                           ; 
    32                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    33                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    34                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    35                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    36                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    37                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    38                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    39                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    40                           ; 
    41                           ; 
    42                           ; Code-generator required, PIC16F887 Definitions
    43                           ; 
    44                           ; SFR Addresses
    45     0004                     fsr             equ	4
    46     0004                     fsr0            equ	4
    47     0000                     indf            equ	0
    48     0000                     indf0           equ	0
    49     0002                     pc              equ	2
    50     0002                     pcl             equ	2
    51     000A                     pclath          equ	10
    52     0003                     status          equ	3
    53     0000                     INDF            equ	0	;# 
    54     0001                     TMR0            equ	1	;# 
    55     0002                     PCL             equ	2	;# 
    56     0003                     STATUS          equ	3	;# 
    57     0004                     FSR             equ	4	;# 
    58     0005                     PORTA           equ	5	;# 
    59     0006                     PORTB           equ	6	;# 
    60     0007                     PORTC           equ	7	;# 
    61     0008                     PORTD           equ	8	;# 
    62     0009                     PORTE           equ	9	;# 
    63     000A                     PCLATH          equ	10	;# 
    64     000B                     INTCON          equ	11	;# 
    65     000C                     PIR1            equ	12	;# 
    66     000D                     PIR2            equ	13	;# 
    67     000E                     TMR1            equ	14	;# 
    68     000E                     TMR1L           equ	14	;# 
    69     000F                     TMR1H           equ	15	;# 
    70     0010                     T1CON           equ	16	;# 
    71     0011                     TMR2            equ	17	;# 
    72     0012                     T2CON           equ	18	;# 
    73     0013                     SSPBUF          equ	19	;# 
    74     0014                     SSPCON          equ	20	;# 
    75     0015                     CCPR1           equ	21	;# 
    76     0015                     CCPR1L          equ	21	;# 
    77     0016                     CCPR1H          equ	22	;# 
    78     0017                     CCP1CON         equ	23	;# 
    79     0018                     RCSTA           equ	24	;# 
    80     0019                     TXREG           equ	25	;# 
    81     001A                     RCREG           equ	26	;# 
    82     001B                     CCPR2           equ	27	;# 
    83     001B                     CCPR2L          equ	27	;# 
    84     001C                     CCPR2H          equ	28	;# 
    85     001D                     CCP2CON         equ	29	;# 
    86     001E                     ADRESH          equ	30	;# 
    87     001F                     ADCON0          equ	31	;# 
    88     0081                     OPTION_REG      equ	129	;# 
    89     0085                     TRISA           equ	133	;# 
    90     0086                     TRISB           equ	134	;# 
    91     0087                     TRISC           equ	135	;# 
    92     0088                     TRISD           equ	136	;# 
    93     0089                     TRISE           equ	137	;# 
    94     008C                     PIE1            equ	140	;# 
    95     008D                     PIE2            equ	141	;# 
    96     008E                     PCON            equ	142	;# 
    97     008F                     OSCCON          equ	143	;# 
    98     0090                     OSCTUNE         equ	144	;# 
    99     0091                     SSPCON2         equ	145	;# 
   100     0092                     PR2             equ	146	;# 
   101     0093                     SSPADD          equ	147	;# 
   102     0093                     SSPMSK          equ	147	;# 
   103     0093                     MSK             equ	147	;# 
   104     0094                     SSPSTAT         equ	148	;# 
   105     0095                     WPUB            equ	149	;# 
   106     0096                     IOCB            equ	150	;# 
   107     0097                     VRCON           equ	151	;# 
   108     0098                     TXSTA           equ	152	;# 
   109     0099                     SPBRG           equ	153	;# 
   110     009A                     SPBRGH          equ	154	;# 
   111     009B                     PWM1CON         equ	155	;# 
   112     009C                     ECCPAS          equ	156	;# 
   113     009D                     PSTRCON         equ	157	;# 
   114     009E                     ADRESL          equ	158	;# 
   115     009F                     ADCON1          equ	159	;# 
   116     0105                     WDTCON          equ	261	;# 
   117     0107                     CM1CON0         equ	263	;# 
   118     0108                     CM2CON0         equ	264	;# 
   119     0109                     CM2CON1         equ	265	;# 
   120     010C                     EEDATA          equ	268	;# 
   121     010C                     EEDAT           equ	268	;# 
   122     010D                     EEADR           equ	269	;# 
   123     010E                     EEDATH          equ	270	;# 
   124     010F                     EEADRH          equ	271	;# 
   125     0185                     SRCON           equ	389	;# 
   126     0187                     BAUDCTL         equ	391	;# 
   127     0188                     ANSEL           equ	392	;# 
   128     0189                     ANSELH          equ	393	;# 
   129     018C                     EECON1          equ	396	;# 
   130     018D                     EECON2          equ	397	;# 
   131     0000                     INDF            equ	0	;# 
   132     0001                     TMR0            equ	1	;# 
   133     0002                     PCL             equ	2	;# 
   134     0003                     STATUS          equ	3	;# 
   135     0004                     FSR             equ	4	;# 
   136     0005                     PORTA           equ	5	;# 
   137     0006                     PORTB           equ	6	;# 
   138     0007                     PORTC           equ	7	;# 
   139     0008                     PORTD           equ	8	;# 
   140     0009                     PORTE           equ	9	;# 
   141     000A                     PCLATH          equ	10	;# 
   142     000B                     INTCON          equ	11	;# 
   143     000C                     PIR1            equ	12	;# 
   144     000D                     PIR2            equ	13	;# 
   145     000E                     TMR1            equ	14	;# 
   146     000E                     TMR1L           equ	14	;# 
   147     000F                     TMR1H           equ	15	;# 
   148     0010                     T1CON           equ	16	;# 
   149     0011                     TMR2            equ	17	;# 
   150     0012                     T2CON           equ	18	;# 
   151     0013                     SSPBUF          equ	19	;# 
   152     0014                     SSPCON          equ	20	;# 
   153     0015                     CCPR1           equ	21	;# 
   154     0015                     CCPR1L          equ	21	;# 
   155     0016                     CCPR1H          equ	22	;# 
   156     0017                     CCP1CON         equ	23	;# 
   157     0018                     RCSTA           equ	24	;# 
   158     0019                     TXREG           equ	25	;# 
   159     001A                     RCREG           equ	26	;# 
   160     001B                     CCPR2           equ	27	;# 
   161     001B                     CCPR2L          equ	27	;# 
   162     001C                     CCPR2H          equ	28	;# 
   163     001D                     CCP2CON         equ	29	;# 
   164     001E                     ADRESH          equ	30	;# 
   165     001F                     ADCON0          equ	31	;# 
   166     0081                     OPTION_REG      equ	129	;# 
   167     0085                     TRISA           equ	133	;# 
   168     0086                     TRISB           equ	134	;# 
   169     0087                     TRISC           equ	135	;# 
   170     0088                     TRISD           equ	136	;# 
   171     0089                     TRISE           equ	137	;# 
   172     008C                     PIE1            equ	140	;# 
   173     008D                     PIE2            equ	141	;# 
   174     008E                     PCON            equ	142	;# 
   175     008F                     OSCCON          equ	143	;# 
   176     0090                     OSCTUNE         equ	144	;# 
   177     0091                     SSPCON2         equ	145	;# 
   178     0092                     PR2             equ	146	;# 
   179     0093                     SSPADD          equ	147	;# 
   180     0093                     SSPMSK          equ	147	;# 
   181     0093                     MSK             equ	147	;# 
   182     0094                     SSPSTAT         equ	148	;# 
   183     0095                     WPUB            equ	149	;# 
   184     0096                     IOCB            equ	150	;# 
   185     0097                     VRCON           equ	151	;# 
   186     0098                     TXSTA           equ	152	;# 
   187     0099                     SPBRG           equ	153	;# 
   188     009A                     SPBRGH          equ	154	;# 
   189     009B                     PWM1CON         equ	155	;# 
   190     009C                     ECCPAS          equ	156	;# 
   191     009D                     PSTRCON         equ	157	;# 
   192     009E                     ADRESL          equ	158	;# 
   193     009F                     ADCON1          equ	159	;# 
   194     0105                     WDTCON          equ	261	;# 
   195     0107                     CM1CON0         equ	263	;# 
   196     0108                     CM2CON0         equ	264	;# 
   197     0109                     CM2CON1         equ	265	;# 
   198     010C                     EEDATA          equ	268	;# 
   199     010C                     EEDAT           equ	268	;# 
   200     010D                     EEADR           equ	269	;# 
   201     010E                     EEDATH          equ	270	;# 
   202     010F                     EEADRH          equ	271	;# 
   203     0185                     SRCON           equ	389	;# 
   204     0187                     BAUDCTL         equ	391	;# 
   205     0188                     ANSEL           equ	392	;# 
   206     0189                     ANSELH          equ	393	;# 
   207     018C                     EECON1          equ	396	;# 
   208     018D                     EECON2          equ	397	;# 
   209     0008                     _PORTD          set	8
   210     0006                     _PORTB          set	6
   211     0007                     _PORTC          set	7
   212     0088                     _TRISD          set	136
   213     0087                     _TRISC          set	135
   214     0081                     _OPTION_REG     set	129
   215     0086                     _TRISB          set	134
   216     0189                     _ANSELH         set	393
   217     0188                     _ANSEL          set	392
   218                           
   219                           	psect	cinit
   220     07FB                     start_initialization:	
   221                           ; #config settings
   222                           
   223     07FB                     __initialization:
   224                           
   225                           ; Clear objects allocated to COMMON
   226     07FB  01F0               	clrf	__pbssCOMMON& (0+127)
   227     07FC                     end_of_initialization:	
   228                           ;End of C runtime variable initialization code
   229                           
   230     07FC                     __end_of__initialization:
   231     07FC  0183               	clrf	3
   232     07FD  120A  118A  2FCC   	ljmp	_main	;jump to C main() function
   233                           
   234                           	psect	bssCOMMON
   235     0070                     __pbssCOMMON:
   236     0070                     _portval:
   237     0070                     	ds	1
   238                           
   239                           	psect	cstackCOMMON
   240     0071                     __pcstackCOMMON:
   241     0071                     ?_main:
   242     0071                     ??_main:	
   243                           ; 1 bytes @ 0x0
   244                           
   245                           
   246                           ; 1 bytes @ 0x0
   247     0071                     	ds	1
   248                           
   249                           	psect	maintext
   250     07CC                     __pmaintext:	
   251 ;;
   252 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   253 ;;
   254 ;; *************** function _main *****************
   255 ;; Defined at:
   256 ;;		line 10 in file "main.c"
   257 ;; Parameters:    Size  Location     Type
   258 ;;		None
   259 ;; Auto vars:     Size  Location     Type
   260 ;;		None
   261 ;; Return value:  Size  Location     Type
   262 ;;                  1    wreg      void 
   263 ;; Registers used:
   264 ;;		wreg, status,2, status,0
   265 ;; Tracked objects:
   266 ;;		On entry : B00/0
   267 ;;		On exit  : 0/0
   268 ;;		Unchanged: 0/0
   269 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   270 ;;      Params:         0       0       0       0       0
   271 ;;      Locals:         0       0       0       0       0
   272 ;;      Temps:          1       0       0       0       0
   273 ;;      Totals:         1       0       0       0       0
   274 ;;Total ram usage:        1 bytes
   275 ;; This function calls:
   276 ;;		Nothing
   277 ;; This function is called by:
   278 ;;		Startup code after reset
   279 ;; This function uses a non-reentrant model
   280 ;;
   281                           
   282     07CC                     _main:	
   283                           ;psect for function _main
   284                           
   285     07CC                     l576:	
   286                           ;incstack = 0
   287                           ; Regs used in _main: [wreg+status,2+status,0]
   288                           
   289                           
   290                           ;main.c: 12:     ANSEL = 0x00;
   291     07CC  1683               	bsf	3,5	;RP0=1, select bank3
   292     07CD  1703               	bsf	3,6	;RP1=1, select bank3
   293     07CE  0188               	clrf	8	;volatile
   294                           
   295                           ;main.c: 13:     ANSELH = 0x00;
   296     07CF  0189               	clrf	9	;volatile
   297     07D0                     l578:
   298                           
   299                           ;main.c: 14:     TRISB = 0xFC;
   300     07D0  30FC               	movlw	252
   301     07D1  1683               	bsf	3,5	;RP0=1, select bank1
   302     07D2  1303               	bcf	3,6	;RP1=0, select bank1
   303     07D3  0086               	movwf	6	;volatile
   304     07D4                     l580:
   305                           
   306                           ;main.c: 15:     OPTION_REG &= 0x7F;
   307     07D4  307F               	movlw	127
   308     07D5  0581               	andwf	1,f	;volatile
   309     07D6                     l582:
   310                           
   311                           ;main.c: 16:     TRISC = 0xFF;
   312     07D6  30FF               	movlw	255
   313     07D7  0087               	movwf	7	;volatile
   314     07D8                     l584:
   315                           
   316                           ;main.c: 17:     TRISD = 0xF0;
   317     07D8  30F0               	movlw	240
   318     07D9  0088               	movwf	8	;volatile
   319     07DA                     l586:
   320                           
   321                           ;main.c: 19:     {;main.c: 20:         if(PORTC & 0x01)
   322     07DA  1283               	bcf	3,5	;RP0=0, select bank0
   323     07DB  1C07               	btfss	7,0	;volatile
   324     07DC  2FDE               	goto	u11
   325     07DD  2FDF               	goto	u10
   326     07DE                     u11:
   327     07DE  2FE2               	goto	l26
   328     07DF                     u10:
   329     07DF                     l588:
   330                           
   331                           ;main.c: 21:             PORTB &= 0xFE;
   332     07DF  30FE               	movlw	254
   333     07E0  0586               	andwf	6,f	;volatile
   334     07E1  2FE3               	goto	l27
   335     07E2                     l26:	
   336                           ;main.c: 22:         else
   337                           
   338                           
   339                           ;main.c: 23:             PORTB |= 0x01;
   340     07E2  1406               	bsf	6,0	;volatile
   341     07E3                     l27:
   342                           
   343                           ;main.c: 24:         if(PORTC & 0x02)
   344     07E3  1C87               	btfss	7,1	;volatile
   345     07E4  2FE6               	goto	u21
   346     07E5  2FE7               	goto	u20
   347     07E6                     u21:
   348     07E6  2FEA               	goto	l28
   349     07E7                     u20:
   350     07E7                     l590:
   351                           
   352                           ;main.c: 25:             PORTB &= 0xFD;
   353     07E7  30FD               	movlw	253
   354     07E8  0586               	andwf	6,f	;volatile
   355     07E9  2FEB               	goto	l592
   356     07EA                     l28:	
   357                           ;main.c: 26:         else
   358                           
   359                           
   360                           ;main.c: 27:             PORTB |= 0x02;
   361     07EA  1486               	bsf	6,1	;volatile
   362     07EB                     l592:
   363                           
   364                           ;main.c: 28:         portval = PORTB >> 4;
   365     07EB  0806               	movf	6,w	;volatile
   366     07EC  00F1               	movwf	??_main
   367     07ED  3004               	movlw	4
   368     07EE                     u35:
   369     07EE  1003               	clrc
   370     07EF  0CF1               	rrf	??_main,f
   371     07F0  3EFF               	addlw	-1
   372     07F1  1D03               	skipz
   373     07F2  2FEE               	goto	u35
   374     07F3  0871               	movf	??_main,w
   375     07F4  00F0               	movwf	_portval
   376     07F5                     l594:
   377                           
   378                           ;main.c: 29:         PORTD = ~portval;
   379     07F5  0970               	comf	_portval,w
   380     07F6  0088               	movwf	8	;volatile
   381     07F7  2FDA               	goto	l586
   382     07F8  120A  118A  2800   	ljmp	start
   383     07FB                     __end_of_main:
   384     0002                     ___latbits      equ	2
   385     007E                     btemp           set	126	;btemp
   386     007E                     wtemp0          set	126
   387                           
   388                           	psect	config
   389                           
   390                           ;Config register CONFIG1 @ 0x2007
   391                           ;	Oscillator Selection bits
   392                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   393                           ;	Watchdog Timer Enable bit
   394                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   395                           ;	Power-up Timer Enable bit
   396                           ;	PWRTE = 0x1, unprogrammed default
   397                           ;	RE3/MCLR pin function select bit
   398                           ;	MCLRE = 0x1, unprogrammed default
   399                           ;	Code Protection bit
   400                           ;	CP = 0x1, unprogrammed default
   401                           ;	Data Code Protection bit
   402                           ;	CPD = 0x1, unprogrammed default
   403                           ;	Brown Out Reset Selection bits
   404                           ;	BOREN = 0x3, unprogrammed default
   405                           ;	Internal External Switchover bit
   406                           ;	IESO = 0x1, unprogrammed default
   407                           ;	Fail-Safe Clock Monitor Enabled bit
   408                           ;	FCMEN = 0x1, unprogrammed default
   409                           ;	Low Voltage Programming Enable bit
   410                           ;	LVP = 0x1, unprogrammed default
   411                           ;	In-Circuit Debugger Mode bit
   412                           ;	DEBUG = 0x1, unprogrammed default
   413     2007                     	org	8199
   414     2007  3FF4               	dw	16372

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      1       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      1       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sun Jul 27 07:20:51 2025

                     l26 07E2                       l27 07E3                       l28 07EA  
                     u10 07DF                       u11 07DE                       u20 07E7  
                     u21 07E6                       u35 07EE                      l580 07D4  
                    l590 07E7                      l582 07D6                      l592 07EB  
                    l584 07D8                      l576 07CC                      l594 07F5  
                    l586 07DA                      l578 07D0                      l588 07DF  
                   _main 07CC                     btemp 007E                     start 0000  
                  ?_main 0071                    _ANSEL 0188                    _PORTB 0006  
                  _PORTC 0007                    _PORTD 0008                    _TRISB 0086  
                  _TRISC 0087                    _TRISD 0088                    status 0003  
                  wtemp0 007E          __initialization 07FB             __end_of_main 07FB  
                 ??_main 0071                   _ANSELH 0189  __end_of__initialization 07FC  
         __pcstackCOMMON 0071               __pmaintext 07CC                  _portval 0070  
   end_of_initialization 07FC      start_initialization 07FB              __pbssCOMMON 0070  
              ___latbits 0002               _OPTION_REG 0081  
