int F_1 ( T_1 V_1 )\r\n{\r\nT_2 V_2 = ( V_1 & V_3 ) >> V_4 ;\r\nT_2 V_5 = ( V_1 & V_6 ) >> V_7 ;\r\nT_2 V_8 = ( V_1 & V_9 ) >> V_10 ;\r\nT_2 V_11 = ( V_1 & V_12 ) >> V_13 ;\r\nT_2 V_14 = ( V_1 & V_15 ) >> V_16 ;\r\nT_2 V_17 = ( V_1 & V_18 ) >> V_19 ;\r\nif ( V_2 )\r\nF_2 ( V_5 , V_20 + V_2 ) ;\r\nif ( V_8 )\r\nF_2 ( V_11 , V_20 + V_8 ) ;\r\nif ( ! ( V_17 & V_21 ) && V_14 )\r\nF_2 ( V_17 , V_20 + V_14 ) ;\r\nreturn 0 ;\r\n}\r\nint F_3 ( T_1 * V_22 , unsigned V_23 )\r\n{\r\nT_1 * V_24 = V_22 ;\r\nint V_25 ;\r\nint V_26 ;\r\nfor ( V_25 = 0 ; V_25 < V_23 ; V_25 ++ ) {\r\nV_26 = F_1 ( * V_24 ) ;\r\nif ( V_26 )\r\nreturn V_26 ;\r\nV_24 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_4 ( void T_3 * V_27 )\r\n{\r\nV_20 = V_27 ;\r\n}
