Release 14.6 Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx95tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/14.6/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</usr/local/Xilinx/14.6/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /usr/local/Xilinx/14.6/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory
/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/impl
ementation 

Using Flow File:
/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/impl
ementation/fpga.flw 
Using Option File(s): 
 /afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx95tff1136-1 -nt timestamp -sd ../pcores -uc system.ucf
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system.ngc" system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/14.6/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</usr/local/Xilinx/14.6/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /usr/local/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vsx95tff1136-1 -nt timestamp -sd ../pcores -uc system.ucf
/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/impl
ementation/system.ngc system.ngd

Reading NGO file
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system.ngc" ...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_infrastructure_inst_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_reset_block_inst_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_opb0_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_epb_opb_bridge_inst_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_epb_infrastructure_inst_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_sys_block_inst_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_opb_adccontroller_0_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_xsg_core_config_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_adc_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_addr_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_bram_lsb_ramif_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_bram_lsb_ramblk_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_bram_lsb_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_bram_msb_ramif_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_bram_msb_ramblk_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_bram_msb_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_snap64_ctrl_wrapper.ngc"...
Loading design module
"/afs/lns.mit.edu/user/prajwal/casper/iADC/interleaved_adc_64/XPS_ROACH_base/imp
lementation/system_interleaved_adc_64_trigger_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_epb_clk_in = PERIOD
   epb_clk 66 MHz;> [system.ucf(11)]: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'epb_clk'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_n', used in period specification
   'TS_sys_clk_n', was traced into DCM_ADV instance
   infrastructure_inst/SYS_CLK_DCM. The following new TNM groups and period
   specifications were generated at the DCM_ADV output(s): 
   CLK2X: <TIMESPEC TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int =
   PERIOD "infrastructure_inst_infrastructure_inst_sys_clk2x_int" TS_sys_clk_n *
   2 HIGH 50%>

INFO:ConstraintSystem - The Period constraint <PERIOD = 5 ns ;>
   [system.ucf(128)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

INFO:ConstraintSystem - The Period constraint <PERIOD = 5 ns ;>
   [system.ucf(129)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   infrastructure_inst/SYS_CLK_DCM to 10.000000 ns based on the period
   specification (<TIMESPEC TS_sys_clk_n = PERIOD sys_clk_n 100 MHz;>
   [system.ucf(5)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/defaul
   t_clock_driver_interleaved_adc_64_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_
   array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interl
   eaved_adc_64_x0/snap64_a287c47437/bram_lsb_a795a20a6f/calc_add_aff9e82df6/add
   _sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array
   [0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interl
   eaved_adc_64_x0/snap64_a287c47437/bram_lsb_a795a20a6f/calc_add_aff9e82df6/add
   _sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array
   [1].bit_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interl
   eaved_adc_64_x0/snap64_a287c47437/bram_lsb_a795a20a6f/calc_add_aff9e82df6/add
   _sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array
   [2].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interl
   eaved_adc_64_x0/snap64_a287c47437/bram_msb_b3906a2416/calc_add_aff9e82df6/add
   _sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array
   [0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interl
   eaved_adc_64_x0/snap64_a287c47437/bram_msb_b3906a2416/calc_add_aff9e82df6/add
   _sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array
   [1].bit_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'interleaved_adc_64_XSG_core_config/interleaved_adc_64_XSG_core_config/interl
   eaved_adc_64_x0/snap64_a287c47437/bram_msb_b3906a2416/calc_add_aff9e82df6/add
   _sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array
   [2].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N18' has no driver
WARNING:NgdBuild:452 - logical net 'N19' has no driver
WARNING:NgdBuild:452 - logical net 'N20' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver
WARNING:NgdBuild:452 - logical net 'N22' has no driver
WARNING:NgdBuild:452 - logical net 'N23' has no driver
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_assert<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_assert<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_assert<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_assert<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_assert<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_negate<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_negate<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_negate<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_negate<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_empty_
   thresh_negate<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_assert<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_assert<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_assert<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_assert<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_assert<0>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_negate<4>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_negate<3>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_negate<2>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_negate<1>' has no driver
WARNING:NgdBuild:452 - logical net
   'interleaved_adc_64_adc/interleaved_adc_64_adc/ADC_ASYNC_FIFO/BU2/prog_full_t
   hresh_negate<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  54

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  8 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -timing -detail -ol high -xe n -register_duplication -o system_map.ncd -w
-pr b system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</usr/local/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx95tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vsx95t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal epb_addr_gp<5> connected to top level port
   epb_addr_gp<5> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<4> connected to top level port
   epb_addr_gp<4> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<3> connected to top level port
   epb_addr_gp<3> has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_n connected to top level port
   adc0outofrangei_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_p connected to top level port
   adc0outofrangei_p has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_n connected to top level port
   adc0outofrangeq_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_p connected to top level port
   adc0outofrangeq_p has been removed.
WARNING:MapLib:701 - Signal adc0sync_n connected to top level port adc0sync_n
   has been removed.
WARNING:MapLib:701 - Signal adc0sync_p connected to top level port adc0sync_p
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_n connected to top level port aux0_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_p connected to top level port aux0_clk_p
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_n connected to top level port aux1_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_p connected to top level port aux1_clk_p
   has been removed.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk2x_int" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk2x_int" has
   been optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_lsb_ramblk/interleaved_adc_64_snap64_bram_lsb_
   ramblk/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9
   of frag REGCLKBU connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9
   of frag REGCLKBL connected to power/ground net
   interleaved_adc_64_snap64_bram_msb_ramblk/interleaved_adc_64_snap64_bram_msb_
   ramblk/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6deb56a7) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6deb56a7) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:df35730f) REAL time: 18 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:df35730f) REAL time: 18 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:df35730f) REAL time: 22 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:df35730f) REAL time: 22 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:2326976b) REAL time: 22 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:2326976b) REAL time: 22 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:2326976b) REAL time: 22 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:2326976b) REAL time: 22 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2326976b) REAL time: 22 secs 

Phase 12.8  Global Placement
.......................................................
............................................................
...................................................................................
..........................................................
.....................................
......................................................................................
Phase 12.8  Global Placement (Checksum:34092e2d) REAL time: 26 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:34092e2d) REAL time: 26 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:34092e2d) REAL time: 27 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:6af3210) REAL time: 3 mins 38 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:6af3210) REAL time: 3 mins 38 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:6af3210) REAL time: 3 mins 38 secs 

Total REAL time to Placer completion: 3 mins 38 secs 
Total CPU  time to Placer completion: 3 mins 37 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  144
Slice Logic Utilization:
  Number of Slice Registers:                   899 out of  58,880    1%
    Number used as Flip Flops:                 899
  Number of Slice LUTs:                      1,164 out of  58,880    1%
    Number used as logic:                    1,054 out of  58,880    1%
      Number using O6 output only:             957
      Number using O5 output only:              47
      Number using O5 and O6:                   50
    Number used as Memory:                     107 out of  24,320    1%
      Number used as Dual Port RAM:             96
        Number using O6 output only:            32
        Number using O5 output only:            32
        Number using O5 and O6:                 32
      Number used as Shift Register:            11
        Number using O6 output only:            11
    Number used as exclusive route-thru:         3
  Number of route-thrus:                        49
    Number using O6 output only:                49

Slice Logic Distribution:
  Number of occupied Slices:                   578 out of  14,720    3%
  Number of LUT Flip Flop pairs used:        1,441
    Number with an unused Flip Flop:           542 out of   1,441   37%
    Number with an unused LUT:                 277 out of   1,441   19%
    Number of fully used LUT-FF pairs:         622 out of   1,441   43%
    Number of unique control sets:              62
    Number of slice register sites lost
      to control set restrictions:             114 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       126 out of     640   19%
    Number of LOCed IOBs:                      126 out of     126  100%
    IOB Flip Flops:                             97
    IOB Master Pads:                             1
    IOB Slave Pads:                              1

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      64 out of     244   26%
    Number using BlockRAM only:                 64
    Total primitives used:
      Number of 36k BlockRAM used:              64
    Total Memory used (KB):                  2,304 out of   8,784   26%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of DCM_ADVs:                            3 out of      12   25%

Average Fanout of Non-Clock Nets:                6.35

Peak Memory Usage:  1105 MB
Total REAL time to MAP completion:  3 mins 44 secs 
Total CPU time to MAP completion:   3 mins 43 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -xe n -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </usr/local/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
</usr/local/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vsx95t.nph' in environment
/usr/local/Xilinx/14.6/ISE_DS/ISE/:/usr/local/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vsx95t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vsx95t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-06-08".



Device Utilization Summary:

   Number of BUFGs                           4 out of 32     12%
   Number of DCM_ADVs                        3 out of 12     25%
   Number of ILOGICs                        79 out of 800     9%
   Number of External IOBs                 124 out of 640    19%
      Number of LOCed IOBs                 124 out of 124   100%

   Number of External IOBMs                  1 out of 320     1%
      Number of LOCed IOBMs                  1 out of 1     100%

   Number of External IOBSs                  1 out of 320     1%
      Number of LOCed IOBSs                  1 out of 1     100%

   Number of OLOGICs                        18 out of 800     2%
   Number of RAMB36_EXPs                    64 out of 244    26%
   Number of Slices                        578 out of 14720   3%
   Number of Slice Registers               899 out of 58880   1%
      Number used as Flip Flops            899
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   1164 out of 58880   1%
   Number of Slice LUT-Flip Flop pairs    1441 out of 58880   2%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal infrastructure_inst/dly_clk has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13080 unrouted;      REAL time: 13 secs 

Phase  2  : 10707 unrouted;      REAL time: 13 secs 

Phase  3  : 2509 unrouted;      REAL time: 18 secs 

Phase  4  : 2510 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 
Total REAL time to Router completion: 26 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            adc0_clk |BUFGCTRL_X0Y30| No   |  346 |  0.769     |  2.299      |
+---------------------+--------------+------+------+------------+-------------+
|          adc0_psclk | BUFGCTRL_X0Y0| No   |  385 |  0.746     |  2.286      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "interleaved_adc_ | SETUP       |     0.030ns|     4.970ns|       0|           0
  64_adc/interleaved_adc_64_adc/adc_clk_dcm | HOLD        |     0.256ns|            |       0|           0
  " derived from  NET "interleaved_adc_64_a |             |            |            |        |            
  dc/interleaved_adc_64_adc/adc_clk_buf" PE |             |            |            |        |            
  RIOD = 5 ns        HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "interleaved_adc_64_adc/interleaved_a | MINLOWPULSE |     1.400ns|     3.600ns|       0|           0
  dc_64_adc/adc_clk_buf" PERIOD = 5 ns      |             |            |            |        |            
      HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" | MINPERIOD   |     1.668ns|     8.332ns|       0|           0
   100 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "epb_cs_n_IBUF" MAXDELAY = 4 ns       | MAXDELAY    |     1.762ns|     2.238ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" | MINPERIOD   |     2.779ns|     2.221ns|       0|           0
   200 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for interleaved_adc_64_adc/interleaved_adc_64_adc/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|interleaved_adc_64_adc/interlea|      5.000ns|      3.600ns|      4.970ns|            0|            0|            0|         6196|
|ved_adc_64_adc/adc_clk_buf     |             |             |             |             |             |             |             |
| interleaved_adc_64_adc/interle|      5.000ns|      4.970ns|          N/A|            0|            0|         6196|            0|
| aved_adc_64_adc/adc_clk_dcm   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 31 secs 
Total CPU time to PAR completion: 31 secs 

Peak Memory Usage:  941 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 200 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</usr/local/Xilinx/14.6/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</usr/local/Xilinx/14.6/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx95t.nph' in environment
/usr/local/Xilinx/14.6/ISE_DS/ISE/:/usr/local/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vsx95t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml
system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vsx95t,-1 (PRODUCTION 1.73 2013-06-08, STEPPING
level 0)
Report level:             error report, limited to 200 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 6196 paths, 1 nets, and 4096 connections

Design statistics:
   Minimum period:   8.332ns (Maximum frequency: 120.019MHz)
   Maximum net delay:   2.238ns


Analysis completed Thu Apr  3 22:53:30 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 10 secs 


