|P1_BOARD_vga_self
UART_TXD <= tx_module:inst6.tx
COL[0] => keypad:inst2.col[0]
COL[1] => keypad:inst2.col[1]
COL[2] => keypad:inst2.col[2]
COL[3] => keypad:inst2.col[3]
UART_RXD => rx_module2:inst5.rx
KEY[0] => I_O_Manager_VGA:inst9.BTN0
OSC_50 => I_O_Manager_VGA:inst9.CLK_50
OSC_50 => f_div:inst1.clkin
VGA_HS <= I_O_Manager_VGA:inst9.vga_hs
VGA_VS <= I_O_Manager_VGA:inst9.bga_vs
VGA_BLANK <= I_O_Manager_VGA:inst9.Vga_blank
VGA_SYNC <= I_O_Manager_VGA:inst9.Vga_Sync
VGA_CLK <= I_O_Manager_VGA:inst9.VGA_Clock
HEX0[0] <= I_O_Manager_VGA:inst9.H0[0]
HEX0[1] <= I_O_Manager_VGA:inst9.H0[1]
HEX0[2] <= I_O_Manager_VGA:inst9.H0[2]
HEX0[3] <= I_O_Manager_VGA:inst9.H0[3]
HEX0[4] <= I_O_Manager_VGA:inst9.H0[4]
HEX0[5] <= I_O_Manager_VGA:inst9.H0[5]
HEX0[6] <= I_O_Manager_VGA:inst9.H0[6]
HEX1[0] <= I_O_Manager_VGA:inst9.H1[0]
HEX1[1] <= I_O_Manager_VGA:inst9.H1[1]
HEX1[2] <= I_O_Manager_VGA:inst9.H1[2]
HEX1[3] <= I_O_Manager_VGA:inst9.H1[3]
HEX1[4] <= I_O_Manager_VGA:inst9.H1[4]
HEX1[5] <= I_O_Manager_VGA:inst9.H1[5]
HEX1[6] <= I_O_Manager_VGA:inst9.H1[6]
HEX2[0] <= I_O_Manager_VGA:inst9.H2[0]
HEX2[1] <= I_O_Manager_VGA:inst9.H2[1]
HEX2[2] <= I_O_Manager_VGA:inst9.H2[2]
HEX2[3] <= I_O_Manager_VGA:inst9.H2[3]
HEX2[4] <= I_O_Manager_VGA:inst9.H2[4]
HEX2[5] <= I_O_Manager_VGA:inst9.H2[5]
HEX2[6] <= I_O_Manager_VGA:inst9.H2[6]
HEX3[0] <= I_O_Manager_VGA:inst9.H3[0]
HEX3[1] <= I_O_Manager_VGA:inst9.H3[1]
HEX3[2] <= I_O_Manager_VGA:inst9.H3[2]
HEX3[3] <= I_O_Manager_VGA:inst9.H3[3]
HEX3[4] <= I_O_Manager_VGA:inst9.H3[4]
HEX3[5] <= I_O_Manager_VGA:inst9.H3[5]
HEX3[6] <= I_O_Manager_VGA:inst9.H3[6]
HEX4[0] <= I_O_Manager_VGA:inst9.H4[0]
HEX4[1] <= I_O_Manager_VGA:inst9.H4[1]
HEX4[2] <= I_O_Manager_VGA:inst9.H4[2]
HEX4[3] <= I_O_Manager_VGA:inst9.H4[3]
HEX4[4] <= I_O_Manager_VGA:inst9.H4[4]
HEX4[5] <= I_O_Manager_VGA:inst9.H4[5]
HEX4[6] <= I_O_Manager_VGA:inst9.H4[6]
HEX5[0] <= I_O_Manager_VGA:inst9.H5[0]
HEX5[1] <= I_O_Manager_VGA:inst9.H5[1]
HEX5[2] <= I_O_Manager_VGA:inst9.H5[2]
HEX5[3] <= I_O_Manager_VGA:inst9.H5[3]
HEX5[4] <= I_O_Manager_VGA:inst9.H5[4]
HEX5[5] <= I_O_Manager_VGA:inst9.H5[5]
HEX5[6] <= I_O_Manager_VGA:inst9.H5[6]
HEX6[0] <= I_O_Manager_VGA:inst9.H6[0]
HEX6[1] <= I_O_Manager_VGA:inst9.H6[1]
HEX6[2] <= I_O_Manager_VGA:inst9.H6[2]
HEX6[3] <= I_O_Manager_VGA:inst9.H6[3]
HEX6[4] <= I_O_Manager_VGA:inst9.H6[4]
HEX6[5] <= I_O_Manager_VGA:inst9.H6[5]
HEX6[6] <= I_O_Manager_VGA:inst9.H6[6]
HEX7[0] <= I_O_Manager_VGA:inst9.H7[0]
HEX7[1] <= I_O_Manager_VGA:inst9.H7[1]
HEX7[2] <= I_O_Manager_VGA:inst9.H7[2]
HEX7[3] <= I_O_Manager_VGA:inst9.H7[3]
HEX7[4] <= I_O_Manager_VGA:inst9.H7[4]
HEX7[5] <= I_O_Manager_VGA:inst9.H7[5]
HEX7[6] <= I_O_Manager_VGA:inst9.H7[6]
LED_GREEN[0] <= I_O_Manager_VGA:inst9.G0
LED_GREEN[1] <= I_O_Manager_VGA:inst9.G1
LED_GREEN[2] <= I_O_Manager_VGA:inst9.G2
LED_GREEN[7] <= I_O_Manager_VGA:inst9.G7
LED_GREEN[6] <= I_O_Manager_VGA:inst9.G6
LED_RED[0] <= I_O_Manager_VGA:inst9.R0
LED_RED[1] <= I_O_Manager_VGA:inst9.R1
LED_RED[2] <= I_O_Manager_VGA:inst9.R2
ROW[0] <= keypad:inst2.row[0]
ROW[1] <= keypad:inst2.row[1]
ROW[2] <= keypad:inst2.row[2]
ROW[3] <= keypad:inst2.row[3]
VGA_B[0] <= I_O_Manager_VGA:inst9.B[0]
VGA_B[1] <= I_O_Manager_VGA:inst9.B[1]
VGA_B[2] <= I_O_Manager_VGA:inst9.B[2]
VGA_B[3] <= I_O_Manager_VGA:inst9.B[3]
VGA_B[4] <= I_O_Manager_VGA:inst9.B[4]
VGA_B[5] <= I_O_Manager_VGA:inst9.B[5]
VGA_B[6] <= I_O_Manager_VGA:inst9.B[6]
VGA_B[7] <= I_O_Manager_VGA:inst9.B[7]
VGA_B[8] <= I_O_Manager_VGA:inst9.B[8]
VGA_B[9] <= I_O_Manager_VGA:inst9.B[9]
VGA_G[0] <= I_O_Manager_VGA:inst9.G[0]
VGA_G[1] <= I_O_Manager_VGA:inst9.G[1]
VGA_G[2] <= I_O_Manager_VGA:inst9.G[2]
VGA_G[3] <= I_O_Manager_VGA:inst9.G[3]
VGA_G[4] <= I_O_Manager_VGA:inst9.G[4]
VGA_G[5] <= I_O_Manager_VGA:inst9.G[5]
VGA_G[6] <= I_O_Manager_VGA:inst9.G[6]
VGA_G[7] <= I_O_Manager_VGA:inst9.G[7]
VGA_G[8] <= I_O_Manager_VGA:inst9.G[8]
VGA_G[9] <= I_O_Manager_VGA:inst9.G[9]
VGA_R[0] <= I_O_Manager_VGA:inst9.R[0]
VGA_R[1] <= I_O_Manager_VGA:inst9.R[1]
VGA_R[2] <= I_O_Manager_VGA:inst9.R[2]
VGA_R[3] <= I_O_Manager_VGA:inst9.R[3]
VGA_R[4] <= I_O_Manager_VGA:inst9.R[4]
VGA_R[5] <= I_O_Manager_VGA:inst9.R[5]
VGA_R[6] <= I_O_Manager_VGA:inst9.R[6]
VGA_R[7] <= I_O_Manager_VGA:inst9.R[7]
VGA_R[8] <= I_O_Manager_VGA:inst9.R[8]
VGA_R[9] <= I_O_Manager_VGA:inst9.R[9]


|P1_BOARD_vga_self|tx_module:inst6
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => tx_empty~reg0.CLK
clk => tx~reg0.CLK
clk => baud[0].CLK
clk => baud[1].CLK
clk => baud[2].CLK
clk => state~5.DATAIN
nrst => tx_empty~reg0.PRESET
nrst => tx~reg0.PRESET
nrst => baud[0].ACLR
nrst => baud[1].ACLR
nrst => baud[2].ACLR
nrst => state~7.DATAIN
nrst => bit_count[0].ENA
nrst => bit_count[2].ENA
nrst => bit_count[1].ENA
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => state.OUTPUTSELECT
send => tx_empty~reg0.DATAIN
tx_data[0] => Mux0.IN7
tx_data[1] => Mux0.IN6
tx_data[2] => Mux0.IN5
tx_data[3] => Mux0.IN4
tx_data[4] => Mux0.IN3
tx_data[5] => Mux0.IN2
tx_data[6] => Mux0.IN1
tx_data[7] => Mux0.IN0
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|clk_video:inst10
inclk => clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.inclk[0]
outclk <= clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.outclk


|P1_BOARD_vga_self|clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|P1_BOARD_vga_self|f_div:inst1
nrst => q[0].ACLR
nrst => q[1].ACLR
nrst => q[2].ACLR
nrst => q[3].ACLR
nrst => q[4].ACLR
nrst => q[5].ACLR
nrst => q[6].ACLR
nrst => q[7].ACLR
nrst => q[8].ACLR
nrst => q[9].ACLR
nrst => q[10].ACLR
nrst => q[11].ACLR
nrst => q[12].ACLR
nrst => q[13].ACLR
nrst => q[14].ACLR
nrst => q[15].ACLR
nrst => clkout~reg0.ACLR
clkin => q[0].CLK
clkin => q[1].CLK
clkin => q[2].CLK
clkin => q[3].CLK
clkin => q[4].CLK
clkin => q[5].CLK
clkin => q[6].CLK
clkin => q[7].CLK
clkin => q[8].CLK
clkin => q[9].CLK
clkin => q[10].CLK
clkin => q[11].CLK
clkin => q[12].CLK
clkin => q[13].CLK
clkin => q[14].CLK
clkin => q[15].CLK
clkin => clkout~reg0.CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9
nrst <= BTN0.DB_MAX_OUTPUT_PORT_TYPE
BTN0 => nrst.DATAIN
BTN0 => VGA_visualisation:inst1.n_RST
R0 <= WAIT.DB_MAX_OUTPUT_PORT_TYPE
WAIT => R0.DATAIN
R1 <= GAME_OVER.DB_MAX_OUTPUT_PORT_TYPE
GAME_OVER => R1.DATAIN
R2 <= READY.DB_MAX_OUTPUT_PORT_TYPE
READY => R2.DATAIN
G0 <= WIN.DB_MAX_OUTPUT_PORT_TYPE
WIN => G0.DATAIN
G1 <= LOSE.DB_MAX_OUTPUT_PORT_TYPE
LOSE => G1.DATAIN
G2 <= TIE.DB_MAX_OUTPUT_PORT_TYPE
TIE => G2.DATAIN
G7 <= MOVE.DB_MAX_OUTPUT_PORT_TYPE
MOVE => G7.DATAIN
G6 <= NUM.DB_MAX_OUTPUT_PORT_TYPE
NUM => G6.DATAIN
vga_hs <= VGA_visualisation:inst1.vga_hs
CLK_50 => VGA_visualisation:inst1.CLK_50
start_turn => VGA_visualisation:inst1.start_turn
opp_cells[0] => VGA_visualisation:inst1.opp_cells[0]
opp_cells[1] => VGA_visualisation:inst1.opp_cells[1]
opp_cells[2] => VGA_visualisation:inst1.opp_cells[2]
opp_cells[3] => VGA_visualisation:inst1.opp_cells[3]
opp_cells[4] => VGA_visualisation:inst1.opp_cells[4]
opp_cells[5] => VGA_visualisation:inst1.opp_cells[5]
opp_cells[6] => VGA_visualisation:inst1.opp_cells[6]
opp_cells[7] => VGA_visualisation:inst1.opp_cells[7]
opp_cells[8] => VGA_visualisation:inst1.opp_cells[8]
our_cells[0] => VGA_visualisation:inst1.our_cells[0]
our_cells[1] => VGA_visualisation:inst1.our_cells[1]
our_cells[2] => VGA_visualisation:inst1.our_cells[2]
our_cells[3] => VGA_visualisation:inst1.our_cells[3]
our_cells[4] => VGA_visualisation:inst1.our_cells[4]
our_cells[5] => VGA_visualisation:inst1.our_cells[5]
our_cells[6] => VGA_visualisation:inst1.our_cells[6]
our_cells[7] => VGA_visualisation:inst1.our_cells[7]
our_cells[8] => VGA_visualisation:inst1.our_cells[8]
bga_vs <= VGA_visualisation:inst1.vga_vs
Vga_blank <= VGA_visualisation:inst1.vga_blank
Vga_Sync <= VGA_visualisation:inst1.vga_syn1
VGA_Clock <= VGA_visualisation:inst1.VGA_CLK
B[0] <= VGA_visualisation:inst1.B[0]
B[1] <= VGA_visualisation:inst1.B[1]
B[2] <= VGA_visualisation:inst1.B[2]
B[3] <= VGA_visualisation:inst1.B[3]
B[4] <= VGA_visualisation:inst1.B[4]
B[5] <= VGA_visualisation:inst1.B[5]
B[6] <= VGA_visualisation:inst1.B[6]
B[7] <= VGA_visualisation:inst1.B[7]
B[8] <= VGA_visualisation:inst1.B[8]
B[9] <= VGA_visualisation:inst1.B[9]
G[0] <= VGA_visualisation:inst1.G[0]
G[1] <= VGA_visualisation:inst1.G[1]
G[2] <= VGA_visualisation:inst1.G[2]
G[3] <= VGA_visualisation:inst1.G[3]
G[4] <= VGA_visualisation:inst1.G[4]
G[5] <= VGA_visualisation:inst1.G[5]
G[6] <= VGA_visualisation:inst1.G[6]
G[7] <= VGA_visualisation:inst1.G[7]
G[8] <= VGA_visualisation:inst1.G[8]
G[9] <= VGA_visualisation:inst1.G[9]
H0[0] <= hex_disps:inst.HEX0[0]
H0[1] <= hex_disps:inst.HEX0[1]
H0[2] <= hex_disps:inst.HEX0[2]
H0[3] <= hex_disps:inst.HEX0[3]
H0[4] <= hex_disps:inst.HEX0[4]
H0[5] <= hex_disps:inst.HEX0[5]
H0[6] <= hex_disps:inst.HEX0[6]
GameU[0] => hex_disps:inst.num0[0]
GameU[1] => hex_disps:inst.num0[1]
GameU[2] => hex_disps:inst.num0[2]
GameU[3] => hex_disps:inst.num0[3]
GameT[0] => hex_disps:inst.num1[0]
GameT[1] => hex_disps:inst.num1[1]
GameT[2] => hex_disps:inst.num1[2]
GameT[3] => hex_disps:inst.num1[3]
TieU[0] => hex_disps:inst.num2[0]
TieU[1] => hex_disps:inst.num2[1]
TieU[2] => hex_disps:inst.num2[2]
TieU[3] => hex_disps:inst.num2[3]
TieT[0] => hex_disps:inst.num3[0]
TieT[1] => hex_disps:inst.num3[1]
TieT[2] => hex_disps:inst.num3[2]
TieT[3] => hex_disps:inst.num3[3]
LoseU[0] => hex_disps:inst.num4[0]
LoseU[1] => hex_disps:inst.num4[1]
LoseU[2] => hex_disps:inst.num4[2]
LoseU[3] => hex_disps:inst.num4[3]
LoseT[0] => hex_disps:inst.num5[0]
LoseT[1] => hex_disps:inst.num5[1]
LoseT[2] => hex_disps:inst.num5[2]
LoseT[3] => hex_disps:inst.num5[3]
WinU[0] => hex_disps:inst.num6[0]
WinU[1] => hex_disps:inst.num6[1]
WinU[2] => hex_disps:inst.num6[2]
WinU[3] => hex_disps:inst.num6[3]
WinT[0] => hex_disps:inst.num7[0]
WinT[1] => hex_disps:inst.num7[1]
WinT[2] => hex_disps:inst.num7[2]
WinT[3] => hex_disps:inst.num7[3]
H1[0] <= hex_disps:inst.HEX1[0]
H1[1] <= hex_disps:inst.HEX1[1]
H1[2] <= hex_disps:inst.HEX1[2]
H1[3] <= hex_disps:inst.HEX1[3]
H1[4] <= hex_disps:inst.HEX1[4]
H1[5] <= hex_disps:inst.HEX1[5]
H1[6] <= hex_disps:inst.HEX1[6]
H2[0] <= hex_disps:inst.HEX2[0]
H2[1] <= hex_disps:inst.HEX2[1]
H2[2] <= hex_disps:inst.HEX2[2]
H2[3] <= hex_disps:inst.HEX2[3]
H2[4] <= hex_disps:inst.HEX2[4]
H2[5] <= hex_disps:inst.HEX2[5]
H2[6] <= hex_disps:inst.HEX2[6]
H3[0] <= hex_disps:inst.HEX3[0]
H3[1] <= hex_disps:inst.HEX3[1]
H3[2] <= hex_disps:inst.HEX3[2]
H3[3] <= hex_disps:inst.HEX3[3]
H3[4] <= hex_disps:inst.HEX3[4]
H3[5] <= hex_disps:inst.HEX3[5]
H3[6] <= hex_disps:inst.HEX3[6]
H4[0] <= hex_disps:inst.HEX4[0]
H4[1] <= hex_disps:inst.HEX4[1]
H4[2] <= hex_disps:inst.HEX4[2]
H4[3] <= hex_disps:inst.HEX4[3]
H4[4] <= hex_disps:inst.HEX4[4]
H4[5] <= hex_disps:inst.HEX4[5]
H4[6] <= hex_disps:inst.HEX4[6]
H5[0] <= hex_disps:inst.HEX5[0]
H5[1] <= hex_disps:inst.HEX5[1]
H5[2] <= hex_disps:inst.HEX5[2]
H5[3] <= hex_disps:inst.HEX5[3]
H5[4] <= hex_disps:inst.HEX5[4]
H5[5] <= hex_disps:inst.HEX5[5]
H5[6] <= hex_disps:inst.HEX5[6]
H6[0] <= hex_disps:inst.HEX6[0]
H6[1] <= hex_disps:inst.HEX6[1]
H6[2] <= hex_disps:inst.HEX6[2]
H6[3] <= hex_disps:inst.HEX6[3]
H6[4] <= hex_disps:inst.HEX6[4]
H6[5] <= hex_disps:inst.HEX6[5]
H6[6] <= hex_disps:inst.HEX6[6]
H7[0] <= hex_disps:inst.HEX7[0]
H7[1] <= hex_disps:inst.HEX7[1]
H7[2] <= hex_disps:inst.HEX7[2]
H7[3] <= hex_disps:inst.HEX7[3]
H7[4] <= hex_disps:inst.HEX7[4]
H7[5] <= hex_disps:inst.HEX7[5]
H7[6] <= hex_disps:inst.HEX7[6]
R[0] <= VGA_visualisation:inst1.R[0]
R[1] <= VGA_visualisation:inst1.R[1]
R[2] <= VGA_visualisation:inst1.R[2]
R[3] <= VGA_visualisation:inst1.R[3]
R[4] <= VGA_visualisation:inst1.R[4]
R[5] <= VGA_visualisation:inst1.R[5]
R[6] <= VGA_visualisation:inst1.R[6]
R[7] <= VGA_visualisation:inst1.R[7]
R[8] <= VGA_visualisation:inst1.R[8]
R[9] <= VGA_visualisation:inst1.R[9]


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1
vga_hs <= VGA_SYNC:inst2.vga_hs
CLK_50 => clk_div_two:inst9.clock_50Mhz
CLK_50 => wr_memory:inst1.clk_d1
CLK_50 => square:inst8.clk_d1
CLK_50 => Video_Memory:inst.wrclock
n_RST => clk_div_two:inst9.nrst
n_RST => square:inst8.nrst
n_RST => wr_memory:inst1.nrst
start_turn => square:inst8.start_turn
opp_cells[0] => square:inst8.opp_cells[0]
opp_cells[1] => square:inst8.opp_cells[1]
opp_cells[2] => square:inst8.opp_cells[2]
opp_cells[3] => square:inst8.opp_cells[3]
opp_cells[4] => square:inst8.opp_cells[4]
opp_cells[5] => square:inst8.opp_cells[5]
opp_cells[6] => square:inst8.opp_cells[6]
opp_cells[7] => square:inst8.opp_cells[7]
opp_cells[8] => square:inst8.opp_cells[8]
our_cells[0] => square:inst8.our_cells[0]
our_cells[1] => square:inst8.our_cells[1]
our_cells[2] => square:inst8.our_cells[2]
our_cells[3] => square:inst8.our_cells[3]
our_cells[4] => square:inst8.our_cells[4]
our_cells[5] => square:inst8.our_cells[5]
our_cells[6] => square:inst8.our_cells[6]
our_cells[7] => square:inst8.our_cells[7]
our_cells[8] => square:inst8.our_cells[8]
vga_vs <= VGA_SYNC:inst2.vga_vs
vga_blank <= VGA_SYNC:inst2.vga_blank
vga_syn1 <= VGA_SYNC:inst2.vga_sync
VGA_CLK <= VGA_SYNC:inst2.vga_clk
B[0] <= VGA_SYNC:inst2.vga_b[0]
B[1] <= VGA_SYNC:inst2.vga_b[1]
B[2] <= VGA_SYNC:inst2.vga_b[2]
B[3] <= VGA_SYNC:inst2.vga_b[3]
B[4] <= VGA_SYNC:inst2.vga_b[4]
B[5] <= VGA_SYNC:inst2.vga_b[5]
B[6] <= VGA_SYNC:inst2.vga_b[6]
B[7] <= VGA_SYNC:inst2.vga_b[7]
B[8] <= VGA_SYNC:inst2.vga_b[8]
B[9] <= VGA_SYNC:inst2.vga_b[9]
G[0] <= VGA_SYNC:inst2.vga_g[0]
G[1] <= VGA_SYNC:inst2.vga_g[1]
G[2] <= VGA_SYNC:inst2.vga_g[2]
G[3] <= VGA_SYNC:inst2.vga_g[3]
G[4] <= VGA_SYNC:inst2.vga_g[4]
G[5] <= VGA_SYNC:inst2.vga_g[5]
G[6] <= VGA_SYNC:inst2.vga_g[6]
G[7] <= VGA_SYNC:inst2.vga_g[7]
G[8] <= VGA_SYNC:inst2.vga_g[8]
G[9] <= VGA_SYNC:inst2.vga_g[9]
R[0] <= VGA_SYNC:inst2.vga_r[0]
R[1] <= VGA_SYNC:inst2.vga_r[1]
R[2] <= VGA_SYNC:inst2.vga_r[2]
R[3] <= VGA_SYNC:inst2.vga_r[3]
R[4] <= VGA_SYNC:inst2.vga_r[4]
R[5] <= VGA_SYNC:inst2.vga_r[5]
R[6] <= VGA_SYNC:inst2.vga_r[6]
R[7] <= VGA_SYNC:inst2.vga_r[7]
R[8] <= VGA_SYNC:inst2.vga_r[8]
R[9] <= VGA_SYNC:inst2.vga_r[9]


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|VGA_SYNC:inst2
clock_25Mhz => vga_g[0]~reg0.CLK
clock_25Mhz => vga_g[1]~reg0.CLK
clock_25Mhz => vga_g[2]~reg0.CLK
clock_25Mhz => vga_g[3]~reg0.CLK
clock_25Mhz => vga_g[4]~reg0.CLK
clock_25Mhz => vga_g[5]~reg0.CLK
clock_25Mhz => vga_g[6]~reg0.CLK
clock_25Mhz => vga_g[7]~reg0.CLK
clock_25Mhz => vga_g[8]~reg0.CLK
clock_25Mhz => vga_g[9]~reg0.CLK
clock_25Mhz => vga_b[0]~reg0.CLK
clock_25Mhz => vga_b[1]~reg0.CLK
clock_25Mhz => vga_b[2]~reg0.CLK
clock_25Mhz => vga_b[3]~reg0.CLK
clock_25Mhz => vga_b[4]~reg0.CLK
clock_25Mhz => vga_b[5]~reg0.CLK
clock_25Mhz => vga_b[6]~reg0.CLK
clock_25Mhz => vga_b[7]~reg0.CLK
clock_25Mhz => vga_b[8]~reg0.CLK
clock_25Mhz => vga_b[9]~reg0.CLK
clock_25Mhz => vga_r[0]~reg0.CLK
clock_25Mhz => vga_r[1]~reg0.CLK
clock_25Mhz => vga_r[2]~reg0.CLK
clock_25Mhz => vga_r[3]~reg0.CLK
clock_25Mhz => vga_r[4]~reg0.CLK
clock_25Mhz => vga_r[5]~reg0.CLK
clock_25Mhz => vga_r[6]~reg0.CLK
clock_25Mhz => vga_r[7]~reg0.CLK
clock_25Mhz => vga_r[8]~reg0.CLK
clock_25Mhz => vga_r[9]~reg0.CLK
clock_25Mhz => vga_vs~reg0.CLK
clock_25Mhz => vga_hs~reg0.CLK
clock_25Mhz => blue_out.CLK
clock_25Mhz => green_out.CLK
clock_25Mhz => red_out.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
clock_25Mhz => vga_clk.DATAIN
color_in[0] => blue_out.IN1
color_in[1] => green_out.IN1
color_in[2] => red_out.IN1
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= vga_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= vga_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[8] <= vga_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[9] <= vga_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[8] <= vga_g[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[9] <= vga_g[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= <VCC>
vga_sync <= video_on.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= clock_25Mhz.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|clk_video:inst3
inclk => clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.inclk[0]
outclk <= clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component.outclk


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|clk_div_two:inst9
clock_50Mhz => clk_int.CLK
nrst => clk_int.ACLR
clock_25MHz <= clk_int.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdaddress[12] => altsyncram:altsyncram_component.address_b[12]
rdaddress[13] => altsyncram:altsyncram_component.address_b[13]
rdaddress[14] => altsyncram:altsyncram_component.address_b[14]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wraddress[14] => altsyncram:altsyncram_component.address_a[14]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component
wren_a => altsyncram_4jk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4jk1:auto_generated.data_a[0]
data_a[1] => altsyncram_4jk1:auto_generated.data_a[1]
data_a[2] => altsyncram_4jk1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_4jk1:auto_generated.address_a[0]
address_a[1] => altsyncram_4jk1:auto_generated.address_a[1]
address_a[2] => altsyncram_4jk1:auto_generated.address_a[2]
address_a[3] => altsyncram_4jk1:auto_generated.address_a[3]
address_a[4] => altsyncram_4jk1:auto_generated.address_a[4]
address_a[5] => altsyncram_4jk1:auto_generated.address_a[5]
address_a[6] => altsyncram_4jk1:auto_generated.address_a[6]
address_a[7] => altsyncram_4jk1:auto_generated.address_a[7]
address_a[8] => altsyncram_4jk1:auto_generated.address_a[8]
address_a[9] => altsyncram_4jk1:auto_generated.address_a[9]
address_a[10] => altsyncram_4jk1:auto_generated.address_a[10]
address_a[11] => altsyncram_4jk1:auto_generated.address_a[11]
address_a[12] => altsyncram_4jk1:auto_generated.address_a[12]
address_a[13] => altsyncram_4jk1:auto_generated.address_a[13]
address_a[14] => altsyncram_4jk1:auto_generated.address_a[14]
address_b[0] => altsyncram_4jk1:auto_generated.address_b[0]
address_b[1] => altsyncram_4jk1:auto_generated.address_b[1]
address_b[2] => altsyncram_4jk1:auto_generated.address_b[2]
address_b[3] => altsyncram_4jk1:auto_generated.address_b[3]
address_b[4] => altsyncram_4jk1:auto_generated.address_b[4]
address_b[5] => altsyncram_4jk1:auto_generated.address_b[5]
address_b[6] => altsyncram_4jk1:auto_generated.address_b[6]
address_b[7] => altsyncram_4jk1:auto_generated.address_b[7]
address_b[8] => altsyncram_4jk1:auto_generated.address_b[8]
address_b[9] => altsyncram_4jk1:auto_generated.address_b[9]
address_b[10] => altsyncram_4jk1:auto_generated.address_b[10]
address_b[11] => altsyncram_4jk1:auto_generated.address_b[11]
address_b[12] => altsyncram_4jk1:auto_generated.address_b[12]
address_b[13] => altsyncram_4jk1:auto_generated.address_b[13]
address_b[14] => altsyncram_4jk1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4jk1:auto_generated.clock0
clock1 => altsyncram_4jk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_4jk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4jk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4jk1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated
address_a[0] => altsyncram_fes1:altsyncram1.address_b[0]
address_a[1] => altsyncram_fes1:altsyncram1.address_b[1]
address_a[2] => altsyncram_fes1:altsyncram1.address_b[2]
address_a[3] => altsyncram_fes1:altsyncram1.address_b[3]
address_a[4] => altsyncram_fes1:altsyncram1.address_b[4]
address_a[5] => altsyncram_fes1:altsyncram1.address_b[5]
address_a[6] => altsyncram_fes1:altsyncram1.address_b[6]
address_a[7] => altsyncram_fes1:altsyncram1.address_b[7]
address_a[8] => altsyncram_fes1:altsyncram1.address_b[8]
address_a[9] => altsyncram_fes1:altsyncram1.address_b[9]
address_a[10] => altsyncram_fes1:altsyncram1.address_b[10]
address_a[11] => altsyncram_fes1:altsyncram1.address_b[11]
address_a[12] => altsyncram_fes1:altsyncram1.address_b[12]
address_a[13] => altsyncram_fes1:altsyncram1.address_b[13]
address_a[14] => altsyncram_fes1:altsyncram1.address_b[14]
address_b[0] => altsyncram_fes1:altsyncram1.address_a[0]
address_b[1] => altsyncram_fes1:altsyncram1.address_a[1]
address_b[2] => altsyncram_fes1:altsyncram1.address_a[2]
address_b[3] => altsyncram_fes1:altsyncram1.address_a[3]
address_b[4] => altsyncram_fes1:altsyncram1.address_a[4]
address_b[5] => altsyncram_fes1:altsyncram1.address_a[5]
address_b[6] => altsyncram_fes1:altsyncram1.address_a[6]
address_b[7] => altsyncram_fes1:altsyncram1.address_a[7]
address_b[8] => altsyncram_fes1:altsyncram1.address_a[8]
address_b[9] => altsyncram_fes1:altsyncram1.address_a[9]
address_b[10] => altsyncram_fes1:altsyncram1.address_a[10]
address_b[11] => altsyncram_fes1:altsyncram1.address_a[11]
address_b[12] => altsyncram_fes1:altsyncram1.address_a[12]
address_b[13] => altsyncram_fes1:altsyncram1.address_a[13]
address_b[14] => altsyncram_fes1:altsyncram1.address_a[14]
clock0 => altsyncram_fes1:altsyncram1.clock1
clock1 => altsyncram_fes1:altsyncram1.clock0
data_a[0] => altsyncram_fes1:altsyncram1.data_b[0]
data_a[1] => altsyncram_fes1:altsyncram1.data_b[1]
data_a[2] => altsyncram_fes1:altsyncram1.data_b[2]
q_b[0] <= altsyncram_fes1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_fes1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_fes1:altsyncram1.q_a[2]
wren_a => altsyncram_fes1:altsyncram1.clocken1
wren_a => altsyncram_fes1:altsyncram1.wren_b


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_9oa:decode3.data[0]
address_a[12] => decode_9oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_9oa:decode3.data[1]
address_a[13] => decode_9oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_9oa:decode3.data[2]
address_a[14] => decode_9oa:decode_a.data[2]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_9oa:decode4.data[0]
address_b[12] => decode_9oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_9oa:decode4.data[1]
address_b[13] => decode_9oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_9oa:decode4.data[2]
address_b[14] => decode_9oa:decode_b.data[2]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a4.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a10.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[1] => ram_block2a16.PORTADATAIN
data_a[1] => ram_block2a19.PORTADATAIN
data_a[1] => ram_block2a22.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a5.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a11.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_a[2] => ram_block2a17.PORTADATAIN
data_a[2] => ram_block2a20.PORTADATAIN
data_a[2] => ram_block2a23.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a4.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a10.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[1] => ram_block2a16.PORTBDATAIN
data_b[1] => ram_block2a19.PORTBDATAIN
data_b[1] => ram_block2a22.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a5.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a11.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
data_b[2] => ram_block2a17.PORTBDATAIN
data_b[2] => ram_block2a20.PORTBDATAIN
data_b[2] => ram_block2a23.PORTBDATAIN
q_a[0] <= mux_kib:mux5.result[0]
q_a[1] <= mux_kib:mux5.result[1]
q_a[2] <= mux_kib:mux5.result[2]
q_b[0] <= mux_kib:mux6.result[0]
q_b[1] <= mux_kib:mux6.result[1]
q_b[2] <= mux_kib:mux6.result[2]
wren_a => decode_9oa:decode3.enable
wren_b => decode_9oa:decode4.enable


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode3
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode4
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode_a
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|decode_9oa:decode_b
data[0] => w_anode367w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode414w[1].IN0
data[0] => w_anode424w[1].IN1
data[0] => w_anode434w[1].IN0
data[0] => w_anode444w[1].IN1
data[1] => w_anode367w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode414w[2].IN0
data[1] => w_anode424w[2].IN0
data[1] => w_anode434w[2].IN1
data[1] => w_anode444w[2].IN1
data[2] => w_anode367w[3].IN0
data[2] => w_anode384w[3].IN0
data[2] => w_anode394w[3].IN0
data[2] => w_anode404w[3].IN0
data[2] => w_anode414w[3].IN1
data[2] => w_anode424w[3].IN1
data[2] => w_anode434w[3].IN1
data[2] => w_anode444w[3].IN1
enable => w_anode367w[1].IN0
enable => w_anode384w[1].IN0
enable => w_anode394w[1].IN0
enable => w_anode404w[1].IN0
enable => w_anode414w[1].IN0
enable => w_anode424w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode444w[1].IN0
eq[0] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode404w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode414w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode424w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode444w[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|mux_kib:mux5
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|Video_Memory:inst|altsyncram:altsyncram_component|altsyncram_4jk1:auto_generated|altsyncram_fes1:altsyncram1|mux_kib:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|wr_memory:inst1
clk_d1 => data[0]~reg0.CLK
clk_d1 => data[1]~reg0.CLK
clk_d1 => data[2]~reg0.CLK
clk_d1 => address_t[0].CLK
clk_d1 => address_t[1].CLK
clk_d1 => address_t[2].CLK
clk_d1 => address_t[3].CLK
clk_d1 => address_t[4].CLK
clk_d1 => address_t[5].CLK
clk_d1 => address_t[6].CLK
clk_d1 => address_t[7].CLK
clk_d1 => address_t[8].CLK
clk_d1 => address_t[9].CLK
clk_d1 => address_t[10].CLK
clk_d1 => address_t[11].CLK
clk_d1 => address_t[12].CLK
clk_d1 => address_t[13].CLK
clk_d1 => address_t[14].CLK
clk_d1 => i[0].CLK
clk_d1 => i[1].CLK
clk_d1 => i[2].CLK
clk_d1 => i[3].CLK
clk_d1 => i[4].CLK
clk_d1 => j[0].CLK
clk_d1 => j[1].CLK
clk_d1 => j[2].CLK
clk_d1 => j[3].CLK
clk_d1 => j[4].CLK
clk_d1 => st_write~8.DATAIN
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
start => st_write.OUTPUTSELECT
nrst => st_write~10.DATAIN
nrst => data[0]~reg0.ENA
nrst => j[4].ENA
nrst => j[3].ENA
nrst => j[2].ENA
nrst => j[1].ENA
nrst => j[0].ENA
nrst => i[4].ENA
nrst => i[3].ENA
nrst => i[2].ENA
nrst => i[1].ENA
nrst => i[0].ENA
nrst => address_t[14].ENA
nrst => address_t[13].ENA
nrst => address_t[12].ENA
nrst => address_t[11].ENA
nrst => address_t[10].ENA
nrst => address_t[9].ENA
nrst => address_t[8].ENA
nrst => address_t[7].ENA
nrst => address_t[6].ENA
nrst => address_t[5].ENA
nrst => address_t[4].ENA
nrst => address_t[3].ENA
nrst => address_t[2].ENA
nrst => address_t[1].ENA
nrst => address_t[0].ENA
nrst => data[2]~reg0.ENA
nrst => data[1]~reg0.ENA
x_t[0] => address_t.DATAB
x_t[0] => Selector30.IN3
x_t[1] => address_t.DATAB
x_t[1] => Selector29.IN3
x_t[2] => address_t.DATAB
x_t[2] => Selector28.IN3
x_t[3] => address_t.DATAB
x_t[3] => Selector27.IN3
x_t[4] => address_t.DATAB
x_t[4] => Selector26.IN3
x_t[5] => address_t.DATAB
x_t[5] => Selector25.IN3
x_t[6] => address_t.DATAB
x_t[6] => Selector24.IN3
x_t[7] => address_t.DATAB
x_t[7] => Selector23.IN3
y_t[0] => Selector22.IN3
y_t[1] => Selector21.IN3
y_t[2] => Selector20.IN3
y_t[3] => Selector19.IN3
y_t[4] => Selector18.IN3
y_t[5] => Selector17.IN3
y_t[6] => Selector16.IN3
color_t[0] => data.DATAB
color_t[1] => data.DATAB
color_t[2] => data.DATAB
we <= we.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_memo[0] <= address_t[0].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= address_t[1].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= address_t[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= address_t[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= address_t[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= address_t[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[6] <= address_t[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[7] <= address_t[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[8] <= address_t[8].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[9] <= address_t[9].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[10] <= address_t[10].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[11] <= address_t[11].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[12] <= address_t[12].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[13] <= address_t[13].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[14] <= address_t[14].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|square:inst8
clk_d1 => color_t[0]~reg0.CLK
clk_d1 => color_t[1]~reg0.CLK
clk_d1 => color_t[2]~reg0.CLK
clk_d1 => y_t[0]~reg0.CLK
clk_d1 => y_t[1]~reg0.CLK
clk_d1 => y_t[2]~reg0.CLK
clk_d1 => y_t[3]~reg0.CLK
clk_d1 => y_t[4]~reg0.CLK
clk_d1 => y_t[5]~reg0.CLK
clk_d1 => y_t[6]~reg0.CLK
clk_d1 => x_t[0]~reg0.CLK
clk_d1 => x_t[1]~reg0.CLK
clk_d1 => x_t[2]~reg0.CLK
clk_d1 => x_t[3]~reg0.CLK
clk_d1 => x_t[4]~reg0.CLK
clk_d1 => x_t[5]~reg0.CLK
clk_d1 => x_t[6]~reg0.CLK
clk_d1 => x_t[7]~reg0.CLK
clk_d1 => st_square~28.DATAIN
nrst => st_square~30.DATAIN
nrst => x_t[7]~reg0.ENA
nrst => x_t[6]~reg0.ENA
nrst => x_t[5]~reg0.ENA
nrst => x_t[4]~reg0.ENA
nrst => x_t[3]~reg0.ENA
nrst => x_t[2]~reg0.ENA
nrst => x_t[1]~reg0.ENA
nrst => x_t[0]~reg0.ENA
nrst => y_t[6]~reg0.ENA
nrst => y_t[5]~reg0.ENA
nrst => y_t[4]~reg0.ENA
nrst => y_t[3]~reg0.ENA
nrst => y_t[2]~reg0.ENA
nrst => y_t[1]~reg0.ENA
nrst => y_t[0]~reg0.ENA
nrst => color_t[2]~reg0.ENA
nrst => color_t[1]~reg0.ENA
nrst => color_t[0]~reg0.ENA
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
start_turn => process_0.IN0
our_cells[0] => process_0.IN1
our_cells[0] => process_0.IN0
our_cells[1] => process_0.IN1
our_cells[1] => process_0.IN0
our_cells[2] => process_0.IN1
our_cells[2] => process_0.IN0
our_cells[3] => process_0.IN1
our_cells[3] => process_0.IN0
our_cells[4] => process_0.IN1
our_cells[4] => process_0.IN0
our_cells[5] => process_0.IN1
our_cells[5] => process_0.IN0
our_cells[6] => process_0.IN1
our_cells[7] => process_0.IN1
our_cells[7] => process_0.IN0
our_cells[8] => process_0.IN1
our_cells[8] => process_0.IN0
opp_cells[0] => process_0.IN1
opp_cells[0] => process_0.IN1
opp_cells[1] => process_0.IN1
opp_cells[1] => process_0.IN1
opp_cells[2] => process_0.IN1
opp_cells[2] => process_0.IN1
opp_cells[3] => process_0.IN1
opp_cells[3] => process_0.IN1
opp_cells[4] => process_0.IN1
opp_cells[4] => process_0.IN1
opp_cells[5] => process_0.IN1
opp_cells[5] => process_0.IN1
opp_cells[6] => process_0.IN1
opp_cells[6] => color_t.DATAA
opp_cells[6] => color_t.DATAA
opp_cells[7] => process_0.IN1
opp_cells[7] => process_0.IN1
opp_cells[8] => process_0.IN1
opp_cells[8] => process_0.IN1
start <= start.DB_MAX_OUTPUT_PORT_TYPE
x_t[0] <= x_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[1] <= x_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[2] <= x_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[3] <= x_t[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[4] <= x_t[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[5] <= x_t[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[6] <= x_t[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_t[7] <= x_t[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[0] <= y_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[1] <= y_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[2] <= y_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[3] <= y_t[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[4] <= y_t[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[5] <= y_t[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_t[6] <= y_t[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[0] <= color_t[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[1] <= color_t[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_t[2] <= color_t[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT
done => st_square.OUTPUTSELECT


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|VGA_visualisation:inst1|add_generator:inst7
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => adr_memo[8].DATAIN
pixel_row[3] => adr_memo[9].DATAIN
pixel_row[4] => adr_memo[10].DATAIN
pixel_row[5] => adr_memo[11].DATAIN
pixel_row[6] => adr_memo[12].DATAIN
pixel_row[7] => adr_memo[13].DATAIN
pixel_row[8] => adr_memo[14].DATAIN
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => adr_memo[0].DATAIN
pixel_column[3] => adr_memo[1].DATAIN
pixel_column[4] => adr_memo[2].DATAIN
pixel_column[5] => adr_memo[3].DATAIN
pixel_column[6] => adr_memo[4].DATAIN
pixel_column[7] => adr_memo[5].DATAIN
pixel_column[8] => adr_memo[6].DATAIN
pixel_column[9] => adr_memo[7].DATAIN
adr_memo[0] <= pixel_column[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[1] <= pixel_column[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[2] <= pixel_column[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[3] <= pixel_column[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[4] <= pixel_column[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[5] <= pixel_column[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[6] <= pixel_column[8].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[7] <= pixel_column[9].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[8] <= pixel_row[2].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[9] <= pixel_row[3].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[10] <= pixel_row[4].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[11] <= pixel_row[5].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[12] <= pixel_row[6].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[13] <= pixel_row[7].DB_MAX_OUTPUT_PORT_TYPE
adr_memo[14] <= pixel_row[8].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst
num0[0] => BCD7seg:display0.num[0]
num0[1] => BCD7seg:display0.num[1]
num0[2] => BCD7seg:display0.num[2]
num0[3] => BCD7seg:display0.num[3]
num1[0] => BCD7seg:display1.num[0]
num1[1] => BCD7seg:display1.num[1]
num1[2] => BCD7seg:display1.num[2]
num1[3] => BCD7seg:display1.num[3]
num2[0] => BCD7seg:display2.num[0]
num2[1] => BCD7seg:display2.num[1]
num2[2] => BCD7seg:display2.num[2]
num2[3] => BCD7seg:display2.num[3]
num3[0] => BCD7seg:display3.num[0]
num3[1] => BCD7seg:display3.num[1]
num3[2] => BCD7seg:display3.num[2]
num3[3] => BCD7seg:display3.num[3]
num4[0] => BCD7seg:display4.num[0]
num4[1] => BCD7seg:display4.num[1]
num4[2] => BCD7seg:display4.num[2]
num4[3] => BCD7seg:display4.num[3]
num5[0] => BCD7seg:display5.num[0]
num5[1] => BCD7seg:display5.num[1]
num5[2] => BCD7seg:display5.num[2]
num5[3] => BCD7seg:display5.num[3]
num6[0] => BCD7seg:display6.num[0]
num6[1] => BCD7seg:display6.num[1]
num6[2] => BCD7seg:display6.num[2]
num6[3] => BCD7seg:display6.num[3]
num7[0] => BCD7seg:display7.num[0]
num7[1] => BCD7seg:display7.num[1]
num7[2] => BCD7seg:display7.num[2]
num7[3] => BCD7seg:display7.num[3]
HEX0[0] <= BCD7seg:display0.HEX[0]
HEX0[1] <= BCD7seg:display0.HEX[1]
HEX0[2] <= BCD7seg:display0.HEX[2]
HEX0[3] <= BCD7seg:display0.HEX[3]
HEX0[4] <= BCD7seg:display0.HEX[4]
HEX0[5] <= BCD7seg:display0.HEX[5]
HEX0[6] <= BCD7seg:display0.HEX[6]
HEX1[0] <= BCD7seg:display1.HEX[0]
HEX1[1] <= BCD7seg:display1.HEX[1]
HEX1[2] <= BCD7seg:display1.HEX[2]
HEX1[3] <= BCD7seg:display1.HEX[3]
HEX1[4] <= BCD7seg:display1.HEX[4]
HEX1[5] <= BCD7seg:display1.HEX[5]
HEX1[6] <= BCD7seg:display1.HEX[6]
HEX2[0] <= BCD7seg:display2.HEX[0]
HEX2[1] <= BCD7seg:display2.HEX[1]
HEX2[2] <= BCD7seg:display2.HEX[2]
HEX2[3] <= BCD7seg:display2.HEX[3]
HEX2[4] <= BCD7seg:display2.HEX[4]
HEX2[5] <= BCD7seg:display2.HEX[5]
HEX2[6] <= BCD7seg:display2.HEX[6]
HEX3[0] <= BCD7seg:display3.HEX[0]
HEX3[1] <= BCD7seg:display3.HEX[1]
HEX3[2] <= BCD7seg:display3.HEX[2]
HEX3[3] <= BCD7seg:display3.HEX[3]
HEX3[4] <= BCD7seg:display3.HEX[4]
HEX3[5] <= BCD7seg:display3.HEX[5]
HEX3[6] <= BCD7seg:display3.HEX[6]
HEX4[0] <= BCD7seg:display4.HEX[0]
HEX4[1] <= BCD7seg:display4.HEX[1]
HEX4[2] <= BCD7seg:display4.HEX[2]
HEX4[3] <= BCD7seg:display4.HEX[3]
HEX4[4] <= BCD7seg:display4.HEX[4]
HEX4[5] <= BCD7seg:display4.HEX[5]
HEX4[6] <= BCD7seg:display4.HEX[6]
HEX5[0] <= BCD7seg:display5.HEX[0]
HEX5[1] <= BCD7seg:display5.HEX[1]
HEX5[2] <= BCD7seg:display5.HEX[2]
HEX5[3] <= BCD7seg:display5.HEX[3]
HEX5[4] <= BCD7seg:display5.HEX[4]
HEX5[5] <= BCD7seg:display5.HEX[5]
HEX5[6] <= BCD7seg:display5.HEX[6]
HEX6[0] <= BCD7seg:display6.HEX[0]
HEX6[1] <= BCD7seg:display6.HEX[1]
HEX6[2] <= BCD7seg:display6.HEX[2]
HEX6[3] <= BCD7seg:display6.HEX[3]
HEX6[4] <= BCD7seg:display6.HEX[4]
HEX6[5] <= BCD7seg:display6.HEX[5]
HEX6[6] <= BCD7seg:display6.HEX[6]
HEX7[0] <= BCD7seg:display7.HEX[0]
HEX7[1] <= BCD7seg:display7.HEX[1]
HEX7[2] <= BCD7seg:display7.HEX[2]
HEX7[3] <= BCD7seg:display7.HEX[3]
HEX7[4] <= BCD7seg:display7.HEX[4]
HEX7[5] <= BCD7seg:display7.HEX[5]
HEX7[6] <= BCD7seg:display7.HEX[6]


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display0
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display1
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display2
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display3
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display4
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display5
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display6
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|I_O_Manager_VGA:inst9|hex_disps:inst|BCD7seg:display7
num[0] => Equal0.IN3
num[0] => Equal1.IN2
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN2
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN3
num[1] => Equal0.IN1
num[1] => Equal1.IN1
num[1] => Equal2.IN2
num[1] => Equal3.IN3
num[1] => Equal4.IN1
num[1] => Equal5.IN1
num[1] => Equal6.IN2
num[1] => Equal7.IN3
num[1] => Equal8.IN2
num[1] => Equal9.IN2
num[2] => Equal0.IN0
num[2] => Equal1.IN0
num[2] => Equal2.IN1
num[2] => Equal3.IN2
num[2] => Equal4.IN2
num[2] => Equal5.IN3
num[2] => Equal6.IN1
num[2] => Equal7.IN1
num[2] => Equal8.IN1
num[2] => Equal9.IN1
num[3] => Equal0.IN2
num[3] => Equal1.IN3
num[3] => Equal2.IN0
num[3] => Equal3.IN0
num[3] => Equal4.IN0
num[3] => Equal5.IN0
num[3] => Equal6.IN0
num[3] => Equal7.IN0
num[3] => Equal8.IN0
num[3] => Equal9.IN0
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|game:inst17
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => start_turn.OUTPUTSELECT
nrst => num.OUTPUTSELECT
nrst => num.OUTPUTSELECT
nrst => num.OUTPUTSELECT
nrst => num.OUTPUTSELECT
nrst => opp_num.OUTPUTSELECT
nrst => opp_num.OUTPUTSELECT
nrst => opp_num.OUTPUTSELECT
nrst => opp_num.OUTPUTSELECT
nrst => send_data.OUTPUTSELECT
nrst => send_data.OUTPUTSELECT
nrst => send_data.OUTPUTSELECT
nrst => send_data.OUTPUTSELECT
nrst => total_games.OUTPUTSELECT
nrst => total_games.OUTPUTSELECT
nrst => total_games.OUTPUTSELECT
nrst => total_games.OUTPUTSELECT
nrst => num_cell.OUTPUTSELECT
nrst => num_cell.OUTPUTSELECT
nrst => num_cell.OUTPUTSELECT
nrst => num_cell.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => our_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => opp_cells.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => selected_cell.OUTPUTSELECT
nrst => LED_READY.OUTPUTSELECT
nrst => LED_NUM.OUTPUTSELECT
nrst => LED_WAIT.OUTPUTSELECT
nrst => LED_MOVE.OUTPUTSELECT
nrst => LED_WIN.OUTPUTSELECT
nrst => LED_LOSE.OUTPUTSELECT
nrst => LED_TIE.OUTPUTSELECT
clk => LED_TIE~reg0.CLK
clk => LED_LOSE~reg0.CLK
clk => LED_WIN~reg0.CLK
clk => LED_MOVE~reg0.CLK
clk => LED_WAIT~reg0.CLK
clk => LED_NUM~reg0.CLK
clk => LED_READY~reg0.CLK
clk => selected_cell[0].CLK
clk => selected_cell[1].CLK
clk => selected_cell[2].CLK
clk => selected_cell[3].CLK
clk => selected_cell[4].CLK
clk => selected_cell[5].CLK
clk => selected_cell[6].CLK
clk => selected_cell[7].CLK
clk => selected_cell[8].CLK
clk => opp_cells[0].CLK
clk => opp_cells[1].CLK
clk => opp_cells[2].CLK
clk => opp_cells[3].CLK
clk => opp_cells[4].CLK
clk => opp_cells[5].CLK
clk => opp_cells[6].CLK
clk => opp_cells[7].CLK
clk => opp_cells[8].CLK
clk => our_cells[0].CLK
clk => our_cells[1].CLK
clk => our_cells[2].CLK
clk => our_cells[3].CLK
clk => our_cells[4].CLK
clk => our_cells[5].CLK
clk => our_cells[6].CLK
clk => our_cells[7].CLK
clk => our_cells[8].CLK
clk => num_cell[0].CLK
clk => num_cell[1].CLK
clk => num_cell[2].CLK
clk => num_cell[3].CLK
clk => total_games[0].CLK
clk => total_games[1].CLK
clk => total_games[2].CLK
clk => total_games[3].CLK
clk => send_data[0]~reg0.CLK
clk => send_data[1]~reg0.CLK
clk => send_data[2]~reg0.CLK
clk => send_data[3]~reg0.CLK
clk => opp_num[0].CLK
clk => opp_num[1].CLK
clk => opp_num[2].CLK
clk => opp_num[3].CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => start_turn.CLK
clk => state~25.DATAIN
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => state.OUTPUTSELECT
start_game => start_turn.OUTPUTSELECT
start_game => total_games.OUTPUTSELECT
start_game => total_games.OUTPUTSELECT
start_game => total_games.OUTPUTSELECT
start_game => total_games.OUTPUTSELECT
start_game => LED_READY.OUTPUTSELECT
start_game => LED_NUM.OUTPUTSELECT
RDY_RECEIVED => process_0.IN0
MOVE_RECEIVED => LED_WIN.OUTPUTSELECT
MOVE_RECEIVED => LED_LOSE.OUTPUTSELECT
MOVE_RECEIVED => LED_TIE.OUTPUTSELECT
MOVE_RECEIVED => LED_WAIT.OUTPUTSELECT
MOVE_RECEIVED => LED_MOVE.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
MOVE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => LED_LOSE.OUTPUTSELECT
TIE_RECEIVED => LED_TIE.OUTPUTSELECT
TIE_RECEIVED => LED_WAIT.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
TIE_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => LED_LOSE.OUTPUTSELECT
WIN_RECEIVED => LED_WAIT.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
WIN_RECEIVED => state.OUTPUTSELECT
received_data[0] => opp_num.DATAB
received_data[0] => Mux11.IN19
received_data[0] => Mux12.IN19
received_data[0] => Mux13.IN19
received_data[0] => Mux14.IN19
received_data[0] => Mux15.IN19
received_data[0] => Mux16.IN19
received_data[0] => Mux17.IN19
received_data[0] => Mux18.IN19
received_data[0] => Mux19.IN19
received_data[1] => opp_num.DATAB
received_data[1] => Mux11.IN18
received_data[1] => Mux12.IN18
received_data[1] => Mux13.IN18
received_data[1] => Mux14.IN18
received_data[1] => Mux15.IN18
received_data[1] => Mux16.IN18
received_data[1] => Mux17.IN18
received_data[1] => Mux18.IN18
received_data[1] => Mux19.IN18
received_data[2] => opp_num.DATAB
received_data[2] => Mux11.IN17
received_data[2] => Mux12.IN17
received_data[2] => Mux13.IN17
received_data[2] => Mux14.IN17
received_data[2] => Mux15.IN17
received_data[2] => Mux16.IN17
received_data[2] => Mux17.IN17
received_data[2] => Mux18.IN17
received_data[2] => Mux19.IN17
received_data[3] => opp_num.DATAB
received_data[3] => Mux11.IN16
received_data[3] => Mux12.IN16
received_data[3] => Mux13.IN16
received_data[3] => Mux14.IN16
received_data[3] => Mux15.IN16
received_data[3] => Mux16.IN16
received_data[3] => Mux17.IN16
received_data[3] => Mux18.IN16
received_data[3] => Mux19.IN16
keycode[0] => num.DATAB
keycode[0] => num_cell.DATAB
keycode[1] => num.DATAB
keycode[1] => num_cell.DATAB
keycode[2] => num.DATAB
keycode[2] => num_cell.DATAB
keycode[3] => num.DATAB
keycode[3] => num_cell.DATAB
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => num.OUTPUTSELECT
bcd => num.OUTPUTSELECT
bcd => num.OUTPUTSELECT
bcd => num.OUTPUTSELECT
bcd => LED_NUM.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => state.OUTPUTSELECT
bcd => num_cell.OUTPUTSELECT
bcd => num_cell.OUTPUTSELECT
bcd => num_cell.OUTPUTSELECT
bcd => num_cell.OUTPUTSELECT
bcd => LED_WIN.OUTPUTSELECT
bcd => LED_LOSE.OUTPUTSELECT
bcd => LED_TIE.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => send_data.OUTPUTSELECT
ready_to_TX => send_data.OUTPUTSELECT
ready_to_TX => send_data.OUTPUTSELECT
ready_to_TX => send_data.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
ready_to_TX => state.OUTPUTSELECT
new_frame => process_0.IN1
new_frame => LED_WIN.OUTPUTSELECT
new_frame => LED_LOSE.OUTPUTSELECT
new_frame => LED_TIE.OUTPUTSELECT
new_frame => LED_WAIT.OUTPUTSELECT
new_frame => LED_MOVE.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => state.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
new_frame => selected_cell.OUTPUTSELECT
SEND_RDY <= SEND_RDY.DB_MAX_OUTPUT_PORT_TYPE
SEND_MOVE <= SEND_MOVE.DB_MAX_OUTPUT_PORT_TYPE
SEND_WIN <= SEND_WIN.DB_MAX_OUTPUT_PORT_TYPE
SEND_TIE <= SEND_TIE.DB_MAX_OUTPUT_PORT_TYPE
send_data[0] <= send_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[1] <= send_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[2] <= send_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[3] <= send_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_received <= frame_received.DB_MAX_OUTPUT_PORT_TYPE
LED_READY <= LED_READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_NUM <= LED_NUM~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_WAIT <= LED_WAIT~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_MOVE <= LED_MOVE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_WIN <= LED_WIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_LOSE <= LED_LOSE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_TIE <= LED_TIE~reg0.DB_MAX_OUTPUT_PORT_TYPE
start <= start_turn.DB_MAX_OUTPUT_PORT_TYPE
game_end <= game_end.DB_MAX_OUTPUT_PORT_TYPE
new_game <= new_game.DB_MAX_OUTPUT_PORT_TYPE
win <= win.DB_MAX_OUTPUT_PORT_TYPE
tie <= tie.DB_MAX_OUTPUT_PORT_TYPE
lose <= lose.DB_MAX_OUTPUT_PORT_TYPE
key_read <= key_read.DB_MAX_OUTPUT_PORT_TYPE
OurCells[0] <= our_cells[0].DB_MAX_OUTPUT_PORT_TYPE
OurCells[1] <= our_cells[1].DB_MAX_OUTPUT_PORT_TYPE
OurCells[2] <= our_cells[2].DB_MAX_OUTPUT_PORT_TYPE
OurCells[3] <= our_cells[3].DB_MAX_OUTPUT_PORT_TYPE
OurCells[4] <= our_cells[4].DB_MAX_OUTPUT_PORT_TYPE
OurCells[5] <= our_cells[5].DB_MAX_OUTPUT_PORT_TYPE
OurCells[6] <= our_cells[6].DB_MAX_OUTPUT_PORT_TYPE
OurCells[7] <= our_cells[7].DB_MAX_OUTPUT_PORT_TYPE
OurCells[8] <= our_cells[8].DB_MAX_OUTPUT_PORT_TYPE
OppCells[0] <= opp_cells[0].DB_MAX_OUTPUT_PORT_TYPE
OppCells[1] <= opp_cells[1].DB_MAX_OUTPUT_PORT_TYPE
OppCells[2] <= opp_cells[2].DB_MAX_OUTPUT_PORT_TYPE
OppCells[3] <= opp_cells[3].DB_MAX_OUTPUT_PORT_TYPE
OppCells[4] <= opp_cells[4].DB_MAX_OUTPUT_PORT_TYPE
OppCells[5] <= opp_cells[5].DB_MAX_OUTPUT_PORT_TYPE
OppCells[6] <= opp_cells[6].DB_MAX_OUTPUT_PORT_TYPE
OppCells[7] <= opp_cells[7].DB_MAX_OUTPUT_PORT_TYPE
OppCells[8] <= opp_cells[8].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|main:inst
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => state.OUTPUTSELECT
nrst => LED_GAME_OVER.OUTPUTSELECT
clk50 => LED_GAME_OVER~reg0.CLK
clk50 => state~5.DATAIN
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
hash => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => state.OUTPUTSELECT
end_game => LED_GAME_OVER.OUTPUTSELECT
key_read <= key_read.DB_MAX_OUTPUT_PORT_TYPE
new_game <= new_game.DB_MAX_OUTPUT_PORT_TYPE
LED_GAME_OVER <= LED_GAME_OVER~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|keytest_h_v2:inst7
clk => new_code_int.CLK
clk => keycode_int[0].CLK
clk => keycode_int[1].CLK
clk => keycode_int[2].CLK
clk => keycode_int[3].CLK
nrst => new_code_int.ACLR
nrst => keycode_int[0].ACLR
nrst => keycode_int[1].ACLR
nrst => keycode_int[2].ACLR
nrst => keycode_int[3].ACLR
key => new_code_int.OUTPUTSELECT
key => keycode_int[3].ENA
key => keycode_int[2].ENA
key => keycode_int[1].ENA
key => keycode_int[0].ENA
bcd <= bcd.DB_MAX_OUTPUT_PORT_TYPE
ast <= ast.DB_MAX_OUTPUT_PORT_TYPE
hash <= hash.DB_MAX_OUTPUT_PORT_TYPE
A <= A.DB_MAX_OUTPUT_PORT_TYPE
B <= B.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE
D <= D.DB_MAX_OUTPUT_PORT_TYPE
new_code <= new_code_int.DB_MAX_OUTPUT_PORT_TYPE
code_read => new_code_int.OUTPUTSELECT
keycode_kt[0] => keycode_int[0].DATAIN
keycode_kt[1] => keycode_int[1].DATAIN
keycode_kt[2] => keycode_int[2].DATAIN
keycode_kt[3] => keycode_int[3].DATAIN
keycode[0] <= keycode_int[0].DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= keycode_int[1].DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= keycode_int[2].DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= keycode_int[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|keypad:inst2
clk => count4b:counter.clk
clk => current_state~1.DATAIN
clk => colq[0].CLK
clk => colq[1].CLK
clk => colq[2].CLK
clk => colq[3].CLK
nrst => count4b:counter.nclr
nrst => colq[0].ACLR
nrst => colq[1].ACLR
nrst => colq[2].ACLR
nrst => colq[3].ACLR
nrst => current_state~3.DATAIN
key <= key.DB_MAX_OUTPUT_PORT_TYPE
keycode[0] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
keycode[1] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
keycode[2] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
keycode[3] <= keycode.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
col[0] => colq[0].DATAIN
col[1] => colq[1].DATAIN
col[2] => colq[2].DATAIN
col[3] => colq[3].DATAIN


|P1_BOARD_vga_self|keypad:inst2|count4b:counter
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
nclr => count[0].ACLR
nclr => count[1].ACLR
nclr => count[2].ACLR
nclr => count[3].ACLR
output[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|protocol_rx:inst4
clk50 => new_frame~reg0.CLK
clk50 => WIN_RECEIVED~reg0.CLK
clk50 => TIE_RECEIVED~reg0.CLK
clk50 => MOVE_RECEIVED~reg0.CLK
clk50 => RDY_RECEIVED~reg0.CLK
clk50 => frame_type[0].CLK
clk50 => frame_type[1].CLK
clk50 => frame_type[2].CLK
clk50 => frame_type[3].CLK
clk50 => frame_type[4].CLK
clk50 => frame_type[5].CLK
clk50 => frame_type[6].CLK
clk50 => frame_type[7].CLK
clk50 => received_data[0]~reg0.CLK
clk50 => received_data[1]~reg0.CLK
clk50 => received_data[2]~reg0.CLK
clk50 => received_data[3]~reg0.CLK
clk50 => state~14.DATAIN
nrst => received_data[0]~reg0.ACLR
nrst => received_data[1]~reg0.ACLR
nrst => received_data[2]~reg0.ACLR
nrst => received_data[3]~reg0.ACLR
nrst => new_frame~reg0.ACLR
nrst => WIN_RECEIVED~reg0.ACLR
nrst => TIE_RECEIVED~reg0.ACLR
nrst => MOVE_RECEIVED~reg0.ACLR
nrst => RDY_RECEIVED~reg0.ACLR
nrst => state~16.DATAIN
nrst => frame_type[7].ENA
nrst => frame_type[6].ENA
nrst => frame_type[5].ENA
nrst => frame_type[4].ENA
nrst => frame_type[3].ENA
nrst => frame_type[2].ENA
nrst => frame_type[1].ENA
nrst => frame_type[0].ENA
RDY_RECEIVED <= RDY_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOVE_RECEIVED <= MOVE_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
TIE_RECEIVED <= TIE_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_RECEIVED <= WIN_RECEIVED~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] => frame_type.DATAB
rx_data[0] => received_data[0]~reg0.DATAIN
rx_data[1] => frame_type.DATAB
rx_data[1] => received_data[1]~reg0.DATAIN
rx_data[2] => frame_type.DATAB
rx_data[2] => received_data[2]~reg0.DATAIN
rx_data[3] => frame_type.DATAB
rx_data[3] => received_data[3]~reg0.DATAIN
rx_data[4] => frame_type.DATAB
rx_data[5] => frame_type.DATAB
rx_data[6] => frame_type.DATAB
rx_data[7] => frame_type.DATAB
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_read <= data_read.DB_MAX_OUTPUT_PORT_TYPE
new_frame <= new_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
rx_new => state.OUTPUTSELECT
frame_read => RDY_RECEIVED.OUTPUTSELECT
frame_read => new_frame.OUTPUTSELECT
frame_read => MOVE_RECEIVED.OUTPUTSELECT
frame_read => TIE_RECEIVED.OUTPUTSELECT
frame_read => WIN_RECEIVED.OUTPUTSELECT


|P1_BOARD_vga_self|rx_module2:inst5
clk => rx_new_internal.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => rx_data_lost~reg0.CLK
clk => baud[0].CLK
clk => baud[1].CLK
clk => baud[2].CLK
clk => state~5.DATAIN
nrst => rx_data_lost~reg0.ACLR
nrst => baud[0].ACLR
nrst => baud[1].ACLR
nrst => baud[2].ACLR
nrst => rx_new_internal.ACLR
nrst => state~7.DATAIN
nrst => bit_count[2].ENA
nrst => bit_count[1].ENA
nrst => bit_count[0].ENA
nrst => rx_data[7]~reg0.ENA
nrst => rx_data[6]~reg0.ENA
nrst => rx_data[5]~reg0.ENA
nrst => rx_data[4]~reg0.ENA
nrst => rx_data[3]~reg0.ENA
nrst => rx_data[2]~reg0.ENA
nrst => rx_data[1]~reg0.ENA
nrst => rx_data[0]~reg0.ENA
rx => state.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => rx_data.DATAB
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => baud.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => state.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => bit_count.OUTPUTSELECT
rx => state.DATAB
data_read => rx_new_internal.OUTPUTSELECT
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_new <= rx_new_internal.DB_MAX_OUTPUT_PORT_TYPE
rx_data_lost <= rx_data_lost~reg0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|protocol_tx:inst3
clk50 => tx_data[0]~reg0.CLK
clk50 => tx_data[1]~reg0.CLK
clk50 => tx_data[2]~reg0.CLK
clk50 => tx_data[3]~reg0.CLK
clk50 => tx_data[4]~reg0.CLK
clk50 => tx_data[5]~reg0.CLK
clk50 => tx_data[6]~reg0.CLK
clk50 => tx_data[7]~reg0.CLK
clk50 => frame_type[0].CLK
clk50 => frame_type[1].CLK
clk50 => frame_type[2].CLK
clk50 => frame_type[3].CLK
clk50 => frame_type[4].CLK
clk50 => frame_type[5].CLK
clk50 => frame_type[6].CLK
clk50 => frame_type[7].CLK
clk50 => ready_to_TX~reg0.CLK
clk50 => state~14.DATAIN
nrst => ready_to_TX~reg0.PRESET
nrst => state~16.DATAIN
nrst => frame_type[7].ENA
nrst => frame_type[6].ENA
nrst => frame_type[5].ENA
nrst => frame_type[4].ENA
nrst => frame_type[3].ENA
nrst => frame_type[2].ENA
nrst => frame_type[1].ENA
nrst => frame_type[0].ENA
nrst => tx_data[7]~reg0.ENA
nrst => tx_data[6]~reg0.ENA
nrst => tx_data[5]~reg0.ENA
nrst => tx_data[4]~reg0.ENA
nrst => tx_data[3]~reg0.ENA
nrst => tx_data[2]~reg0.ENA
nrst => tx_data[1]~reg0.ENA
nrst => tx_data[0]~reg0.ENA
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => state.OUTPUTSELECT
SEND_RDY => Selector1.IN5
SEND_MOVE => state.OUTPUTSELECT
SEND_MOVE => state.OUTPUTSELECT
SEND_MOVE => state.OUTPUTSELECT
SEND_MOVE => state.DATAA
SEND_TIE => state.OUTPUTSELECT
SEND_TIE => state.OUTPUTSELECT
SEND_TIE => state.DATAA
SEND_WIN => state.DATAA
SEND_WIN => state.DATAA
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send <= send.DB_MAX_OUTPUT_PORT_TYPE
data_send[0] => Selector26.IN5
data_send[1] => Selector25.IN5
data_send[2] => Selector24.IN5
data_send[3] => Selector23.IN5
ready_to_TX <= ready_to_TX~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => tx_data.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT
tx_empty => state.OUTPUTSELECT


|P1_BOARD_vga_self|digit_div:inst13
num[0] => Div0.IN7
num[0] => Mod0.IN7
num[1] => Div0.IN6
num[1] => Mod0.IN6
num[2] => Div0.IN5
num[2] => Mod0.IN5
num[3] => Div0.IN4
num[3] => Mod0.IN4
digitU[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitT[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|statistics:inst8
clk => Ties_int[0].CLK
clk => Ties_int[1].CLK
clk => Ties_int[2].CLK
clk => Ties_int[3].CLK
clk => Loses_int[0].CLK
clk => Loses_int[1].CLK
clk => Loses_int[2].CLK
clk => Loses_int[3].CLK
clk => Wins_int[0].CLK
clk => Wins_int[1].CLK
clk => Wins_int[2].CLK
clk => Wins_int[3].CLK
clk => Games_int[0].CLK
clk => Games_int[1].CLK
clk => Games_int[2].CLK
clk => Games_int[3].CLK
nrst => Games_int.OUTPUTSELECT
nrst => Games_int.OUTPUTSELECT
nrst => Games_int.OUTPUTSELECT
nrst => Games_int.OUTPUTSELECT
nrst => Wins_int.OUTPUTSELECT
nrst => Wins_int.OUTPUTSELECT
nrst => Wins_int.OUTPUTSELECT
nrst => Wins_int.OUTPUTSELECT
nrst => Loses_int.OUTPUTSELECT
nrst => Loses_int.OUTPUTSELECT
nrst => Loses_int.OUTPUTSELECT
nrst => Loses_int.OUTPUTSELECT
nrst => Ties_int.OUTPUTSELECT
nrst => Ties_int.OUTPUTSELECT
nrst => Ties_int.OUTPUTSELECT
nrst => Ties_int.OUTPUTSELECT
new_game => Games_int.OUTPUTSELECT
new_game => Games_int.OUTPUTSELECT
new_game => Games_int.OUTPUTSELECT
new_game => Games_int.OUTPUTSELECT
win => Wins_int.OUTPUTSELECT
win => Wins_int.OUTPUTSELECT
win => Wins_int.OUTPUTSELECT
win => Wins_int.OUTPUTSELECT
lose => Loses_int.OUTPUTSELECT
lose => Loses_int.OUTPUTSELECT
lose => Loses_int.OUTPUTSELECT
lose => Loses_int.OUTPUTSELECT
tie => Ties_int.OUTPUTSELECT
tie => Ties_int.OUTPUTSELECT
tie => Ties_int.OUTPUTSELECT
tie => Ties_int.OUTPUTSELECT
rst_statistics => Games_int.OUTPUTSELECT
rst_statistics => Games_int.OUTPUTSELECT
rst_statistics => Games_int.OUTPUTSELECT
rst_statistics => Games_int.OUTPUTSELECT
rst_statistics => Wins_int.OUTPUTSELECT
rst_statistics => Wins_int.OUTPUTSELECT
rst_statistics => Wins_int.OUTPUTSELECT
rst_statistics => Wins_int.OUTPUTSELECT
rst_statistics => Loses_int.OUTPUTSELECT
rst_statistics => Loses_int.OUTPUTSELECT
rst_statistics => Loses_int.OUTPUTSELECT
rst_statistics => Loses_int.OUTPUTSELECT
rst_statistics => Ties_int.OUTPUTSELECT
rst_statistics => Ties_int.OUTPUTSELECT
rst_statistics => Ties_int.OUTPUTSELECT
rst_statistics => Ties_int.OUTPUTSELECT
Games[0] <= Games_int[0].DB_MAX_OUTPUT_PORT_TYPE
Games[1] <= Games_int[1].DB_MAX_OUTPUT_PORT_TYPE
Games[2] <= Games_int[2].DB_MAX_OUTPUT_PORT_TYPE
Games[3] <= Games_int[3].DB_MAX_OUTPUT_PORT_TYPE
Wins[0] <= Wins_int[0].DB_MAX_OUTPUT_PORT_TYPE
Wins[1] <= Wins_int[1].DB_MAX_OUTPUT_PORT_TYPE
Wins[2] <= Wins_int[2].DB_MAX_OUTPUT_PORT_TYPE
Wins[3] <= Wins_int[3].DB_MAX_OUTPUT_PORT_TYPE
Loses[0] <= Loses_int[0].DB_MAX_OUTPUT_PORT_TYPE
Loses[1] <= Loses_int[1].DB_MAX_OUTPUT_PORT_TYPE
Loses[2] <= Loses_int[2].DB_MAX_OUTPUT_PORT_TYPE
Loses[3] <= Loses_int[3].DB_MAX_OUTPUT_PORT_TYPE
Ties[0] <= Ties_int[0].DB_MAX_OUTPUT_PORT_TYPE
Ties[1] <= Ties_int[1].DB_MAX_OUTPUT_PORT_TYPE
Ties[2] <= Ties_int[2].DB_MAX_OUTPUT_PORT_TYPE
Ties[3] <= Ties_int[3].DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|digit_div:inst15
num[0] => Div0.IN7
num[0] => Mod0.IN7
num[1] => Div0.IN6
num[1] => Mod0.IN6
num[2] => Div0.IN5
num[2] => Mod0.IN5
num[3] => Div0.IN4
num[3] => Mod0.IN4
digitU[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitT[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|digit_div:inst16
num[0] => Div0.IN7
num[0] => Mod0.IN7
num[1] => Div0.IN6
num[1] => Mod0.IN6
num[2] => Div0.IN5
num[2] => Mod0.IN5
num[3] => Div0.IN4
num[3] => Mod0.IN4
digitU[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitT[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|P1_BOARD_vga_self|digit_div:inst14
num[0] => Div0.IN7
num[0] => Mod0.IN7
num[1] => Div0.IN6
num[1] => Mod0.IN6
num[2] => Div0.IN5
num[2] => Mod0.IN5
num[3] => Div0.IN4
num[3] => Mod0.IN4
digitU[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitU[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digitT[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
digitT[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


