{"vcs1":{"timestamp_begin":1739362012.318818748, "rt":0.28, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739362012.674765036, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739362012.998489928, "rt":0.15, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739362012.092747143}
{"VCS_COMP_START_TIME": 1739362012.092747143}
{"VCS_COMP_END_TIME": 1739362013.221908507}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150344}}
