Project Information                        e:\vhdldesigns\ee231\11up1\up1b.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/16/2002 19:02:03

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


UP1B


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

up1b      EPF10K70RC240-4  18     26     0    0         0  %    261      6  %

User Pins:                 18     26     0  



Project Information                        e:\vhdldesigns\ee231\11up1\up1b.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop 'state~7' stuck at GND


Project Information                        e:\vhdldesigns\ee231\11up1\up1b.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~9,
           state~8,
           state~6,
           state~5,
           state~4,
           state~3,
           state~2,
           state~1
        )
        WITH STATES (
                          resetA = B"00000000", 
                           fetch = B"11000000", 
                          decode = B"10000000", 
                        exec_add = B"10100000", 
                       exec_load = B"10010000", 
                      exec_store = B"10001000", 
                     exec_store2 = B"10000100", 
                     exec_store3 = B"10000010", 
                       exec_jump = B"10000001"
);



Project Information                        e:\vhdldesigns\ee231\11up1\up1b.rpt

** FILE HIERARCHY **



|lpm_add_sub:457|
|lpm_add_sub:457|addcore:adder|
|lpm_add_sub:457|altshift:result_ext_latency_ffs|
|lpm_add_sub:457|altshift:carry_ext_latency_ffs|
|lpm_add_sub:457|altshift:oflow_ext_latency_ffs|
|lpm_compare:598|
|lpm_compare:598|comptree:comparator|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:598|altshift:aeb_ext_lat_ffs|
|lpm_compare:598|altshift:agb_ext_lat_ffs|
|lpm_compare:599|
|lpm_compare:599|comptree:comparator|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:599|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:599|altshift:aeb_ext_lat_ffs|
|lpm_compare:599|altshift:agb_ext_lat_ffs|
|lpm_add_sub:722|
|lpm_add_sub:722|addcore:adder|
|lpm_add_sub:722|altshift:result_ext_latency_ffs|
|lpm_add_sub:722|altshift:carry_ext_latency_ffs|
|lpm_add_sub:722|altshift:oflow_ext_latency_ffs|


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

***** Logic for device 'up1b' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                            d                               d                            
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R d d a R R R R   R R R R R R d   R R a R d R R   R R R R R R R d  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E a a t E E E E   E E E E E E a   E E t E a E E   E E E E E E E a  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S t t a S S S S V S S S S S S t G S S a S t S S V S S S S S S S t  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E a a _ E E E E C E E E E E E a N E E _ E a E E C E E E E E E E a  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R _ _ i R R R R C R R R R R R _ D R R o R _ R R C R R R R R R R _  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V i i n V V V V I V V V V V V i I V V u V i V V I V V V V V V V i  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E n n 1 E E E E N E E E E E E n N E E t E n E E N E E E E E E E n  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D 9 0 3 D D D D T D D D D D D 4 T D D 3 D 3 D D T D D D D D D D 2  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
  RESERVED |  7                                                                                                                         174 | RESERVED 
  RESERVED |  8                                                                                                                         173 | addr2 
  RESERVED |  9                                                                                                                         172 | addr0 
    GNDINT | 10                                                                                                                         171 | RESERVED 
  RESERVED | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | RESERVED 
  RESERVED | 13                                                                                                                         168 | RESERVED 
  RESERVED | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | RESERVED 
  RESERVED | 18                                                                                                                         163 | RESERVED 
  RESERVED | 19                                                                                                                         162 | RESERVED 
  RESERVED | 20                                                                                                                         161 | RESERVED 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | data_out6 
  RESERVED | 23                                                                                                                         158 | addr3 
  RESERVED | 24                                                                                                                         157 | addr4 
     addr7 | 25                                                                                                                         156 | addr6 
 data_out7 | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | RESERVED 
     addr5 | 28                                                                                                                         153 | RESERVED 
 data_out4 | 29                                                                                                                         152 | RESERVED 
  RESERVED | 30                                                                                                                         151 | RESERVED 
  RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | RESERVED 
  RESERVED | 33                                                                                                                         148 | addr1 
  RESERVED | 34                                                                                                                         147 | data_out8 
  RESERVED | 35                                                                                                                         146 | data_in1 
 data_out1 | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | data_out0 
  RESERVED | 38                                                                                                                         143 | data_out5 
  RESERVED | 39                                                                                                                         142 | RESERVED 
        wr | 40                                                                                                                         141 | RESERVED 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | RESERVED 
  RESERVED | 44                                                                                                                         137 | RESERVED 
  RESERVED | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
  RESERVED | 50                                                                                                                         131 | RESERVED 
data_out10 | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | data_in12 
data_out13 | 53                                                                                                                         128 | data_in14 
data_out11 | 54                                                                                                                         127 | data_out15 
data_out12 | 55                                                                                                                         126 | data_out14 
 data_out9 | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R d R R R d R G d R R R R R R V R R d d R R R G R R R V d c r G R R V R r R R R R d G R R R R R d R V R R R R R R R R  
                E E a E E E a E N a E E E E E E C E E a a E E E N E E E C a l e N E E C E d E E E E a N E E E E E a E C E E E E E E E E  
                S S t S S S t S D t S S S S S S C S S t t S S S D S S S C t o s D S S C S y S S S S t D S S S S S t S C S S S S S S S S  
                E E a E E E a E I a E E E E E E I E E a a E E E I E E E I a c e I E E I E   E E E E a I E E E E E a E I E E E E E E E E  
                R R _ R R R _ R N _ R R R R R R N R R _ _ R R R N R R R N _ k t N R R N R   R R R R _ N R R R R R _ R N R R R R R R R R  
                V V i V V V i V T o V V V V V V T V V i i V V V T V V V T i     T V V T V   V V V V i T V V V V V i V T V V V V V V V V  
                E E n E E E n E   u E E E E E E   E E n n E E E   E E E   n       E E   E   E E E E n   E E E E E n E   E E E E E E E E  
                D D 8 D D D 7 D   t D D D D D D   D D 1 1 D D D   D D D   1       D D   D   D D D D 6   D D D D D 5 D   D D D D D D D D  
                                  2                   5 0                 1                                                              
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A2       8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    1/2    1/2       8/26( 30%)   
A6       3/ 8( 37%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2       2/26(  7%)   
A7       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
A19      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
D1       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
D4       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
D7       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D8       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
D9       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    1/2    1/2       1/26(  3%)   
D11      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D14      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
D16      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D20      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
D21      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      12/26( 46%)   
D22      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    1/2       6/26( 23%)   
D25      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
D35      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
D44      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       7/26( 26%)   
D46      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
F2       8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    1/2    0/2       7/26( 26%)   
F9       8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2      13/26( 50%)   
F10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
F24      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      11/26( 42%)   
F25      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
H9       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
I22      8/ 8(100%)   5/ 8( 62%)   2/ 8( 25%)    1/2    1/2      10/26( 38%)   
I36      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
I38      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
I39      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
I40      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
I42      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
I43      7/ 8( 87%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2       6/26( 23%)   
I45      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
I46      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
I52      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            38/183    ( 20%)
Total logic cells used:                        261/3744   (  6%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.20/4    ( 80%)
Total fan-in:                                 836/14976   (  5%)

Total input pins required:                      18
Total input I/O cell registers required:         0
Total output pins required:                     26
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    261
Total flipflops required:                       66
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                9

Synthesized logic cells:                       145/3744   (  3%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   8   0   0   0   3   8   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     27/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      8   0   0   8   0   0   8   8   1   0   8   0   0   8   0   8   8   0   0   8   8   8   0   0   8   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   8   0   8   0   0   0   0   0   0    121/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   8   0   0   0   0   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     40/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   8   8   8   0   8   7   0   8   8   0   0   0   0   0   8     72/0  

Total:   8  16   0   8   0   3  16   8  10   8   8   0   0   8   0   8   8   0   8   8   8  16   0   8  16   0   0   0   0   0   0   0   0   0   0   8   1   0   8   8   8   0   8   7   8   8  16   0   0   0   0   0   8    261/0  



Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clock
 211      -     -    -    --      INPUT                0    0    0    6  data_in0
 146      -     -    F    --      INPUT                0    0    0    5  data_in1
 181      -     -    -    02      INPUT                0    0    0    5  data_in2
 192      -     -    -    12      INPUT                0    0    0    5  data_in3
 198      -     -    -    18      INPUT                0    0    0    5  data_in4
 110      -     -    -    10      INPUT                0    0    0    5  data_in5
 103      -     -    -    16      INPUT                0    0    0    5  data_in6
  67      -     -    -    46      INPUT                0    0    0    5  data_in7
  63      -     -    -    50      INPUT                0    0    0    7  data_in8
 212      -     -    -    --      INPUT                0    0    0    7  data_in9
  81      -     -    -    33      INPUT                0    0    0    4  data_in10
  90      -     -    -    --      INPUT                0    0    0    4  data_in11
 129      -     -    I    --      INPUT                0    0    0    4  data_in12
 210      -     -    -    --      INPUT                0    0    0    4  data_in13
 128      -     -    I    --      INPUT                0    0    0    4  data_in14
  80      -     -    -    34      INPUT                0    0    0    3  data_in15
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 172      -     -    A    --     OUTPUT                0    1    0    0  addr0
 148      -     -    F    --     OUTPUT                0    1    0    0  addr1
 173      -     -    A    --     OUTPUT                0    1    0    0  addr2
 158      -     -    D    --     OUTPUT                0    1    0    0  addr3
 157      -     -    D    --     OUTPUT                0    1    0    0  addr4
  28      -     -    D    --     OUTPUT                0    1    0    0  addr5
 156      -     -    D    --     OUTPUT                0    1    0    0  addr6
  25      -     -    D    --     OUTPUT                0    1    0    0  addr7
 144      -     -    F    --     OUTPUT                0    1    0    0  data_out0
  36      -     -    F    --     OUTPUT                0    1    0    0  data_out1
  70      -     -    -    44     OUTPUT                0    1    0    0  data_out2
 194      -     -    -    15     OUTPUT                0    1    0    0  data_out3
  29      -     -    D    --     OUTPUT                0    1    0    0  data_out4
 143      -     -    G    --     OUTPUT                0    1    0    0  data_out5
 159      -     -    D    --     OUTPUT                0    1    0    0  data_out6
  26      -     -    D    --     OUTPUT                0    1    0    0  data_out7
 147      -     -    F    --     OUTPUT                0    1    0    0  data_out8
  56      -     -    I    --     OUTPUT                0    1    0    0  data_out9
  51      -     -    I    --     OUTPUT                0    1    0    0  data_out10
  54      -     -    I    --     OUTPUT                0    1    0    0  data_out11
  55      -     -    I    --     OUTPUT                0    1    0    0  data_out12
  53      -     -    I    --     OUTPUT                0    1    0    0  data_out13
 126      -     -    I    --     OUTPUT                0    1    0    0  data_out14
 127      -     -    I    --     OUTPUT                0    1    0    0  data_out15
  98      -     -    -    21     OUTPUT                0    1    0    0  rdy
  40      -     -    F    --     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    A    02       AND2                0    2    0    4  |LPM_ADD_SUB:457|addcore:adder|:121
   -      6     -    D    20       AND2                0    2    0    1  |LPM_ADD_SUB:457|addcore:adder|:125
   -      6     -    D    01       AND2                0    3    0    1  |LPM_ADD_SUB:457|addcore:adder|:129
   -      5     -    D    01       AND2                0    4    0    3  |LPM_ADD_SUB:457|addcore:adder|:133
   -      6     -    D    08       AND2                0    2    0    1  |LPM_ADD_SUB:457|addcore:adder|:137
   -      5     -    D    04        OR2                0    4    0    1  |LPM_ADD_SUB:457|addcore:adder|:155
   -      3     -    F    09        OR2                2    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry1
   -      1     -    F    09        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry2
   -      3     -    D    17        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry3
   -      1     -    D    17        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry4
   -      3     -    D    11        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry5
   -      2     -    D    11        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry6
   -      3     -    D    46        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry7
   -      1     -    D    46        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry8
   -      1     -    I    45        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry9
   -      2     -    I    45        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry10
   -      2     -    I    52        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry11
   -      1     -    I    52        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry12
   -      3     -    I    40        OR2                1    2    0    2  |LPM_ADD_SUB:722|addcore:adder|pcarry13
   -      1     -    I    40        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|pcarry14
   -      8     -    F    25        OR2    s           2    1    0    1  |LPM_ADD_SUB:722|addcore:adder|~178~1
   -      4     -    F    09        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:179
   -      3     -    D    16        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:180
   -      4     -    D    17        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:181
   -      3     -    D    07        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:182
   -      4     -    D    11        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:183
   -      2     -    D    35        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:184
   -      4     -    D    46        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:185
   -      1     -    I    46        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:186
   -      3     -    I    45        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:187
   -      2     -    I    38        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:188
   -      3     -    I    52        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:189
   -      1     -    I    39        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:190
   -      4     -    I    40        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:191
   -      1     -    I    42        OR2                1    2    0    1  |LPM_ADD_SUB:722|addcore:adder|:192
   -      2     -    I    36       AND2    s           3    0    0    1  |LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      5     -    I    22       AND2                3    1    0    5  |LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      2     -    I    43       SOFT    s   !r      1    0    0   29  reset~1~fit~out1
   -      1     -    H    09       SOFT    s   !       1    0    0   28  reset~1
   -      7     -    I    22       DFFE   +            2    2    0    2  state~1
   -      1     -    D    09       DFFE   +            0    1    0   18  state~2
   -      4     -    A    02       SOFT    s    r      0    1    0   21  state~3~fit~out1
   -      2     -    A    02       SOFT    s    r      0    1    0   20  state~3~fit~out2
   -      5     -    A    02       DFFE   +            0    1    0    2  state~3
   -      3     -    F    02       SOFT    s    r      0    1    0   25  state~4~fit~out1
   -      2     -    F    02       SOFT    s    r      0    1    0   25  state~4~fit~out2
   -      2     -    I    22       DFFE   +            2    2    0    2  state~4
   -      6     -    I    22       DFFE   +            2    2    0   18  state~5
   -      3     -    I    22       DFFE   +            2    2    0   36  state~6
   -      1     -    A    06       SOFT    s    r      0    1    0   28  state~8~fit~out1
   -      4     -    A    06       SOFT    s    r      0    1    0   27  state~8~fit~out2
   -      4     -    I    22       DFFE   +            0    3    0    2  state~8
   -      1     -    D    22       SOFT    s    r      0    1    0   22  state~9~fit~out1
   -      2     -    D    22       SOFT    s    r      0    1    0   22  state~9~fit~out2
   -      6     -    F    02       AND2    s           0    3    0    1  state~9~2
   -      1     -    F    02        OR2    s   !       0    3    0   16  state~9~3
   -      4     -    D    22       DFFE   +            0    0    0    2  state~9
   -      5     -    I    42       DFFE   +            0    2    1    1  :3
   -      8     -    I    43       DFFE   +            0    2    1    1  :5
   -      3     -    I    39       DFFE   +            0    2    1    1  :7
   -      6     -    I    43       DFFE   +            0    2    1    1  :9
   -      8     -    I    38       DFFE   +            0    2    1    1  :11
   -      1     -    I    43       DFFE   +            0    2    1    1  :13
   -      6     -    I    46       DFFE   +            0    2    1    1  :15
   -      3     -    D    44       DFFE   +            0    2    1    1  :17
   -      3     -    D    35       DFFE   +            0    2    1    1  :19
   -      1     -    D    44       DFFE   +            0    2    1    1  :21
   -      1     -    D    07       DFFE   +            0    2    1    1  :23
   -      6     -    D    44       DFFE   +            0    2    1    1  :25
   -      1     -    D    16       DFFE   +            0    2    1    1  :27
   -      2     -    D    44       DFFE   +            0    2    1    1  :29
   -      1     -    F    24       DFFE   +            0    2    1    1  :31
   -      5     -    F    02       DFFE   +            0    2    1    1  :33
   -      7     -    D    22       DFFE   +            0    1    1    0  :59
   -      7     -    F    02       DFFE   +            0    4    1    1  :61
   -      7     -    D    04       DFFE   +            0    3    0    5  PC7 (:63)
   -      4     -    D    08       DFFE   +            0    3    0    6  PC6 (:64)
   -      1     -    D    25       DFFE   +            0    3    0    7  PC5 (:65)
   -      8     -    D    01       DFFE   +            0    3    0    6  PC4 (:66)
   -      2     -    D    20       DFFE   +            0    3    0    7  PC3 (:67)
   -      2     -    A    07       DFFE   +            0    3    0    8  PC2 (:68)
   -      1     -    F    10       DFFE   +            0    3    0    6  PC1 (:69)
   -      7     -    A    02       DFFE   +            0    3    0    6  PC0 (:70)
   -      2     -    D    14       DFFE   +            0    4    1    1  MAR7 (:71)
   -      8     -    D    22       DFFE   +            0    4    1    1  MAR6 (:72)
   -      5     -    D    25       DFFE   +            0    4    1    1  MAR5 (:73)
   -      6     -    D    21       DFFE   +            0    4    1    1  MAR4 (:74)
   -      3     -    D    14       DFFE   +            0    4    1    1  MAR3 (:75)
   -      4     -    A    07       DFFE   +            0    4    1    1  MAR2 (:76)
   -      2     -    F    10       DFFE   +            0    4    1    1  MAR1 (:77)
   -      6     -    A    19       DFFE   +            0    4    1    1  MAR0 (:78)
   -      7     -    I    42       DFFE   +            0    3    0    5  AC15 (:79)
   -      2     -    I    40       DFFE   +            0    3    0    6  AC14 (:80)
   -      8     -    I    39       DFFE   +            0    3    0    6  AC13 (:81)
   -      4     -    I    52       DFFE   +            0    3    0    6  AC12 (:82)
   -      1     -    I    38       DFFE   +            0    3    0    6  AC11 (:83)
   -      4     -    I    45       DFFE   +            0    3    0    6  AC10 (:84)
   -      8     -    I    46       DFFE   +            0    3    0    6  AC9 (:85)
   -      2     -    D    46       DFFE   +            0    3    0    6  AC8 (:86)
   -      1     -    D    35       DFFE   +            0    3    0    6  AC7 (:87)
   -      1     -    D    11       DFFE   +            0    3    0    6  AC6 (:88)
   -      2     -    D    07       DFFE   +            0    3    0    6  AC5 (:89)
   -      2     -    D    17       DFFE   +            0    3    0    6  AC4 (:90)
   -      2     -    D    16       DFFE   +            0    3    0    6  AC3 (:91)
   -      2     -    F    09       DFFE   +            0    3    0    6  AC2 (:92)
   -      8     -    F    24       DFFE   +            0    3    0    6  AC1 (:93)
   -      1     -    F    25       DFFE   +            0    3    0    7  AC0 (:94)
   -      6     -    D    14       DFFE   +            0    2    0    2  IR7 (:103)
   -      6     -    D    22       DFFE   +            0    2    0    2  IR6 (:104)
   -      7     -    D    21       DFFE   +            0    2    0    2  IR5 (:105)
   -      3     -    D    21       DFFE   +            0    2    0    2  IR4 (:106)
   -      1     -    D    14       DFFE   +            0    2    0    2  IR3 (:107)
   -      5     -    A    19       DFFE   +            0    2    0    2  IR2 (:108)
   -      4     -    F    24       DFFE   +            0    2    0    2  IR1 (:109)
   -      4     -    A    19       DFFE   +            0    2    0    2  IR0 (:110)
   -      8     -    I    42        OR2    s           0    4    0    1  ~1167~1
   -      5     -    I    43        OR2    s           0    4    0    1  ~1194~1
   -      7     -    I    39        OR2    s           0    4    0    1  ~1221~1
   -      4     -    I    43        OR2    s           0    4    0    1  ~1248~1
   -      7     -    I    38        OR2    s           0    4    0    1  ~1275~1
   -      3     -    I    43        OR2    s           0    4    0    1  ~1302~1
   -      7     -    I    46        OR2    s           0    4    0    1  ~1329~1
   -      8     -    D    44        OR2    s           0    4    0    1  ~1356~1
   -      8     -    D    35        OR2    s           0    4    0    1  ~1383~1
   -      7     -    D    44        OR2    s           0    4    0    1  ~1410~1
   -      8     -    D    07        OR2    s           0    4    0    1  ~1437~1
   -      5     -    D    44        OR2    s           0    4    0    1  ~1464~1
   -      8     -    D    16        OR2    s           0    4    0    1  ~1491~1
   -      4     -    D    44        OR2    s           0    4    0    1  ~1518~1
   -      7     -    F    24        OR2    s           0    4    0    1  ~1545~1
   -      8     -    F    02        OR2    s           0    4    0    1  ~1572~1
   -      8     -    D    14       AND2                1    1    0    1  :1813
   -      5     -    D    14        OR2    s           1    3    0    1  ~1815~1
   -      5     -    D    22       AND2                1    1    0    1  :1840
   -      3     -    D    22        OR2    s           1    3    0    1  ~1842~1
   -      5     -    D    21       AND2                1    1    0    1  :1867
   -      4     -    D    21        OR2    s           1    3    0    1  ~1869~1
   -      8     -    D    21       AND2                1    1    0    1  :1894
   -      2     -    D    21        OR2    s           1    3    0    1  ~1896~1
   -      7     -    D    14       AND2                1    1    0    1  :1921
   -      4     -    D    14        OR2    s           1    3    0    1  ~1923~1
   -      2     -    A    06       AND2                1    1    0    1  :1948
   -      2     -    A    19        OR2    s           1    3    0    1  ~1950~1
   -      2     -    F    24       AND2                1    1    0    1  :1975
   -      5     -    F    24        OR2    s           1    3    0    1  ~1977~1
   -      3     -    A    19       AND2                1    1    0    1  :2002
   -      1     -    A    19        OR2    s           1    3    0    1  ~2004~1
   -      3     -    D    04        OR2    s           0    3    0    1  ~2019~1
   -      2     -    D    04        OR2                0    4    0    2  :2021
   -      4     -    D    04        OR2    s           0    4    0    1  ~2025~1
   -      6     -    D    04        OR2    s           0    3    0    1  ~2028~1
   -      3     -    D    08        OR2    s           0    3    0    1  ~2046~1
   -      1     -    D    08        OR2                0    4    0    2  :2048
   -      5     -    D    08        OR2    s           0    4    0    1  ~2052~1
   -      7     -    D    08        OR2    s           0    4    0    1  ~2055~1
   -      3     -    D    25        OR2    s           0    3    0    1  ~2073~1
   -      2     -    D    25        OR2                0    4    0    2  :2075
   -      4     -    D    25        OR2    s           0    4    0    1  ~2079~1
   -      6     -    D    25        OR2    s           0    4    0    1  ~2082~1
   -      3     -    D    01        OR2    s           0    3    0    1  ~2100~1
   -      2     -    D    01        OR2                0    4    0    2  :2102
   -      4     -    D    01        OR2    s           0    4    0    1  ~2106~1
   -      7     -    D    01        OR2    s           0    4    0    1  ~2109~1
   -      4     -    D    20        OR2    s           0    3    0    1  ~2127~1
   -      3     -    D    20        OR2                0    4    0    2  :2129
   -      5     -    D    20        OR2    s           0    4    0    1  ~2133~1
   -      7     -    D    20        OR2    s           0    4    0    1  ~2136~1
   -      3     -    A    07        OR2    s           0    3    0    1  ~2154~1
   -      1     -    A    07        OR2                0    4    0    2  :2156
   -      5     -    A    07        OR2    s           0    4    0    1  ~2160~1
   -      6     -    A    07        OR2    s           0    4    0    1  ~2163~1
   -      4     -    F    10        OR2    s           0    3    0    1  ~2181~1
   -      3     -    F    10        OR2                0    4    0    2  :2183
   -      5     -    F    10        OR2    s           0    4    0    1  ~2187~1
   -      6     -    F    10        OR2    s           0    4    0    1  ~2190~1
   -      1     -    I    22        OR2    s           0    3    0    8  ~2210~1
   -      1     -    A    02        OR2    s           0    3    0    2  ~2210~2
   -      6     -    A    02        OR2    s           0    4    0    1  ~2222~1
   -      8     -    A    02        OR2    s           0    4    0    1  ~2222~2
   -      8     -    D    04        OR2    s           0    4    0    1  ~2249~1
   -      1     -    D    04        OR2    s           0    4    0    1  ~2249~2
   -      8     -    D    08        OR2    s           0    4    0    1  ~2276~1
   -      2     -    D    08        OR2    s           0    4    0    1  ~2276~2
   -      7     -    D    25        OR2    s           0    4    0    1  ~2303~1
   -      8     -    D    25        OR2    s           0    4    0    1  ~2303~2
   -      1     -    D    21        OR2    s           0    4    0    1  ~2330~1
   -      1     -    D    01        OR2    s           0    4    0    1  ~2330~2
   -      8     -    D    20        OR2    s           0    4    0    1  ~2357~1
   -      1     -    D    20        OR2    s           0    4    0    1  ~2357~2
   -      7     -    A    07        OR2    s           0    4    0    1  ~2384~1
   -      8     -    A    07        OR2    s           0    4    0    1  ~2384~2
   -      7     -    F    10        OR2    s           0    4    0    1  ~2411~1
   -      8     -    F    10        OR2    s           0    4    0    1  ~2411~2
   -      7     -    A    19        OR2    s           0    4    0    1  ~2438~1
   -      8     -    A    19        OR2    s           0    4    0    1  ~2438~2
   -      2     -    I    42        OR2    s           1    3    0    1  ~2448~1
   -      3     -    I    42        OR2    s           0    4    0    1  ~2454~1
   -      4     -    I    42        OR2    s           0    3    0    1  ~2457~1
   -      6     -    I    42        OR2    s           0    3    0    1  ~2460~1
   -      5     -    I    40        OR2    s           1    3    0    1  ~2475~1
   -      6     -    I    40        OR2    s           0    4    0    1  ~2481~1
   -      7     -    I    40        OR2    s           0    3    0    1  ~2484~1
   -      8     -    I    40        OR2    s           0    3    0    1  ~2487~1
   -      2     -    I    39        OR2    s           1    3    0    1  ~2502~1
   -      4     -    I    39        OR2    s           0    4    0    1  ~2508~1
   -      5     -    I    39        OR2    s           0    3    0    1  ~2511~1
   -      6     -    I    39        OR2    s           0    3    0    1  ~2514~1
   -      5     -    I    52        OR2    s           1    3    0    1  ~2529~1
   -      6     -    I    52        OR2    s           0    4    0    1  ~2535~1
   -      7     -    I    52        OR2    s           0    3    0    1  ~2538~1
   -      8     -    I    52        OR2    s           0    3    0    1  ~2541~1
   -      3     -    I    38        OR2    s           1    3    0    1  ~2556~1
   -      4     -    I    38        OR2    s           0    4    0    1  ~2562~1
   -      5     -    I    38        OR2    s           0    3    0    1  ~2565~1
   -      6     -    I    38        OR2    s           0    3    0    1  ~2568~1
   -      5     -    I    45        OR2    s           1    3    0    1  ~2583~1
   -      6     -    I    45        OR2    s           0    4    0    1  ~2589~1
   -      7     -    I    45        OR2    s           0    3    0    1  ~2592~1
   -      8     -    I    45        OR2    s           0    3    0    1  ~2595~1
   -      2     -    I    46        OR2    s           1    3    0    1  ~2610~1
   -      3     -    I    46        OR2    s           0    4    0    1  ~2616~1
   -      4     -    I    46        OR2    s           0    3    0    1  ~2619~1
   -      5     -    I    46        OR2    s           0    3    0    1  ~2622~1
   -      5     -    D    46        OR2    s           1    3    0    1  ~2637~1
   -      6     -    D    46        OR2    s           0    4    0    1  ~2643~1
   -      7     -    D    46        OR2    s           0    3    0    1  ~2646~1
   -      8     -    D    46        OR2    s           0    3    0    1  ~2649~1
   -      4     -    D    35        OR2    s           1    3    0    1  ~2664~1
   -      5     -    D    35        OR2    s           0    4    0    1  ~2670~1
   -      6     -    D    35        OR2    s           0    3    0    1  ~2673~1
   -      7     -    D    35        OR2    s           0    3    0    1  ~2676~1
   -      5     -    D    11        OR2    s           1    3    0    1  ~2691~1
   -      6     -    D    11        OR2    s           0    4    0    1  ~2697~1
   -      7     -    D    11        OR2    s           0    3    0    1  ~2700~1
   -      8     -    D    11        OR2    s           0    3    0    1  ~2703~1
   -      4     -    D    07        OR2    s           1    3    0    1  ~2718~1
   -      5     -    D    07        OR2    s           0    4    0    1  ~2724~1
   -      6     -    D    07        OR2    s           0    3    0    1  ~2727~1
   -      7     -    D    07        OR2    s           0    3    0    1  ~2730~1
   -      5     -    D    17        OR2    s           1    3    0    1  ~2745~1
   -      6     -    D    17        OR2    s           0    4    0    1  ~2751~1
   -      7     -    D    17        OR2    s           0    3    0    1  ~2754~1
   -      8     -    D    17        OR2    s           0    3    0    1  ~2757~1
   -      4     -    D    16        OR2    s           1    3    0    1  ~2772~1
   -      5     -    D    16        OR2    s           0    4    0    1  ~2778~1
   -      6     -    D    16        OR2    s           0    3    0    1  ~2781~1
   -      7     -    D    16        OR2    s           0    3    0    1  ~2784~1
   -      5     -    F    09        OR2    s           1    3    0    1  ~2799~1
   -      6     -    F    09        OR2    s           0    4    0    1  ~2805~1
   -      7     -    F    09        OR2    s           0    3    0    1  ~2808~1
   -      8     -    F    09        OR2    s           0    3    0    1  ~2811~1
   -      3     -    F    24        OR2    s           1    3    0    1  ~2826~1
   -      7     -    F    25        OR2    s           0    4    0    1  ~2832~1
   -      2     -    F    25        OR2    s           0    4    0    1  ~2835~1
   -      6     -    F    24        OR2    s           0    3    0    1  ~2838~1
   -      3     -    F    25        OR2    s           1    3    0    1  ~2853~1
   -      4     -    F    25        OR2    s           0    4    0    1  ~2859~1
   -      5     -    F    25        OR2    s           1    3    0    1  ~2862~1
   -      6     -    F    25        OR2    s           0    3    0    1  ~2865~1
   -      4     -    F    02        OR2    s           0    4    0    1  ~2897~1
   -      8     -    I    22        OR2    s           0    4    0    1  ~2914~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       3/208(  1%)    20/104( 19%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
B:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:      24/208( 11%)    29/104( 27%)     5/104(  4%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
E:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:      12/208(  5%)    19/104( 18%)     0/104(  0%)    1/16(  6%)      5/16( 31%)     0/16(  0%)
G:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
H:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:      20/208(  9%)     2/104(  1%)    16/104( 15%)    2/16( 12%)      7/16( 43%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      7/24( 29%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      7/24( 29%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
34:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       66         clock


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       11         reset


Device-Specific Information:               e:\vhdldesigns\ee231\11up1\up1b.rpt
up1b

** EQUATIONS **

clock    : INPUT;
data_in0 : INPUT;
data_in1 : INPUT;
data_in2 : INPUT;
data_in3 : INPUT;
data_in4 : INPUT;
data_in5 : INPUT;
data_in6 : INPUT;
data_in7 : INPUT;
data_in8 : INPUT;
data_in9 : INPUT;
data_in10 : INPUT;
data_in11 : INPUT;
data_in12 : INPUT;
data_in13 : INPUT;
data_in14 : INPUT;
data_in15 : INPUT;
reset    : INPUT;

-- Node name is ':94' = 'AC0' 
-- Equation name is 'AC0', location is LC1_F25, type is buried.
AC0      = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ001 =  _LC2_D22 &  _LC6_F25;

-- Node name is ':93' = 'AC1' 
-- Equation name is 'AC1', location is LC8_F24, type is buried.
AC1      = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ002 =  _LC2_D22 &  _LC6_F24;

-- Node name is ':92' = 'AC2' 
-- Equation name is 'AC2', location is LC2_F9, type is buried.
AC2      = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ003 =  _LC2_D22 &  _LC8_F9;

-- Node name is ':91' = 'AC3' 
-- Equation name is 'AC3', location is LC2_D16, type is buried.
AC3      = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ004 =  _LC2_D22 &  _LC7_D16;

-- Node name is ':90' = 'AC4' 
-- Equation name is 'AC4', location is LC2_D17, type is buried.
AC4      = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ005 =  _LC2_D22 &  _LC8_D17;

-- Node name is ':89' = 'AC5' 
-- Equation name is 'AC5', location is LC2_D7, type is buried.
AC5      = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ006 =  _LC1_D22 &  _LC7_D7;

-- Node name is ':88' = 'AC6' 
-- Equation name is 'AC6', location is LC1_D11, type is buried.
AC6      = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ007 =  _LC1_D22 &  _LC8_D11;

-- Node name is ':87' = 'AC7' 
-- Equation name is 'AC7', location is LC1_D35, type is buried.
AC7      = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ008 =  _LC1_D22 &  _LC7_D35;

-- Node name is ':86' = 'AC8' 
-- Equation name is 'AC8', location is LC2_D46, type is buried.
AC8      = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ009 =  _LC1_D22 &  _LC8_D46;

-- Node name is ':85' = 'AC9' 
-- Equation name is 'AC9', location is LC8_I46, type is buried.
AC9      = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ010 =  _LC1_D22 &  _LC5_I46;

-- Node name is ':84' = 'AC10' 
-- Equation name is 'AC10', location is LC4_I45, type is buried.
AC10     = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ011 =  _LC1_D22 &  _LC8_I45;

-- Node name is ':83' = 'AC11' 
-- Equation name is 'AC11', location is LC1_I38, type is buried.
AC11     = DFFE( _EQ012, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ012 =  _LC1_D22 &  _LC6_I38;

-- Node name is ':82' = 'AC12' 
-- Equation name is 'AC12', location is LC4_I52, type is buried.
AC12     = DFFE( _EQ013, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ013 =  _LC1_D22 &  _LC8_I52;

-- Node name is ':81' = 'AC13' 
-- Equation name is 'AC13', location is LC8_I39, type is buried.
AC13     = DFFE( _EQ014, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ014 =  _LC1_D22 &  _LC6_I39;

-- Node name is ':80' = 'AC14' 
-- Equation name is 'AC14', location is LC2_I40, type is buried.
AC14     = DFFE( _EQ015, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ015 =  _LC1_D22 &  _LC8_I40;

-- Node name is ':79' = 'AC15' 
-- Equation name is 'AC15', location is LC7_I42, type is buried.
AC15     = DFFE( _EQ016, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ016 =  _LC1_D22 &  _LC6_I42;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  MAR0;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  MAR1;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  MAR2;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  MAR3;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  MAR4;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  MAR5;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  MAR6;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  MAR7;

-- Node name is 'data_out0' 
-- Equation name is 'data_out0', type is output 
data_out0 =  _LC5_F2;

-- Node name is 'data_out1' 
-- Equation name is 'data_out1', type is output 
data_out1 =  _LC1_F24;

-- Node name is 'data_out2' 
-- Equation name is 'data_out2', type is output 
data_out2 =  _LC2_D44;

-- Node name is 'data_out3' 
-- Equation name is 'data_out3', type is output 
data_out3 =  _LC1_D16;

-- Node name is 'data_out4' 
-- Equation name is 'data_out4', type is output 
data_out4 =  _LC6_D44;

-- Node name is 'data_out5' 
-- Equation name is 'data_out5', type is output 
data_out5 =  _LC1_D7;

-- Node name is 'data_out6' 
-- Equation name is 'data_out6', type is output 
data_out6 =  _LC1_D44;

-- Node name is 'data_out7' 
-- Equation name is 'data_out7', type is output 
data_out7 =  _LC3_D35;

-- Node name is 'data_out8' 
-- Equation name is 'data_out8', type is output 
data_out8 =  _LC3_D44;

-- Node name is 'data_out9' 
-- Equation name is 'data_out9', type is output 
data_out9 =  _LC6_I46;

-- Node name is 'data_out10' 
-- Equation name is 'data_out10', type is output 
data_out10 =  _LC1_I43;

-- Node name is 'data_out11' 
-- Equation name is 'data_out11', type is output 
data_out11 =  _LC8_I38;

-- Node name is 'data_out12' 
-- Equation name is 'data_out12', type is output 
data_out12 =  _LC6_I43;

-- Node name is 'data_out13' 
-- Equation name is 'data_out13', type is output 
data_out13 =  _LC3_I39;

-- Node name is 'data_out14' 
-- Equation name is 'data_out14', type is output 
data_out14 =  _LC8_I43;

-- Node name is 'data_out15' 
-- Equation name is 'data_out15', type is output 
data_out15 =  _LC5_I42;

-- Node name is ':110' = 'IR0' 
-- Equation name is 'IR0', location is LC4_A19, type is buried.
IR0      = DFFE( _LC1_A19, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':109' = 'IR1' 
-- Equation name is 'IR1', location is LC4_F24, type is buried.
IR1      = DFFE( _LC5_F24, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':108' = 'IR2' 
-- Equation name is 'IR2', location is LC5_A19, type is buried.
IR2      = DFFE( _LC2_A19, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':107' = 'IR3' 
-- Equation name is 'IR3', location is LC1_D14, type is buried.
IR3      = DFFE( _LC4_D14, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':106' = 'IR4' 
-- Equation name is 'IR4', location is LC3_D21, type is buried.
IR4      = DFFE( _LC2_D21, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':105' = 'IR5' 
-- Equation name is 'IR5', location is LC7_D21, type is buried.
IR5      = DFFE( _LC4_D21, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':104' = 'IR6' 
-- Equation name is 'IR6', location is LC6_D22, type is buried.
IR6      = DFFE( _LC3_D22, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':103' = 'IR7' 
-- Equation name is 'IR7', location is LC6_D14, type is buried.
IR7      = DFFE( _LC5_D14, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);

-- Node name is ':78' = 'MAR0' 
-- Equation name is 'MAR0', location is LC6_A19, type is buried.
MAR0     = DFFE( _EQ017, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ017 =  _LC1_D22 &  _LC3_A19
         #  _LC1_D22 &  _LC8_A19;

-- Node name is ':77' = 'MAR1' 
-- Equation name is 'MAR1', location is LC2_F10, type is buried.
MAR1     = DFFE( _EQ018, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ018 =  _LC1_D22 &  _LC2_F24
         #  _LC1_D22 &  _LC8_F10;

-- Node name is ':76' = 'MAR2' 
-- Equation name is 'MAR2', location is LC4_A7, type is buried.
MAR2     = DFFE( _EQ019, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ019 =  _LC1_D22 &  _LC2_A6
         #  _LC1_D22 &  _LC8_A7;

-- Node name is ':75' = 'MAR3' 
-- Equation name is 'MAR3', location is LC3_D14, type is buried.
MAR3     = DFFE( _EQ020, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ020 =  _LC1_D22 &  _LC7_D14
         #  _LC1_D20 &  _LC1_D22;

-- Node name is ':74' = 'MAR4' 
-- Equation name is 'MAR4', location is LC6_D21, type is buried.
MAR4     = DFFE( _EQ021, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ021 =  _LC1_D22 &  _LC8_D21
         #  _LC1_D1 &  _LC1_D22;

-- Node name is ':73' = 'MAR5' 
-- Equation name is 'MAR5', location is LC5_D25, type is buried.
MAR5     = DFFE( _EQ022, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ022 =  _LC1_D22 &  _LC5_D21
         #  _LC1_D22 &  _LC8_D25;

-- Node name is ':72' = 'MAR6' 
-- Equation name is 'MAR6', location is LC8_D22, type is buried.
MAR6     = DFFE( _EQ023, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ023 =  _LC1_D22 &  _LC5_D22
         #  _LC1_D22 &  _LC2_D8;

-- Node name is ':71' = 'MAR7' 
-- Equation name is 'MAR7', location is LC2_D14, type is buried.
MAR7     = DFFE( _EQ024, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ024 =  _LC1_D22 &  _LC8_D14
         #  _LC1_D4 &  _LC1_D22;

-- Node name is ':70' = 'PC0' 
-- Equation name is 'PC0', location is LC7_A2, type is buried.
PC0      = DFFE( _EQ025, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ025 =  _LC2_D22 &  _LC8_A2;

-- Node name is ':69' = 'PC1' 
-- Equation name is 'PC1', location is LC1_F10, type is buried.
PC1      = DFFE( _EQ026, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ026 =  _LC2_D22 &  _LC6_F10;

-- Node name is ':68' = 'PC2' 
-- Equation name is 'PC2', location is LC2_A7, type is buried.
PC2      = DFFE( _EQ027, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ027 =  _LC2_D22 &  _LC6_A7;

-- Node name is ':67' = 'PC3' 
-- Equation name is 'PC3', location is LC2_D20, type is buried.
PC3      = DFFE( _EQ028, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ028 =  _LC2_D22 &  _LC7_D20;

-- Node name is ':66' = 'PC4' 
-- Equation name is 'PC4', location is LC8_D1, type is buried.
PC4      = DFFE( _EQ029, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ029 =  _LC2_D22 &  _LC7_D1;

-- Node name is ':65' = 'PC5' 
-- Equation name is 'PC5', location is LC1_D25, type is buried.
PC5      = DFFE( _EQ030, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ030 =  _LC2_D22 &  _LC6_D25;

-- Node name is ':64' = 'PC6' 
-- Equation name is 'PC6', location is LC4_D8, type is buried.
PC6      = DFFE( _EQ031, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ031 =  _LC2_D22 &  _LC7_D8;

-- Node name is ':63' = 'PC7' 
-- Equation name is 'PC7', location is LC7_D4, type is buried.
PC7      = DFFE( _EQ032, GLOBAL( clock),  VCC,  VCC, !_LC1_H9);
  _EQ032 =  _LC2_D22 &  _LC6_D4;

-- Node name is 'rdy' 
-- Equation name is 'rdy', type is output 
rdy      =  _LC7_D22;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC2_I43, type is buried.
-- synthesized logic cell 
!_LC2_I43 = _LC2_I43~NOT;
_LC2_I43~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_H9, type is buried.
-- synthesized logic cell 
!_LC1_H9 = _LC1_H9~NOT;
_LC1_H9~NOT = LCELL(!reset);

-- Node name is 'state~1' 
-- Equation name is 'state~1', location is LC7_I22, type is buried.
state~1  = DFFE( _EQ033, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ033 =  data_in8 &  data_in9 &  _LC4_A6 &  _LC5_I22;

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC1_D9, type is buried.
state~2  = DFFE( _LC2_A2, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~3~fit~out1' 
-- Equation name is 'state~3~fit~out1', location is LC4_A2, type is buried.
-- synthesized logic cell 
_LC4_A2  = LCELL( state~3);

-- Node name is 'state~3~fit~out2' 
-- Equation name is 'state~3~fit~out2', location is LC2_A2, type is buried.
-- synthesized logic cell 
_LC2_A2  = LCELL( state~3);

-- Node name is 'state~3' 
-- Equation name is 'state~3', location is LC5_A2, type is buried.
state~3  = DFFE( _LC2_F2, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~4~fit~out1' 
-- Equation name is 'state~4~fit~out1', location is LC3_F2, type is buried.
-- synthesized logic cell 
_LC3_F2  = LCELL( state~4);

-- Node name is 'state~4~fit~out2' 
-- Equation name is 'state~4~fit~out2', location is LC2_F2, type is buried.
-- synthesized logic cell 
_LC2_F2  = LCELL( state~4);

-- Node name is 'state~4' 
-- Equation name is 'state~4', location is LC2_I22, type is buried.
state~4  = DFFE( _EQ034, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ034 =  data_in8 & !data_in9 &  _LC1_A6 &  _LC5_I22;

-- Node name is 'state~5' 
-- Equation name is 'state~5', location is LC6_I22, type is buried.
state~5  = DFFE( _EQ035, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ035 = !data_in8 &  data_in9 &  _LC4_A6 &  _LC5_I22;

-- Node name is 'state~6' 
-- Equation name is 'state~6', location is LC3_I22, type is buried.
state~6  = DFFE( _EQ036, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ036 = !data_in8 & !data_in9 &  _LC4_A6 &  _LC5_I22;

-- Node name is 'state~8~fit~out1' 
-- Equation name is 'state~8~fit~out1', location is LC1_A6, type is buried.
-- synthesized logic cell 
_LC1_A6  = LCELL( state~8);

-- Node name is 'state~8~fit~out2' 
-- Equation name is 'state~8~fit~out2', location is LC4_A6, type is buried.
-- synthesized logic cell 
_LC4_A6  = LCELL( state~8);

-- Node name is 'state~8' 
-- Equation name is 'state~8', location is LC4_I22, type is buried.
state~8  = DFFE( _EQ037, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ037 = !_LC5_I22 &  state~8
         #  _LC8_I22
         #  state~6;

-- Node name is 'state~9~fit~out1' 
-- Equation name is 'state~9~fit~out1', location is LC1_D22, type is buried.
-- synthesized logic cell 
_LC1_D22 = LCELL( state~9);

-- Node name is 'state~9~fit~out2' 
-- Equation name is 'state~9~fit~out2', location is LC2_D22, type is buried.
-- synthesized logic cell 
_LC2_D22 = LCELL( state~9);

-- Node name is 'state~9~2' 
-- Equation name is 'state~9~2', location is LC6_F2, type is buried.
-- synthesized logic cell 
_LC6_F2  = LCELL( _EQ038);
  _EQ038 = !_LC1_A6 &  _LC3_F2 & !state~6;

-- Node name is 'state~9~3' 
-- Equation name is 'state~9~3', location is LC1_F2, type is buried.
-- synthesized logic cell 
!_LC1_F2 = _LC1_F2~NOT;
_LC1_F2~NOT = LCELL( _EQ039);
  _EQ039 =  _LC1_A6
         #  state~6
         # !_LC1_D22;

-- Node name is 'state~9' 
-- Equation name is 'state~9', location is LC4_D22, type is buried.
state~9  = DFFE( VCC, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  _LC7_F2;

-- Node name is '|LPM_ADD_SUB:457|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = LCELL( _EQ040);
  _EQ040 =  PC0 &  PC1;

-- Node name is '|LPM_ADD_SUB:457|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D20', type is buried 
_LC6_D20 = LCELL( _EQ041);
  _EQ041 =  _LC3_A2 &  PC2;

-- Node name is '|LPM_ADD_SUB:457|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D1', type is buried 
_LC6_D1  = LCELL( _EQ042);
  _EQ042 =  _LC3_A2 &  PC2 &  PC3;

-- Node name is '|LPM_ADD_SUB:457|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_D1', type is buried 
_LC5_D1  = LCELL( _EQ043);
  _EQ043 =  _LC3_A2 &  PC2 &  PC3 &  PC4;

-- Node name is '|LPM_ADD_SUB:457|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D8', type is buried 
_LC6_D8  = LCELL( _EQ044);
  _EQ044 =  _LC5_D1 &  PC5;

-- Node name is '|LPM_ADD_SUB:457|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_D4', type is buried 
_LC5_D4  = LCELL( _EQ045);
  _EQ045 = !PC5 &  PC7
         # !_LC5_D1 &  PC7
         # !PC6 &  PC7
         #  _LC5_D1 &  PC5 &  PC6 & !PC7;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_F9', type is buried 
_LC3_F9  = LCELL( _EQ046);
  _EQ046 =  AC1 &  data_in1
         #  AC0 &  AC1 &  data_in0
         #  AC0 &  data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_F9', type is buried 
_LC1_F9  = LCELL( _EQ047);
  _EQ047 =  AC2 &  _LC3_F9
         #  data_in2 &  _LC3_F9
         #  AC2 &  data_in2;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D17', type is buried 
_LC3_D17 = LCELL( _EQ048);
  _EQ048 =  AC3 &  _LC1_F9
         #  data_in3 &  _LC1_F9
         #  AC3 &  data_in3;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D17', type is buried 
_LC1_D17 = LCELL( _EQ049);
  _EQ049 =  AC4 &  _LC3_D17
         #  data_in4 &  _LC3_D17
         #  AC4 &  data_in4;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D11', type is buried 
_LC3_D11 = LCELL( _EQ050);
  _EQ050 =  AC5 &  _LC1_D17
         #  data_in5 &  _LC1_D17
         #  AC5 &  data_in5;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D11', type is buried 
_LC2_D11 = LCELL( _EQ051);
  _EQ051 =  AC6 &  _LC3_D11
         #  data_in6 &  _LC3_D11
         #  AC6 &  data_in6;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D46', type is buried 
_LC3_D46 = LCELL( _EQ052);
  _EQ052 =  AC7 &  _LC2_D11
         #  data_in7 &  _LC2_D11
         #  AC7 &  data_in7;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D46', type is buried 
_LC1_D46 = LCELL( _EQ053);
  _EQ053 =  AC8 &  _LC3_D46
         #  data_in8 &  _LC3_D46
         #  AC8 &  data_in8;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_I45', type is buried 
_LC1_I45 = LCELL( _EQ054);
  _EQ054 =  AC9 &  _LC1_D46
         #  data_in9 &  _LC1_D46
         #  AC9 &  data_in9;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_I45', type is buried 
_LC2_I45 = LCELL( _EQ055);
  _EQ055 =  AC10 &  _LC1_I45
         #  data_in10 &  _LC1_I45
         #  AC10 &  data_in10;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_I52', type is buried 
_LC2_I52 = LCELL( _EQ056);
  _EQ056 =  AC11 &  _LC2_I45
         #  data_in11 &  _LC2_I45
         #  AC11 &  data_in11;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_I52', type is buried 
_LC1_I52 = LCELL( _EQ057);
  _EQ057 =  AC12 &  _LC2_I52
         #  data_in12 &  _LC2_I52
         #  AC12 &  data_in12;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_I40', type is buried 
_LC3_I40 = LCELL( _EQ058);
  _EQ058 =  AC13 &  _LC1_I52
         #  data_in13 &  _LC1_I52
         #  AC13 &  data_in13;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_I40', type is buried 
_LC1_I40 = LCELL( _EQ059);
  _EQ059 =  AC14 &  _LC3_I40
         #  data_in14 &  _LC3_I40
         #  AC14 &  data_in14;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_F25', type is buried 
-- synthesized logic cell 
_LC8_F25 = LCELL( _EQ060);
  _EQ060 =  AC0 &  data_in0 & !data_in1
         # !AC0 &  data_in1
         # !data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_F9', type is buried 
_LC4_F9  = LCELL( _EQ061);
  _EQ061 =  AC2 &  data_in2 &  _LC3_F9
         # !AC2 & !data_in2 &  _LC3_F9
         #  AC2 & !data_in2 & !_LC3_F9
         # !AC2 &  data_in2 & !_LC3_F9;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D16', type is buried 
_LC3_D16 = LCELL( _EQ062);
  _EQ062 =  AC3 &  data_in3 &  _LC1_F9
         # !AC3 & !data_in3 &  _LC1_F9
         #  AC3 & !data_in3 & !_LC1_F9
         # !AC3 &  data_in3 & !_LC1_F9;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D17', type is buried 
_LC4_D17 = LCELL( _EQ063);
  _EQ063 =  AC4 &  data_in4 &  _LC3_D17
         # !AC4 & !data_in4 &  _LC3_D17
         #  AC4 & !data_in4 & !_LC3_D17
         # !AC4 &  data_in4 & !_LC3_D17;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D7', type is buried 
_LC3_D7  = LCELL( _EQ064);
  _EQ064 =  AC5 &  data_in5 &  _LC1_D17
         # !AC5 & !data_in5 &  _LC1_D17
         #  AC5 & !data_in5 & !_LC1_D17
         # !AC5 &  data_in5 & !_LC1_D17;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D11', type is buried 
_LC4_D11 = LCELL( _EQ065);
  _EQ065 =  AC6 &  data_in6 &  _LC3_D11
         # !AC6 & !data_in6 &  _LC3_D11
         #  AC6 & !data_in6 & !_LC3_D11
         # !AC6 &  data_in6 & !_LC3_D11;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_D35', type is buried 
_LC2_D35 = LCELL( _EQ066);
  _EQ066 =  AC7 &  data_in7 &  _LC2_D11
         # !AC7 & !data_in7 &  _LC2_D11
         #  AC7 & !data_in7 & !_LC2_D11
         # !AC7 &  data_in7 & !_LC2_D11;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D46', type is buried 
_LC4_D46 = LCELL( _EQ067);
  _EQ067 =  AC8 &  data_in8 &  _LC3_D46
         # !AC8 & !data_in8 &  _LC3_D46
         #  AC8 & !data_in8 & !_LC3_D46
         # !AC8 &  data_in8 & !_LC3_D46;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_I46', type is buried 
_LC1_I46 = LCELL( _EQ068);
  _EQ068 =  AC9 &  data_in9 &  _LC1_D46
         # !AC9 & !data_in9 &  _LC1_D46
         #  AC9 & !data_in9 & !_LC1_D46
         # !AC9 &  data_in9 & !_LC1_D46;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_I45', type is buried 
_LC3_I45 = LCELL( _EQ069);
  _EQ069 =  AC10 &  data_in10 &  _LC1_I45
         # !AC10 & !data_in10 &  _LC1_I45
         #  AC10 & !data_in10 & !_LC1_I45
         # !AC10 &  data_in10 & !_LC1_I45;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_I38', type is buried 
_LC2_I38 = LCELL( _EQ070);
  _EQ070 =  AC11 &  data_in11 &  _LC2_I45
         # !AC11 & !data_in11 &  _LC2_I45
         #  AC11 & !data_in11 & !_LC2_I45
         # !AC11 &  data_in11 & !_LC2_I45;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_I52', type is buried 
_LC3_I52 = LCELL( _EQ071);
  _EQ071 =  AC12 &  data_in12 &  _LC2_I52
         # !AC12 & !data_in12 &  _LC2_I52
         #  AC12 & !data_in12 & !_LC2_I52
         # !AC12 &  data_in12 & !_LC2_I52;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_I39', type is buried 
_LC1_I39 = LCELL( _EQ072);
  _EQ072 =  AC13 &  data_in13 &  _LC1_I52
         # !AC13 & !data_in13 &  _LC1_I52
         #  AC13 & !data_in13 & !_LC1_I52
         # !AC13 &  data_in13 & !_LC1_I52;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_I40', type is buried 
_LC4_I40 = LCELL( _EQ073);
  _EQ073 =  AC14 &  data_in14 &  _LC3_I40
         # !AC14 & !data_in14 &  _LC3_I40
         #  AC14 & !data_in14 & !_LC3_I40
         # !AC14 &  data_in14 & !_LC3_I40;

-- Node name is '|LPM_ADD_SUB:722|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_I42', type is buried 
_LC1_I42 = LCELL( _EQ074);
  _EQ074 =  AC15 &  data_in15 &  _LC1_I40
         # !AC15 & !data_in15 &  _LC1_I40
         #  AC15 & !data_in15 & !_LC1_I40
         # !AC15 &  data_in15 & !_LC1_I40;

-- Node name is '|LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC2_I36', type is buried 
-- synthesized logic cell 
_LC2_I36 = LCELL( _EQ075);
  _EQ075 = !data_in10 & !data_in11 & !data_in15;

-- Node name is '|LPM_COMPARE:598|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC5_I22', type is buried 
_LC5_I22 = LCELL( _EQ076);
  _EQ076 = !data_in12 & !data_in13 & !data_in14 &  _LC2_I36;

-- Node name is ':3' 
-- Equation name is '_LC5_I42', type is buried 
_LC5_I42 = DFFE( _LC8_I42, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':5' 
-- Equation name is '_LC8_I43', type is buried 
_LC8_I43 = DFFE( _LC5_I43, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':7' 
-- Equation name is '_LC3_I39', type is buried 
_LC3_I39 = DFFE( _LC7_I39, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':9' 
-- Equation name is '_LC6_I43', type is buried 
_LC6_I43 = DFFE( _LC4_I43, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':11' 
-- Equation name is '_LC8_I38', type is buried 
_LC8_I38 = DFFE( _LC7_I38, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':13' 
-- Equation name is '_LC1_I43', type is buried 
_LC1_I43 = DFFE( _LC3_I43, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':15' 
-- Equation name is '_LC6_I46', type is buried 
_LC6_I46 = DFFE( _LC7_I46, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':17' 
-- Equation name is '_LC3_D44', type is buried 
_LC3_D44 = DFFE( _LC8_D44, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':19' 
-- Equation name is '_LC3_D35', type is buried 
_LC3_D35 = DFFE( _LC8_D35, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':21' 
-- Equation name is '_LC1_D44', type is buried 
_LC1_D44 = DFFE( _LC7_D44, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':23' 
-- Equation name is '_LC1_D7', type is buried 
_LC1_D7  = DFFE( _LC8_D7, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':25' 
-- Equation name is '_LC6_D44', type is buried 
_LC6_D44 = DFFE( _LC5_D44, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':27' 
-- Equation name is '_LC1_D16', type is buried 
_LC1_D16 = DFFE( _LC8_D16, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':29' 
-- Equation name is '_LC2_D44', type is buried 
_LC2_D44 = DFFE( _LC4_D44, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':31' 
-- Equation name is '_LC1_F24', type is buried 
_LC1_F24 = DFFE( _LC7_F24, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':33' 
-- Equation name is '_LC5_F2', type is buried 
_LC5_F2  = DFFE( _LC8_F2, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);

-- Node name is ':59' 
-- Equation name is '_LC7_D22', type is buried 
_LC7_D22 = DFFE( _EQ077, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ077 =  _LC7_D22
         # !_LC1_D22;

-- Node name is ':61' 
-- Equation name is '_LC7_F2', type is buried 
_LC7_F2  = DFFE( _EQ078, GLOBAL( clock),  VCC,  VCC, !_LC2_I43);
  _EQ078 =  _LC1_D22 &  _LC4_F2
         #  _LC1_D22 &  _LC6_F2;

-- Node name is '~1167~1' 
-- Equation name is '~1167~1', location is LC8_I42, type is buried.
-- synthesized logic cell 
_LC8_I42 = LCELL( _EQ079);
  _EQ079 =  AC15 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC5_I42
         # !_LC3_F2 &  _LC5_I42;

-- Node name is '~1194~1' 
-- Equation name is '~1194~1', location is LC5_I43, type is buried.
-- synthesized logic cell 
_LC5_I43 = LCELL( _EQ080);
  _EQ080 =  AC14 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC8_I43
         # !_LC3_F2 &  _LC8_I43;

-- Node name is '~1221~1' 
-- Equation name is '~1221~1', location is LC7_I39, type is buried.
-- synthesized logic cell 
_LC7_I39 = LCELL( _EQ081);
  _EQ081 =  AC13 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC3_I39
         # !_LC3_F2 &  _LC3_I39;

-- Node name is '~1248~1' 
-- Equation name is '~1248~1', location is LC4_I43, type is buried.
-- synthesized logic cell 
_LC4_I43 = LCELL( _EQ082);
  _EQ082 =  AC12 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC6_I43
         # !_LC3_F2 &  _LC6_I43;

-- Node name is '~1275~1' 
-- Equation name is '~1275~1', location is LC7_I38, type is buried.
-- synthesized logic cell 
_LC7_I38 = LCELL( _EQ083);
  _EQ083 =  AC11 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC8_I38
         # !_LC3_F2 &  _LC8_I38;

-- Node name is '~1302~1' 
-- Equation name is '~1302~1', location is LC3_I43, type is buried.
-- synthesized logic cell 
_LC3_I43 = LCELL( _EQ084);
  _EQ084 =  AC10 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC1_I43
         #  _LC1_I43 & !_LC3_F2;

-- Node name is '~1329~1' 
-- Equation name is '~1329~1', location is LC7_I46, type is buried.
-- synthesized logic cell 
_LC7_I46 = LCELL( _EQ085);
  _EQ085 =  AC9 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC6_I46
         # !_LC3_F2 &  _LC6_I46;

-- Node name is '~1356~1' 
-- Equation name is '~1356~1', location is LC8_D44, type is buried.
-- synthesized logic cell 
_LC8_D44 = LCELL( _EQ086);
  _EQ086 =  AC8 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC3_D44
         #  _LC3_D44 & !_LC3_F2;

-- Node name is '~1383~1' 
-- Equation name is '~1383~1', location is LC8_D35, type is buried.
-- synthesized logic cell 
_LC8_D35 = LCELL( _EQ087);
  _EQ087 =  AC7 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC3_D35
         #  _LC3_D35 & !_LC3_F2;

-- Node name is '~1410~1' 
-- Equation name is '~1410~1', location is LC7_D44, type is buried.
-- synthesized logic cell 
_LC7_D44 = LCELL( _EQ088);
  _EQ088 =  AC6 &  _LC1_F2 &  _LC3_F2
         #  _LC1_D44 & !_LC1_F2
         #  _LC1_D44 & !_LC3_F2;

-- Node name is '~1437~1' 
-- Equation name is '~1437~1', location is LC8_D7, type is buried.
-- synthesized logic cell 
_LC8_D7  = LCELL( _EQ089);
  _EQ089 =  AC5 &  _LC1_F2 &  _LC3_F2
         #  _LC1_D7 & !_LC1_F2
         #  _LC1_D7 & !_LC3_F2;

-- Node name is '~1464~1' 
-- Equation name is '~1464~1', location is LC5_D44, type is buried.
-- synthesized logic cell 
_LC5_D44 = LCELL( _EQ090);
  _EQ090 =  AC4 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC6_D44
         # !_LC3_F2 &  _LC6_D44;

-- Node name is '~1491~1' 
-- Equation name is '~1491~1', location is LC8_D16, type is buried.
-- synthesized logic cell 
_LC8_D16 = LCELL( _EQ091);
  _EQ091 =  AC3 &  _LC1_F2 &  _LC3_F2
         #  _LC1_D16 & !_LC1_F2
         #  _LC1_D16 & !_LC3_F2;

-- Node name is '~1518~1' 
-- Equation name is '~1518~1', location is LC4_D44, type is buried.
-- synthesized logic cell 
_LC4_D44 = LCELL( _EQ092);
  _EQ092 =  AC2 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC2_D44
         #  _LC2_D44 & !_LC3_F2;

-- Node name is '~1545~1' 
-- Equation name is '~1545~1', location is LC7_F24, type is buried.
-- synthesized logic cell 
_LC7_F24 = LCELL( _EQ093);
  _EQ093 =  AC1 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC1_F24
         #  _LC1_F24 & !_LC3_F2;

-- Node name is '~1572~1' 
-- Equation name is '~1572~1', location is LC8_F2, type is buried.
-- synthesized logic cell 
_LC8_F2  = LCELL( _EQ094);
  _EQ094 =  AC0 &  _LC1_F2 &  _LC3_F2
         # !_LC1_F2 &  _LC5_F2
         # !_LC3_F2 &  _LC5_F2;

-- Node name is ':1813' 
-- Equation name is '_LC8_D14', type is buried 
_LC8_D14 = LCELL( _EQ095);
  _EQ095 =  data_in7 &  _LC1_A6;

-- Node name is '~1815~1' 
-- Equation name is '~1815~1', location is LC5_D14, type is buried.
-- synthesized logic cell 
_LC5_D14 = LCELL( _EQ096);
  _EQ096 =  IR7 & !_LC2_D22
         #  IR7 & !_LC4_A6
         #  data_in7 &  _LC2_D22 &  _LC4_A6;

-- Node name is ':1840' 
-- Equation name is '_LC5_D22', type is buried 
_LC5_D22 = LCELL( _EQ097);
  _EQ097 =  data_in6 &  _LC1_A6;

-- Node name is '~1842~1' 
-- Equation name is '~1842~1', location is LC3_D22, type is buried.
-- synthesized logic cell 
_LC3_D22 = LCELL( _EQ098);
  _EQ098 =  IR6 & !_LC2_D22
         #  IR6 & !_LC4_A6
         #  data_in6 &  _LC2_D22 &  _LC4_A6;

-- Node name is ':1867' 
-- Equation name is '_LC5_D21', type is buried 
_LC5_D21 = LCELL( _EQ099);
  _EQ099 =  data_in5 &  _LC1_A6;

-- Node name is '~1869~1' 
-- Equation name is '~1869~1', location is LC4_D21, type is buried.
-- synthesized logic cell 
_LC4_D21 = LCELL( _EQ100);
  _EQ100 =  IR5 & !_LC2_D22
         #  IR5 & !_LC4_A6
         #  data_in5 &  _LC2_D22 &  _LC4_A6;

-- Node name is ':1894' 
-- Equation name is '_LC8_D21', type is buried 
_LC8_D21 = LCELL( _EQ101);
  _EQ101 =  data_in4 &  _LC1_A6;

-- Node name is '~1896~1' 
-- Equation name is '~1896~1', location is LC2_D21, type is buried.
-- synthesized logic cell 
_LC2_D21 = LCELL( _EQ102);
  _EQ102 =  IR4 & !_LC2_D22
         #  IR4 & !_LC4_A6
         #  data_in4 &  _LC2_D22 &  _LC4_A6;

-- Node name is ':1921' 
-- Equation name is '_LC7_D14', type is buried 
_LC7_D14 = LCELL( _EQ103);
  _EQ103 =  data_in3 &  _LC1_A6;

-- Node name is '~1923~1' 
-- Equation name is '~1923~1', location is LC4_D14, type is buried.
-- synthesized logic cell 
_LC4_D14 = LCELL( _EQ104);
  _EQ104 =  IR3 & !_LC2_D22
         #  IR3 & !_LC4_A6
         #  data_in3 &  _LC2_D22 &  _LC4_A6;

-- Node name is ':1948' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = LCELL( _EQ105);
  _EQ105 =  data_in2 &  _LC1_A6;

-- Node name is '~1950~1' 
-- Equation name is '~1950~1', location is LC2_A19, type is buried.
-- synthesized logic cell 
_LC2_A19 = LCELL( _EQ106);
  _EQ106 =  IR2 & !_LC2_D22
         #  IR2 & !_LC4_A6
         #  data_in2 &  _LC2_D22 &  _LC4_A6;

-- Node name is ':1975' 
-- Equation name is '_LC2_F24', type is buried 
_LC2_F24 = LCELL( _EQ107);
  _EQ107 =  data_in1 &  _LC1_A6;

-- Node name is '~1977~1' 
-- Equation name is '~1977~1', location is LC5_F24, type is buried.
-- synthesized logic cell 
_LC5_F24 = LCELL( _EQ108);
  _EQ108 =  IR1 & !_LC2_D22
         #  IR1 & !_LC4_A6
         #  data_in1 &  _LC2_D22 &  _LC4_A6;

-- Node name is ':2002' 
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = LCELL( _EQ109);
  _EQ109 =  data_in0 &  _LC1_A6;

-- Node name is '~2004~1' 
-- Equation name is '~2004~1', location is LC1_A19, type is buried.
-- synthesized logic cell 
_LC1_A19 = LCELL( _EQ110);
  _EQ110 =  IR0 & !_LC2_D22
         #  IR0 & !_LC4_A6
         #  data_in0 &  _LC2_D22 &  _LC4_A6;

-- Node name is '~2019~1' 
-- Equation name is '~2019~1', location is LC3_D4, type is buried.
-- synthesized logic cell 
_LC3_D4  = LCELL( _EQ111);
  _EQ111 =  _LC2_D4
         #  _LC2_A2 &  PC7;

-- Node name is ':2021' 
-- Equation name is '_LC2_D4', type is buried 
_LC2_D4  = LCELL( _EQ112);
  _EQ112 =  IR7 & !_LC1_I22 & !_LC2_A2
         #  _LC1_I22 & !_LC2_A2 &  PC7;

-- Node name is '~2025~1' 
-- Equation name is '~2025~1', location is LC4_D4, type is buried.
-- synthesized logic cell 
_LC4_D4  = LCELL( _EQ113);
  _EQ113 = !_LC2_F2 &  _LC3_D4 & !state~6
         #  _LC2_F2 &  PC7
         #  PC7 &  state~6;

-- Node name is '~2028~1' 
-- Equation name is '~2028~1', location is LC6_D4, type is buried.
-- synthesized logic cell 
_LC6_D4  = LCELL( _EQ114);
  _EQ114 = !_LC4_A6 &  _LC4_D4
         #  _LC4_A6 &  _LC5_D4;

-- Node name is '~2046~1' 
-- Equation name is '~2046~1', location is LC3_D8, type is buried.
-- synthesized logic cell 
_LC3_D8  = LCELL( _EQ115);
  _EQ115 =  _LC1_D8
         #  _LC2_A2 &  PC6;

-- Node name is ':2048' 
-- Equation name is '_LC1_D8', type is buried 
_LC1_D8  = LCELL( _EQ116);
  _EQ116 =  IR6 & !_LC1_I22 & !_LC2_A2
         #  _LC1_I22 & !_LC2_A2 &  PC6;

-- Node name is '~2052~1' 
-- Equation name is '~2052~1', location is LC5_D8, type is buried.
-- synthesized logic cell 
_LC5_D8  = LCELL( _EQ117);
  _EQ117 = !_LC2_F2 &  _LC3_D8 & !state~6
         #  _LC2_F2 &  PC6
         #  PC6 &  state~6;

-- Node name is '~2055~1' 
-- Equation name is '~2055~1', location is LC7_D8, type is buried.
-- synthesized logic cell 
_LC7_D8  = LCELL( _EQ118);
  _EQ118 = !_LC4_A6 &  _LC5_D8
         #  _LC4_A6 & !_LC6_D8 &  PC6
         #  _LC4_A6 &  _LC6_D8 & !PC6;

-- Node name is '~2073~1' 
-- Equation name is '~2073~1', location is LC3_D25, type is buried.
-- synthesized logic cell 
_LC3_D25 = LCELL( _EQ119);
  _EQ119 =  _LC2_D25
         #  _LC2_A2 &  PC5;

-- Node name is ':2075' 
-- Equation name is '_LC2_D25', type is buried 
_LC2_D25 = LCELL( _EQ120);
  _EQ120 =  IR5 & !_LC1_I22 & !_LC2_A2
         #  _LC1_I22 & !_LC2_A2 &  PC5;

-- Node name is '~2079~1' 
-- Equation name is '~2079~1', location is LC4_D25, type is buried.
-- synthesized logic cell 
_LC4_D25 = LCELL( _EQ121);
  _EQ121 = !_LC2_F2 &  _LC3_D25 & !state~6
         #  _LC2_F2 &  PC5
         #  PC5 &  state~6;

-- Node name is '~2082~1' 
-- Equation name is '~2082~1', location is LC6_D25, type is buried.
-- synthesized logic cell 
_LC6_D25 = LCELL( _EQ122);
  _EQ122 =  _LC4_A6 & !_LC5_D1 &  PC5
         #  _LC4_A6 &  _LC5_D1 & !PC5
         # !_LC4_A6 &  _LC4_D25;

-- Node name is '~2100~1' 
-- Equation name is '~2100~1', location is LC3_D1, type is buried.
-- synthesized logic cell 
_LC3_D1  = LCELL( _EQ123);
  _EQ123 =  _LC2_D1
         #  _LC2_A2 &  PC4;

-- Node name is ':2102' 
-- Equation name is '_LC2_D1', type is buried 
_LC2_D1  = LCELL( _EQ124);
  _EQ124 =  IR4 & !_LC1_I22 & !_LC2_A2
         #  _LC1_I22 & !_LC2_A2 &  PC4;

-- Node name is '~2106~1' 
-- Equation name is '~2106~1', location is LC4_D1, type is buried.
-- synthesized logic cell 
_LC4_D1  = LCELL( _EQ125);
  _EQ125 = !_LC2_F2 &  _LC3_D1 & !state~6
         #  _LC2_F2 &  PC4
         #  PC4 &  state~6;

-- Node name is '~2109~1' 
-- Equation name is '~2109~1', location is LC7_D1, type is buried.
-- synthesized logic cell 
_LC7_D1  = LCELL( _EQ126);
  _EQ126 = !_LC4_A6 &  _LC4_D1
         #  _LC4_A6 & !_LC6_D1 &  PC4
         #  _LC4_A6 &  _LC6_D1 & !PC4;

-- Node name is '~2127~1' 
-- Equation name is '~2127~1', location is LC4_D20, type is buried.
-- synthesized logic cell 
_LC4_D20 = LCELL( _EQ127);
  _EQ127 =  _LC3_D20
         #  _LC2_A2 &  PC3;

-- Node name is ':2129' 
-- Equation name is '_LC3_D20', type is buried 
_LC3_D20 = LCELL( _EQ128);
  _EQ128 =  IR3 & !_LC1_I22 & !_LC2_A2
         #  _LC1_I22 & !_LC2_A2 &  PC3;

-- Node name is '~2133~1' 
-- Equation name is '~2133~1', location is LC5_D20, type is buried.
-- synthesized logic cell 
_LC5_D20 = LCELL( _EQ129);
  _EQ129 = !_LC2_F2 &  _LC4_D20 & !state~6
         #  _LC2_F2 &  PC3
         #  PC3 &  state~6;

-- Node name is '~2136~1' 
-- Equation name is '~2136~1', location is LC7_D20, type is buried.
-- synthesized logic cell 
_LC7_D20 = LCELL( _EQ130);
  _EQ130 = !_LC4_A6 &  _LC5_D20
         #  _LC4_A6 & !_LC6_D20 &  PC3
         #  _LC4_A6 &  _LC6_D20 & !PC3;

-- Node name is '~2154~1' 
-- Equation name is '~2154~1', location is LC3_A7, type is buried.
-- synthesized logic cell 
_LC3_A7  = LCELL( _EQ131);
  _EQ131 =  _LC1_A7
         #  _LC2_A2 &  PC2;

-- Node name is ':2156' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ132);
  _EQ132 =  IR2 & !_LC1_I22 & !_LC2_A2
         #  _LC1_I22 & !_LC2_A2 &  PC2;

-- Node name is '~2160~1' 
-- Equation name is '~2160~1', location is LC5_A7, type is buried.
-- synthesized logic cell 
_LC5_A7  = LCELL( _EQ133);
  _EQ133 = !_LC2_F2 &  _LC3_A7 & !state~6
         #  _LC2_F2 &  PC2
         #  PC2 &  state~6;

-- Node name is '~2163~1' 
-- Equation name is '~2163~1', location is LC6_A7, type is buried.
-- synthesized logic cell 
_LC6_A7  = LCELL( _EQ134);
  _EQ134 = !_LC3_A2 &  _LC4_A6 &  PC2
         #  _LC3_A2 &  _LC4_A6 & !PC2
         # !_LC4_A6 &  _LC5_A7;

-- Node name is '~2181~1' 
-- Equation name is '~2181~1', location is LC4_F10, type is buried.
-- synthesized logic cell 
_LC4_F10 = LCELL( _EQ135);
  _EQ135 =  _LC3_F10
         #  _LC2_A2 &  PC1;

-- Node name is ':2183' 
-- Equation name is '_LC3_F10', type is buried 
_LC3_F10 = LCELL( _EQ136);
  _EQ136 =  IR1 & !_LC1_I22 & !_LC2_A2
         #  _LC1_I22 & !_LC2_A2 &  PC1;

-- Node name is '~2187~1' 
-- Equation name is '~2187~1', location is LC5_F10, type is buried.
-- synthesized logic cell 
_LC5_F10 = LCELL( _EQ137);
  _EQ137 = !_LC2_F2 &  _LC4_F10 & !state~6
         #  _LC2_F2 &  PC1
         #  PC1 &  state~6;

-- Node name is '~2190~1' 
-- Equation name is '~2190~1', location is LC6_F10, type is buried.
-- synthesized logic cell 
_LC6_F10 = LCELL( _EQ138);
  _EQ138 = !_LC4_A6 &  _LC5_F10
         #  _LC4_A6 & !PC0 &  PC1
         #  _LC4_A6 &  PC0 & !PC1;

-- Node name is '~2210~1' 
-- Equation name is '~2210~1', location is LC1_I22, type is buried.
-- synthesized logic cell 
_LC1_I22 = LCELL( _EQ139);
  _EQ139 =  state~2
         #  state~5
         # !state~1;

-- Node name is '~2210~2' 
-- Equation name is '~2210~2', location is LC1_A2, type is buried.
-- synthesized logic cell 
_LC1_A2  = LCELL( _EQ140);
  _EQ140 =  IR0 & !_LC1_I22
         #  _LC1_I22 &  PC0;

-- Node name is '~2222~1' 
-- Equation name is '~2222~1', location is LC6_A2, type is buried.
-- synthesized logic cell 
_LC6_A2  = LCELL( _EQ141);
  _EQ141 =  _LC1_A2 & !_LC2_A2 & !_LC2_F2
         #  _LC2_F2 &  PC0
         #  _LC2_A2 &  PC0;

-- Node name is '~2222~2' 
-- Equation name is '~2222~2', location is LC8_A2, type is buried.
-- synthesized logic cell 
_LC8_A2  = LCELL( _EQ142);
  _EQ142 = !_LC4_A6 &  _LC6_A2 & !state~6
         # !_LC4_A6 &  PC0 &  state~6
         #  _LC4_A6 & !PC0;

-- Node name is '~2249~1' 
-- Equation name is '~2249~1', location is LC8_D4, type is buried.
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ143);
  _EQ143 =  _LC2_D4 & !_LC3_F2
         #  _LC3_F2 &  MAR7
         #  _LC4_A2 &  MAR7;

-- Node name is '~2249~2' 
-- Equation name is '~2249~2', location is LC1_D4, type is buried.
-- synthesized logic cell 
_LC1_D4  = LCELL( _EQ144);
  _EQ144 = !_LC1_A6 &  PC7 &  state~6
         # !_LC1_A6 &  _LC8_D4 & !state~6;

-- Node name is '~2276~1' 
-- Equation name is '~2276~1', location is LC8_D8, type is buried.
-- synthesized logic cell 
_LC8_D8  = LCELL( _EQ145);
  _EQ145 =  _LC1_D8 & !_LC3_F2
         #  _LC3_F2 &  MAR6
         #  _LC4_A2 &  MAR6;

-- Node name is '~2276~2' 
-- Equation name is '~2276~2', location is LC2_D8, type is buried.
-- synthesized logic cell 
_LC2_D8  = LCELL( _EQ146);
  _EQ146 = !_LC1_A6 &  PC6 &  state~6
         # !_LC1_A6 &  _LC8_D8 & !state~6;

-- Node name is '~2303~1' 
-- Equation name is '~2303~1', location is LC7_D25, type is buried.
-- synthesized logic cell 
_LC7_D25 = LCELL( _EQ147);
  _EQ147 =  _LC2_D25 & !_LC3_F2
         #  _LC3_F2 &  MAR5
         #  _LC4_A2 &  MAR5;

-- Node name is '~2303~2' 
-- Equation name is '~2303~2', location is LC8_D25, type is buried.
-- synthesized logic cell 
_LC8_D25 = LCELL( _EQ148);
  _EQ148 = !_LC1_A6 &  PC5 &  state~6
         # !_LC1_A6 &  _LC7_D25 & !state~6;

-- Node name is '~2330~1' 
-- Equation name is '~2330~1', location is LC1_D21, type is buried.
-- synthesized logic cell 
_LC1_D21 = LCELL( _EQ149);
  _EQ149 =  _LC2_D1 & !_LC3_F2
         #  _LC3_F2 &  MAR4
         #  _LC4_A2 &  MAR4;

-- Node name is '~2330~2' 
-- Equation name is '~2330~2', location is LC1_D1, type is buried.
-- synthesized logic cell 
_LC1_D1  = LCELL( _EQ150);
  _EQ150 = !_LC1_A6 &  PC4 &  state~6
         # !_LC1_A6 &  _LC1_D21 & !state~6;

-- Node name is '~2357~1' 
-- Equation name is '~2357~1', location is LC8_D20, type is buried.
-- synthesized logic cell 
_LC8_D20 = LCELL( _EQ151);
  _EQ151 =  _LC3_D20 & !_LC3_F2
         #  _LC3_F2 &  MAR3
         #  _LC4_A2 &  MAR3;

-- Node name is '~2357~2' 
-- Equation name is '~2357~2', location is LC1_D20, type is buried.
-- synthesized logic cell 
_LC1_D20 = LCELL( _EQ152);
  _EQ152 = !_LC1_A6 &  PC3 &  state~6
         # !_LC1_A6 &  _LC8_D20 & !state~6;

-- Node name is '~2384~1' 
-- Equation name is '~2384~1', location is LC7_A7, type is buried.
-- synthesized logic cell 
_LC7_A7  = LCELL( _EQ153);
  _EQ153 =  _LC1_A7 & !_LC3_F2
         #  _LC3_F2 &  MAR2
         #  _LC4_A2 &  MAR2;

-- Node name is '~2384~2' 
-- Equation name is '~2384~2', location is LC8_A7, type is buried.
-- synthesized logic cell 
_LC8_A7  = LCELL( _EQ154);
  _EQ154 = !_LC1_A6 &  PC2 &  state~6
         # !_LC1_A6 &  _LC7_A7 & !state~6;

-- Node name is '~2411~1' 
-- Equation name is '~2411~1', location is LC7_F10, type is buried.
-- synthesized logic cell 
_LC7_F10 = LCELL( _EQ155);
  _EQ155 = !_LC3_F2 &  _LC3_F10
         #  _LC3_F2 &  MAR1
         #  _LC4_A2 &  MAR1;

-- Node name is '~2411~2' 
-- Equation name is '~2411~2', location is LC8_F10, type is buried.
-- synthesized logic cell 
_LC8_F10 = LCELL( _EQ156);
  _EQ156 = !_LC1_A6 &  PC1 &  state~6
         # !_LC1_A6 &  _LC7_F10 & !state~6;

-- Node name is '~2438~1' 
-- Equation name is '~2438~1', location is LC7_A19, type is buried.
-- synthesized logic cell 
_LC7_A19 = LCELL( _EQ157);
  _EQ157 =  _LC1_A2 & !_LC3_F2 & !_LC4_A2
         #  _LC3_F2 &  MAR0
         #  _LC4_A2 &  MAR0;

-- Node name is '~2438~2' 
-- Equation name is '~2438~2', location is LC8_A19, type is buried.
-- synthesized logic cell 
_LC8_A19 = LCELL( _EQ158);
  _EQ158 = !_LC1_A6 &  PC0 &  state~6
         # !_LC1_A6 &  _LC7_A19 & !state~6;

-- Node name is '~2448~1' 
-- Equation name is '~2448~1', location is LC2_I42, type is buried.
-- synthesized logic cell 
_LC2_I42 = LCELL( _EQ159);
  _EQ159 =  AC15 &  state~2
         #  AC15 & !state~5
         #  data_in15 & !state~2 &  state~5;

-- Node name is '~2454~1' 
-- Equation name is '~2454~1', location is LC3_I42, type is buried.
-- synthesized logic cell 
_LC3_I42 = LCELL( _EQ160);
  _EQ160 =  AC15 &  _LC2_F2
         #  AC15 &  _LC4_A2
         # !_LC2_F2 &  _LC2_I42 & !_LC4_A2;

-- Node name is '~2457~1' 
-- Equation name is '~2457~1', location is LC4_I42, type is buried.
-- synthesized logic cell 
_LC4_I42 = LCELL( _EQ161);
  _EQ161 =  _LC1_I42 &  state~6
         #  _LC3_I42 & !state~6;

-- Node name is '~2460~1' 
-- Equation name is '~2460~1', location is LC6_I42, type is buried.
-- synthesized logic cell 
_LC6_I42 = LCELL( _EQ162);
  _EQ162 = !_LC1_A6 &  _LC4_I42
         #  AC15 &  _LC1_A6;

-- Node name is '~2475~1' 
-- Equation name is '~2475~1', location is LC5_I40, type is buried.
-- synthesized logic cell 
_LC5_I40 = LCELL( _EQ163);
  _EQ163 =  AC14 &  state~2
         #  AC14 & !state~5
         #  data_in14 & !state~2 &  state~5;

-- Node name is '~2481~1' 
-- Equation name is '~2481~1', location is LC6_I40, type is buried.
-- synthesized logic cell 
_LC6_I40 = LCELL( _EQ164);
  _EQ164 =  AC14 &  _LC2_F2
         #  AC14 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC5_I40;

-- Node name is '~2484~1' 
-- Equation name is '~2484~1', location is LC7_I40, type is buried.
-- synthesized logic cell 
_LC7_I40 = LCELL( _EQ165);
  _EQ165 =  _LC4_I40 &  state~6
         #  _LC6_I40 & !state~6;

-- Node name is '~2487~1' 
-- Equation name is '~2487~1', location is LC8_I40, type is buried.
-- synthesized logic cell 
_LC8_I40 = LCELL( _EQ166);
  _EQ166 = !_LC1_A6 &  _LC7_I40
         #  AC14 &  _LC1_A6;

-- Node name is '~2502~1' 
-- Equation name is '~2502~1', location is LC2_I39, type is buried.
-- synthesized logic cell 
_LC2_I39 = LCELL( _EQ167);
  _EQ167 =  AC13 &  state~2
         #  AC13 & !state~5
         #  data_in13 & !state~2 &  state~5;

-- Node name is '~2508~1' 
-- Equation name is '~2508~1', location is LC4_I39, type is buried.
-- synthesized logic cell 
_LC4_I39 = LCELL( _EQ168);
  _EQ168 =  AC13 &  _LC2_F2
         #  AC13 &  _LC4_A2
         # !_LC2_F2 &  _LC2_I39 & !_LC4_A2;

-- Node name is '~2511~1' 
-- Equation name is '~2511~1', location is LC5_I39, type is buried.
-- synthesized logic cell 
_LC5_I39 = LCELL( _EQ169);
  _EQ169 =  _LC1_I39 &  state~6
         #  _LC4_I39 & !state~6;

-- Node name is '~2514~1' 
-- Equation name is '~2514~1', location is LC6_I39, type is buried.
-- synthesized logic cell 
_LC6_I39 = LCELL( _EQ170);
  _EQ170 = !_LC1_A6 &  _LC5_I39
         #  AC13 &  _LC1_A6;

-- Node name is '~2529~1' 
-- Equation name is '~2529~1', location is LC5_I52, type is buried.
-- synthesized logic cell 
_LC5_I52 = LCELL( _EQ171);
  _EQ171 =  AC12 &  state~2
         #  AC12 & !state~5
         #  data_in12 & !state~2 &  state~5;

-- Node name is '~2535~1' 
-- Equation name is '~2535~1', location is LC6_I52, type is buried.
-- synthesized logic cell 
_LC6_I52 = LCELL( _EQ172);
  _EQ172 =  AC12 &  _LC2_F2
         #  AC12 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC5_I52;

-- Node name is '~2538~1' 
-- Equation name is '~2538~1', location is LC7_I52, type is buried.
-- synthesized logic cell 
_LC7_I52 = LCELL( _EQ173);
  _EQ173 =  _LC3_I52 &  state~6
         #  _LC6_I52 & !state~6;

-- Node name is '~2541~1' 
-- Equation name is '~2541~1', location is LC8_I52, type is buried.
-- synthesized logic cell 
_LC8_I52 = LCELL( _EQ174);
  _EQ174 = !_LC1_A6 &  _LC7_I52
         #  AC12 &  _LC1_A6;

-- Node name is '~2556~1' 
-- Equation name is '~2556~1', location is LC3_I38, type is buried.
-- synthesized logic cell 
_LC3_I38 = LCELL( _EQ175);
  _EQ175 =  AC11 &  state~2
         #  AC11 & !state~5
         #  data_in11 & !state~2 &  state~5;

-- Node name is '~2562~1' 
-- Equation name is '~2562~1', location is LC4_I38, type is buried.
-- synthesized logic cell 
_LC4_I38 = LCELL( _EQ176);
  _EQ176 =  AC11 &  _LC2_F2
         #  AC11 &  _LC4_A2
         # !_LC2_F2 &  _LC3_I38 & !_LC4_A2;

-- Node name is '~2565~1' 
-- Equation name is '~2565~1', location is LC5_I38, type is buried.
-- synthesized logic cell 
_LC5_I38 = LCELL( _EQ177);
  _EQ177 =  _LC2_I38 &  state~6
         #  _LC4_I38 & !state~6;

-- Node name is '~2568~1' 
-- Equation name is '~2568~1', location is LC6_I38, type is buried.
-- synthesized logic cell 
_LC6_I38 = LCELL( _EQ178);
  _EQ178 = !_LC1_A6 &  _LC5_I38
         #  AC11 &  _LC1_A6;

-- Node name is '~2583~1' 
-- Equation name is '~2583~1', location is LC5_I45, type is buried.
-- synthesized logic cell 
_LC5_I45 = LCELL( _EQ179);
  _EQ179 =  AC10 &  state~2
         #  AC10 & !state~5
         #  data_in10 & !state~2 &  state~5;

-- Node name is '~2589~1' 
-- Equation name is '~2589~1', location is LC6_I45, type is buried.
-- synthesized logic cell 
_LC6_I45 = LCELL( _EQ180);
  _EQ180 =  AC10 &  _LC2_F2
         #  AC10 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC5_I45;

-- Node name is '~2592~1' 
-- Equation name is '~2592~1', location is LC7_I45, type is buried.
-- synthesized logic cell 
_LC7_I45 = LCELL( _EQ181);
  _EQ181 =  _LC3_I45 &  state~6
         #  _LC6_I45 & !state~6;

-- Node name is '~2595~1' 
-- Equation name is '~2595~1', location is LC8_I45, type is buried.
-- synthesized logic cell 
_LC8_I45 = LCELL( _EQ182);
  _EQ182 = !_LC1_A6 &  _LC7_I45
         #  AC10 &  _LC1_A6;

-- Node name is '~2610~1' 
-- Equation name is '~2610~1', location is LC2_I46, type is buried.
-- synthesized logic cell 
_LC2_I46 = LCELL( _EQ183);
  _EQ183 =  AC9 &  state~2
         #  AC9 & !state~5
         #  data_in9 & !state~2 &  state~5;

-- Node name is '~2616~1' 
-- Equation name is '~2616~1', location is LC3_I46, type is buried.
-- synthesized logic cell 
_LC3_I46 = LCELL( _EQ184);
  _EQ184 =  AC9 &  _LC2_F2
         #  AC9 &  _LC4_A2
         # !_LC2_F2 &  _LC2_I46 & !_LC4_A2;

-- Node name is '~2619~1' 
-- Equation name is '~2619~1', location is LC4_I46, type is buried.
-- synthesized logic cell 
_LC4_I46 = LCELL( _EQ185);
  _EQ185 =  _LC1_I46 &  state~6
         #  _LC3_I46 & !state~6;

-- Node name is '~2622~1' 
-- Equation name is '~2622~1', location is LC5_I46, type is buried.
-- synthesized logic cell 
_LC5_I46 = LCELL( _EQ186);
  _EQ186 = !_LC1_A6 &  _LC4_I46
         #  AC9 &  _LC1_A6;

-- Node name is '~2637~1' 
-- Equation name is '~2637~1', location is LC5_D46, type is buried.
-- synthesized logic cell 
_LC5_D46 = LCELL( _EQ187);
  _EQ187 =  AC8 &  state~2
         #  AC8 & !state~5
         #  data_in8 & !state~2 &  state~5;

-- Node name is '~2643~1' 
-- Equation name is '~2643~1', location is LC6_D46, type is buried.
-- synthesized logic cell 
_LC6_D46 = LCELL( _EQ188);
  _EQ188 =  AC8 &  _LC2_F2
         #  AC8 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC5_D46;

-- Node name is '~2646~1' 
-- Equation name is '~2646~1', location is LC7_D46, type is buried.
-- synthesized logic cell 
_LC7_D46 = LCELL( _EQ189);
  _EQ189 =  _LC4_D46 &  state~6
         #  _LC6_D46 & !state~6;

-- Node name is '~2649~1' 
-- Equation name is '~2649~1', location is LC8_D46, type is buried.
-- synthesized logic cell 
_LC8_D46 = LCELL( _EQ190);
  _EQ190 = !_LC1_A6 &  _LC7_D46
         #  AC8 &  _LC1_A6;

-- Node name is '~2664~1' 
-- Equation name is '~2664~1', location is LC4_D35, type is buried.
-- synthesized logic cell 
_LC4_D35 = LCELL( _EQ191);
  _EQ191 =  AC7 &  state~2
         #  data_in7 & !state~2 &  state~5
         #  AC7 & !state~5;

-- Node name is '~2670~1' 
-- Equation name is '~2670~1', location is LC5_D35, type is buried.
-- synthesized logic cell 
_LC5_D35 = LCELL( _EQ192);
  _EQ192 =  AC7 &  _LC2_F2
         #  AC7 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC4_D35;

-- Node name is '~2673~1' 
-- Equation name is '~2673~1', location is LC6_D35, type is buried.
-- synthesized logic cell 
_LC6_D35 = LCELL( _EQ193);
  _EQ193 =  _LC2_D35 &  state~6
         #  _LC5_D35 & !state~6;

-- Node name is '~2676~1' 
-- Equation name is '~2676~1', location is LC7_D35, type is buried.
-- synthesized logic cell 
_LC7_D35 = LCELL( _EQ194);
  _EQ194 = !_LC4_A6 &  _LC6_D35
         #  AC7 &  _LC4_A6;

-- Node name is '~2691~1' 
-- Equation name is '~2691~1', location is LC5_D11, type is buried.
-- synthesized logic cell 
_LC5_D11 = LCELL( _EQ195);
  _EQ195 =  AC6 &  state~2
         #  data_in6 & !state~2 &  state~5
         #  AC6 & !state~5;

-- Node name is '~2697~1' 
-- Equation name is '~2697~1', location is LC6_D11, type is buried.
-- synthesized logic cell 
_LC6_D11 = LCELL( _EQ196);
  _EQ196 =  AC6 &  _LC2_F2
         #  AC6 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC5_D11;

-- Node name is '~2700~1' 
-- Equation name is '~2700~1', location is LC7_D11, type is buried.
-- synthesized logic cell 
_LC7_D11 = LCELL( _EQ197);
  _EQ197 =  _LC4_D11 &  state~6
         #  _LC6_D11 & !state~6;

-- Node name is '~2703~1' 
-- Equation name is '~2703~1', location is LC8_D11, type is buried.
-- synthesized logic cell 
_LC8_D11 = LCELL( _EQ198);
  _EQ198 = !_LC4_A6 &  _LC7_D11
         #  AC6 &  _LC4_A6;

-- Node name is '~2718~1' 
-- Equation name is '~2718~1', location is LC4_D7, type is buried.
-- synthesized logic cell 
_LC4_D7  = LCELL( _EQ199);
  _EQ199 =  AC5 &  state~2
         #  data_in5 & !state~2 &  state~5
         #  AC5 & !state~5;

-- Node name is '~2724~1' 
-- Equation name is '~2724~1', location is LC5_D7, type is buried.
-- synthesized logic cell 
_LC5_D7  = LCELL( _EQ200);
  _EQ200 =  AC5 &  _LC2_F2
         #  AC5 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC4_D7;

-- Node name is '~2727~1' 
-- Equation name is '~2727~1', location is LC6_D7, type is buried.
-- synthesized logic cell 
_LC6_D7  = LCELL( _EQ201);
  _EQ201 =  _LC3_D7 &  state~6
         #  _LC5_D7 & !state~6;

-- Node name is '~2730~1' 
-- Equation name is '~2730~1', location is LC7_D7, type is buried.
-- synthesized logic cell 
_LC7_D7  = LCELL( _EQ202);
  _EQ202 = !_LC4_A6 &  _LC6_D7
         #  AC5 &  _LC4_A6;

-- Node name is '~2745~1' 
-- Equation name is '~2745~1', location is LC5_D17, type is buried.
-- synthesized logic cell 
_LC5_D17 = LCELL( _EQ203);
  _EQ203 =  AC4 &  state~2
         #  data_in4 & !state~2 &  state~5
         #  AC4 & !state~5;

-- Node name is '~2751~1' 
-- Equation name is '~2751~1', location is LC6_D17, type is buried.
-- synthesized logic cell 
_LC6_D17 = LCELL( _EQ204);
  _EQ204 =  AC4 &  _LC2_F2
         #  AC4 &  _LC4_A2
         # !_LC2_F2 & !_LC4_A2 &  _LC5_D17;

-- Node name is '~2754~1' 
-- Equation name is '~2754~1', location is LC7_D17, type is buried.
-- synthesized logic cell 
_LC7_D17 = LCELL( _EQ205);
  _EQ205 =  _LC4_D17 &  state~6
         #  _LC6_D17 & !state~6;

-- Node name is '~2757~1' 
-- Equation name is '~2757~1', location is LC8_D17, type is buried.
-- synthesized logic cell 
_LC8_D17 = LCELL( _EQ206);
  _EQ206 = !_LC4_A6 &  _LC7_D17
         #  AC4 &  _LC4_A6;

-- Node name is '~2772~1' 
-- Equation name is '~2772~1', location is LC4_D16, type is buried.
-- synthesized logic cell 
_LC4_D16 = LCELL( _EQ207);
  _EQ207 =  AC3 &  state~2
         #  data_in3 & !state~2 &  state~5
         #  AC3 & !state~5;

-- Node name is '~2778~1' 
-- Equation name is '~2778~1', location is LC5_D16, type is buried.
-- synthesized logic cell 
_LC5_D16 = LCELL( _EQ208);
  _EQ208 =  AC3 &  _LC2_F2
         #  AC3 &  _LC2_A2
         # !_LC2_A2 & !_LC2_F2 &  _LC4_D16;

-- Node name is '~2781~1' 
-- Equation name is '~2781~1', location is LC6_D16, type is buried.
-- synthesized logic cell 
_LC6_D16 = LCELL( _EQ209);
  _EQ209 =  _LC3_D16 &  state~6
         #  _LC5_D16 & !state~6;

-- Node name is '~2784~1' 
-- Equation name is '~2784~1', location is LC7_D16, type is buried.
-- synthesized logic cell 
_LC7_D16 = LCELL( _EQ210);
  _EQ210 = !_LC4_A6 &  _LC6_D16
         #  AC3 &  _LC4_A6;

-- Node name is '~2799~1' 
-- Equation name is '~2799~1', location is LC5_F9, type is buried.
-- synthesized logic cell 
_LC5_F9  = LCELL( _EQ211);
  _EQ211 =  AC2 &  state~2
         #  data_in2 & !state~2 &  state~5
         #  AC2 & !state~5;

-- Node name is '~2805~1' 
-- Equation name is '~2805~1', location is LC6_F9, type is buried.
-- synthesized logic cell 
_LC6_F9  = LCELL( _EQ212);
  _EQ212 =  AC2 &  _LC2_F2
         #  AC2 &  _LC2_A2
         # !_LC2_A2 & !_LC2_F2 &  _LC5_F9;

-- Node name is '~2808~1' 
-- Equation name is '~2808~1', location is LC7_F9, type is buried.
-- synthesized logic cell 
_LC7_F9  = LCELL( _EQ213);
  _EQ213 =  _LC4_F9 &  state~6
         #  _LC6_F9 & !state~6;

-- Node name is '~2811~1' 
-- Equation name is '~2811~1', location is LC8_F9, type is buried.
-- synthesized logic cell 
_LC8_F9  = LCELL( _EQ214);
  _EQ214 = !_LC4_A6 &  _LC7_F9
         #  AC2 &  _LC4_A6;

-- Node name is '~2826~1' 
-- Equation name is '~2826~1', location is LC3_F24, type is buried.
-- synthesized logic cell 
_LC3_F24 = LCELL( _EQ215);
  _EQ215 =  AC1 &  state~2
         #  data_in1 & !state~2 &  state~5
         #  AC1 & !state~5;

-- Node name is '~2832~1' 
-- Equation name is '~2832~1', location is LC7_F25, type is buried.
-- synthesized logic cell 
_LC7_F25 = LCELL( _EQ216);
  _EQ216 =  AC1 &  _LC2_F2
         #  AC1 &  _LC2_A2
         # !_LC2_A2 & !_LC2_F2 &  _LC3_F24;

-- Node name is '~2835~1' 
-- Equation name is '~2835~1', location is LC2_F25, type is buried.
-- synthesized logic cell 
_LC2_F25 = LCELL( _EQ217);
  _EQ217 =  _LC7_F25 & !state~6
         #  AC1 & !_LC8_F25 &  state~6
         # !AC1 &  _LC8_F25 &  state~6;

-- Node name is '~2838~1' 
-- Equation name is '~2838~1', location is LC6_F24, type is buried.
-- synthesized logic cell 
_LC6_F24 = LCELL( _EQ218);
  _EQ218 =  _LC2_F25 & !_LC4_A6
         #  AC1 &  _LC4_A6;

-- Node name is '~2853~1' 
-- Equation name is '~2853~1', location is LC3_F25, type is buried.
-- synthesized logic cell 
_LC3_F25 = LCELL( _EQ219);
  _EQ219 =  AC0 &  state~2
         #  data_in0 & !state~2 &  state~5
         #  AC0 & !state~5;

-- Node name is '~2859~1' 
-- Equation name is '~2859~1', location is LC4_F25, type is buried.
-- synthesized logic cell 
_LC4_F25 = LCELL( _EQ220);
  _EQ220 =  AC0 &  _LC2_F2
         #  AC0 &  _LC2_A2
         # !_LC2_A2 & !_LC2_F2 &  _LC3_F25;

-- Node name is '~2862~1' 
-- Equation name is '~2862~1', location is LC5_F25, type is buried.
-- synthesized logic cell 
_LC5_F25 = LCELL( _EQ221);
  _EQ221 =  _LC4_F25 & !state~6
         #  AC0 & !data_in0 &  state~6
         # !AC0 &  data_in0 &  state~6;

-- Node name is '~2865~1' 
-- Equation name is '~2865~1', location is LC6_F25, type is buried.
-- synthesized logic cell 
_LC6_F25 = LCELL( _EQ222);
  _EQ222 = !_LC4_A6 &  _LC5_F25
         #  AC0 &  _LC4_A6;

-- Node name is '~2897~1' 
-- Equation name is '~2897~1', location is LC4_F2, type is buried.
-- synthesized logic cell 
_LC4_F2  = LCELL( _EQ223);
  _EQ223 =  _LC1_A6 &  _LC7_F2
         #  _LC7_F2 &  state~6
         # !_LC4_A2 &  _LC7_F2;

-- Node name is '~2914~1' 
-- Equation name is '~2914~1', location is LC8_I22, type is buried.
-- synthesized logic cell 
_LC8_I22 = LCELL( _EQ224);
  _EQ224 = !_LC2_D22
         #  state~2
         #  state~5
         #  state~1;



Project Information                        e:\vhdldesigns\ee231\11up1\up1b.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:01
   Fitter                                 00:00:15
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:22


Memory Allocated
-----------------

Peak memory allocated during compilation  = 44,066K
