library verilog;
use verilog.vl_types.all;
entity board_sv_unit is
end board_sv_unit;
