$date
	Fri Nov 20 22:12:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! cont [11:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ loact $end
$var reg 12 % load [11:0] $end
$var reg 1 & reset $end
$scope module contador1 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ loact $end
$var wire 12 ' load [11:0] $end
$var wire 1 & reset $end
$var reg 12 ( cont [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
1&
b0 %
0$
0#
0"
b0 !
$end
#1
b1 !
b1 (
1#
0&
1"
#2
0"
#3
b10 !
b10 (
1"
#4
0"
#5
b11 !
b11 (
1"
#6
0"
#7
b100 !
b100 (
1"
#8
0"
#9
b101 !
b101 (
1"
#10
0"
#11
b110 !
b110 (
1"
#12
b111000111 !
b111000111 (
0"
b111000111 %
b111000111 '
1$
0#
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
0$
1#
#19
b111001000 !
b111001000 (
1"
#20
0"
#21
b111001001 !
b111001001 (
1"
#22
0"
#23
b111001010 !
b111001010 (
1"
#24
b0 !
b0 (
0"
1&
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
