# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MIPS32_Pipeline_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32 {C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:24 on Aug 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32" C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline.v 
# -- Compiling module MIPS32_Pipeline
# 
# Top level modules:
# 	MIPS32_Pipeline
# End time: 12:31:24 on Aug 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32 {C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:24 on Aug 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32" C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline_test.v 
# -- Compiling module MIPS32_Pipeline_test
# 
# Top level modules:
# 	MIPS32_Pipeline_test
# End time: 12:31:24 on Aug 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  MIPS32_Pipeline_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" MIPS32_Pipeline_test 
# Start time: 12:31:24 on Aug 22,2020
# Loading work.MIPS32_Pipeline_test
# Loading work.MIPS32_Pipeline
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0R2:    2
#                   67R2:    1
#                  147R2:    7
#                  247R2:   42
#                  347R2:  210
#                  447R2:  840
#                  547R2: 2520
#                  647R2: 5040
#                 2000Mem[200]= 7 Mem[198]=  5040
# Break key hit
# Break in Module MIPS32_Pipeline_test at C:/Users/ASWIN/Desktop/Material_Covered/Verilog_Practice/MIPS_32/MIPS32_Pipeline_test.v line 21
# End time: 13:12:43 on Aug 22,2020, Elapsed time: 0:41:19
# Errors: 0, Warnings: 0
