// Seed: 3302829239
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    input wire id_8,
    output tri1 id_9
);
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  uwire id_23 = id_3;
  wire  id_24;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    output uwire id_6
);
  assign id_5 = id_3;
  module_0(
      id_6, id_1, id_4, id_2, id_5, id_0, id_5, id_1, id_2, id_5
  );
  wire id_8;
endmodule
