$date
	Wed Mar 20 01:17:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset_n $end
$var reg 1 $ sel $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 # reset_n $end
$var wire 1 $ sel $end
$var wire 1 % d $end
$var reg 1 ! q $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin stimmy $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10
1"
#15
1%
1$
#20
0"
#30
0%
1"
0$
#40
0"
#45
1%
1$
#50
0%
1!
1"
#60
1%
0"
0$
#70
1"
#75
0%
1$
#80
0"
#90
1%
1"
0$
#100
0"
#105
0%
1$
#110
1%
0!
1"
#120
0%
0"
0$
#130
1"
#135
1%
1$
#140
0"
#150
0%
1"
0$
#160
0"
#165
1%
1$
#170
0%
1!
1"
#180
1%
0"
0$
#190
1"
#195
0%
1$
#200
0"
#210
1%
1"
0$
#220
0"
#225
0!
1%
0#
1$
#230
1"
#240
0%
0"
0$
#250
1"
#255
1%
1$
#260
0"
#270
0%
1"
0$
#280
0"
#285
1%
1$
#290
1"
#300
0%
0"
0$
#310
1"
#315
1%
1$
#320
0"
#330
0%
1"
0$
#340
0"
#345
1%
1$
#350
1"
#360
0%
0"
0$
#370
1"
#375
1%
1$
#380
0"
#390
0%
1"
0$
#400
0"
#405
1%
1$
#410
1"
#420
0%
0"
0$
#430
1"
#435
1%
1$
#440
0"
#450
0%
1"
0$
#460
0"
