# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.30.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-15 14:45:55 EST
# hostname  : micro12.(none)
# pid       : 1767150
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:39785' '-style' 'windows' '-data' 'AAAAfnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNYkxlDDkMxQwxDMUM5QxJDLoAfnJDDlgeQDxagtE' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/.tmp/.initCmds.tcl' 'top_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(61): syntax error near '@'
[ERROR (VERI-1137)] top_sva.sv(62): syntax error near '=='
[ERROR (VERI-1137)] top_sva.sv(62): syntax error near ')'
[ERROR (VERI-1137)] top_sva.sv(62): syntax error near '=='
[ERROR (VERI-1137)] top_sva.sv(67): syntax error near '=='
[ERROR (VERI-1137)] top_sva.sv(67): syntax error near '$past'
[ERROR (VERI-1137)] top_sva.sv(68): syntax error near 'endproperty'
[ERROR (VERI-2344)] top_sva.sv(68): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
[WARN (VERI-1763)] top_sva.sv(91): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] top_sva.sv(92): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(94): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(61): syntax error near '@'
	[ERROR (VERI-1137)] top_sva.sv(62): syntax error near '=='
	[ERROR (VERI-1137)] top_sva.sv(62): syntax error near ')'
	[ERROR (VERI-1137)] top_sva.sv(62): syntax error near '=='
	[ERROR (VERI-1137)] top_sva.sv(67): syntax error near '=='
	[ERROR (VERI-1137)] top_sva.sv(67): syntax error near '$past'
	[ERROR (VERI-1137)] top_sva.sv(68): syntax error near 'endproperty'
	[ERROR (VERI-2344)] top_sva.sv(68): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
	[ERROR (VERI-1072)] top_sva.sv(94): module 'top_sva' is ignored due to previous errors
ERROR (ENL034): 9 errors detected in the design file(s).

ERROR: problem encountered at line 3 in file top_sva.tcl

% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(61): syntax error near ';'
[ERROR (VERI-1137)] top_sva.sv(66): syntax error near ';'
[WARN (VERI-1763)] top_sva.sv(91): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[WARN (VERI-1763)] top_sva.sv(92): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(94): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(61): syntax error near ';'
	[ERROR (VERI-1137)] top_sva.sv(66): syntax error near ';'
	[ERROR (VERI-1072)] top_sva.sv(94): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 283 of 283 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.25 s]
0.0.N: Proof Simplification Iteration 3	[0.25 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.26 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1767704@micro12(local) jg_1767150_micro12_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Proofgrid shell started at 1767705@micro12(local) jg_1767150_micro12_1
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.02 s by the incidental trace "Bridge_Top.chk_top.Read_after_write1".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.08 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.06 s].
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.02 s]
0.0.Hp: Trace Attempt  6	[0.02 s]
0.0.Hp: All properties determined. [0.02 s]
0.0.Hp: Exited with Success (@ 0.04 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.01 s]
0.0.Bm: Proofgrid shell started at 1767737@micro12(local) jg_1767150_micro12_1
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1767738@micro12(local) jg_1767150_micro12_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1767739@micro12(local) jg_1767150_micro12_1
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.15 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.15 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1767740@micro12(local) jg_1767150_micro12_1
0.0.L: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 1767736@micro12(local) jg_1767150_micro12_1
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.17 s)
0.0.AM: Proofgrid shell started at 1767742@micro12(local) jg_1767150_micro12_1
0.0.AM: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1767741@micro12(local) jg_1767150_micro12_1
0.0.B: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.18 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.18 s)
0.0.Ht: Exited with Success (@ 0.18 s)
0.0.L: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.63 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.04        0.00       25.93 %
     Hp        0.12        0.02        0.00       15.53 %
     Ht        0.17        0.00        0.00        0.00 %
     Bm        0.13        0.00        0.00        0.00 %
    Mpcustom4        0.13        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.15        0.00        0.00        0.00 %
      B        0.17        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.14        0.01        0.00        4.63 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.26        0.06        0.00

    Data read    : 13.61 kiB
    Data written : 1.09 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 5 analyzed.
INFO (IRS018): Reset analysis simulation executed for 4 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 411 of 411 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.20 s]
0.0.N: Proof Simplification Iteration 3	[0.20 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1769514@micro12(local) jg_1767150_micro12_2
0.0.Hp: Proofgrid shell started at 1769515@micro12(local) jg_1767150_micro12_2
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 3 cycles in 0.01 s by the incidental trace "Bridge_Top.chk_top.Read_after_write1".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.06 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.Hp: All properties determined. [0.02 s]
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.05 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: Proofgrid shell started at 1769548@micro12(local) jg_1767150_micro12_2
0.0.Mpcustom4: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.16 s)
0.0.Bm: Proofgrid shell started at 1769547@micro12(local) jg_1767150_micro12_2
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1769549@micro12(local) jg_1767150_micro12_2
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.16 s)
0.0.L: Proofgrid shell started at 1769550@micro12(local) jg_1767150_micro12_2
0.0.L: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.16 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1769546@micro12(local) jg_1767150_micro12_2
0.0.Ht: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.17 s)
0.0.L: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.17 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1769552@micro12(local) jg_1767150_micro12_2
0.0.AM: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.17 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1769551@micro12(local) jg_1767150_micro12_2
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.19 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.19 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.54 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.03        0.00       22.92 %
     Hp        0.10        0.02        0.00       14.51 %
     Ht        0.16        0.00        0.00        0.00 %
     Bm        0.15        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
      B        0.16        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.14        0.01        0.00        3.54 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.25        0.05        0.00

    Data read    : 12.64 kiB
    Data written : 1.13 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(30): syntax error near '&&'
[ERROR (VERI-1137)] top_sva.sv(30): syntax error near '&&'
[WARN (VERI-1763)] top_sva.sv(32): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(100): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(30): syntax error near '&&'
	[ERROR (VERI-1137)] top_sva.sv(30): syntax error near '&&'
	[ERROR (VERI-1072)] top_sva.sv(100): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 229 of 229 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.14 s]
0.0.N: Proof Simplification Iteration 3	[0.14 s]
0.0.N: Proof Simplification Iteration 4	[0.14 s]
0.0.N: Proof Simplification Iteration 5	[0.14 s]
0.0.N: Proof Simplification Iteration 6	[0.14 s]
0.0.N: Proof Simplification Iteration 7	[0.14 s]
0.0.N: Proof Simplification Iteration 8	[0.14 s]
0.0.N: Proof Simplification Iteration 9	[0.15 s]
0.0.N: Proof Simplification Iteration 10	[0.15 s]
0.0.N: Proof Simplification Iteration 11	[0.15 s]
0.0.PRE: Proof Simplification completed in 0.15 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1773857@micro12(local) jg_1767150_micro12_3
0.0.N: Proofgrid shell started at 1773856@micro12(local) jg_1767150_micro12_3
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.07 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.06 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.14 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 65536 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.03 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.01 s]
0.0.Bm: Proofgrid shell started at 1773889@micro12(local) jg_1767150_micro12_3
0.0.Bm: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.12 s)
0.0.Ht: Proofgrid shell started at 1773888@micro12(local) jg_1767150_micro12_3
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1773891@micro12(local) jg_1767150_micro12_3
0.0.Oh: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.12 s)
0.0.Ht: Exited with Success (@ 0.12 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1773890@micro12(local) jg_1767150_micro12_3
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.13 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1773894@micro12(local) jg_1767150_micro12_3
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.15 s)
0.0.L: Proofgrid shell started at 1773892@micro12(local) jg_1767150_micro12_3
0.0.L: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1773893@micro12(local) jg_1767150_micro12_3
0.0.B: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.16 s)
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.16 s)
0.0.L: Exited with Success (@ 0.17 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.23 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.02        0.00       11.62 %
     Hp        0.11        0.02        0.00       16.88 %
     Ht        0.12        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.13        0.00        0.00        0.00 %
     Oh        0.12        0.00        0.00        0.00 %
      L        0.15        0.00        0.00        0.00 %
      B        0.14        0.00        0.00        0.00 %
     AM        0.13        0.00        0.00        0.00 %
    all        0.12        0.00        0.00        3.23 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.12        0.04        0.00

    Data read    : 13.55 kiB
    Data written : 1.22 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(99): 'read_after_write1' is not declared
[WARN (VERI-1763)] top_sva.sv(99): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(102): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(99): 'read_after_write1' is not declared
	[ERROR (VERI-1072)] top_sva.sv(102): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 189 of 189 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.16 s]
0.0.N: Proof Simplification Iteration 3	[0.16 s]
0.0.N: Proof Simplification Iteration 4	[0.16 s]
0.0.PRE: Proof Simplification completed in 0.17 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1774963@micro12(local) jg_1767150_micro12_4
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.00 s.
0.0.Hp: Proofgrid shell started at 1774964@micro12(local) jg_1767150_micro12_4
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 2
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: A trace with 7 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Read_after_write2" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.Read_after_write2".
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.06 s].
0.0.N: All properties determined. [0.01 s]
0.0.N: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Hp: Preventing job from starting because proof is shutting down.
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1774996@micro12(local) jg_1767150_micro12_4
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1774997@micro12(local) jg_1767150_micro12_4
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.11 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1774995@micro12(local) jg_1767150_micro12_4
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.11 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.12 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1774999@micro12(local) jg_1767150_micro12_4
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1775000@micro12(local) jg_1767150_micro12_4
0.0.B: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.14 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1774998@micro12(local) jg_1767150_micro12_4
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.15 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.15 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.15 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.82 %)
--------------------------------------------------------------
     engines started                               :     8
     engine jobs started                           :     8

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.02        0.00       14.46 %
     Hp        0.11        0.00        0.00        0.00 %
     Ht        0.11        0.00        0.00        0.00 %
     Bm        0.10        0.00        0.00        0.00 %
    Mpcustom4        0.10        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.13        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
    all        0.12        0.00        0.00        1.82 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.93        0.02        0.00

    Data read    : 9.13 kiB
    Data written : 524.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write2".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 125 of 125 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.18 s]
0.0.N: Proof Simplification Iteration 3	[0.18 s]
0.0.N: Proof Simplification Iteration 4	[0.18 s]
0.0.N: Proof Simplification Iteration 5	[0.18 s]
0.0.N: Proof Simplification Iteration 6	[0.18 s]
0.0.N: Proof Simplification Iteration 7	[0.18 s]
0.0.N: Proof Simplification Iteration 8	[0.18 s]
0.0.N: Proof Simplification Iteration 9	[0.18 s]
0.0.N: Proof Simplification Iteration 10	[0.18 s]
0.0.PRE: Proof Simplification completed in 0.18 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1776318@micro12(local) jg_1767150_micro12_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1776317@micro12(local) jg_1767150_micro12_5
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.07 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 65536 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.07 s].
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Oh: Proofgrid shell started at 1776352@micro12(local) jg_1767150_micro12_5
0.0.Oh: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.17 s)
0.0.Bm: Proofgrid shell started at 1776350@micro12(local) jg_1767150_micro12_5
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1776351@micro12(local) jg_1767150_micro12_5
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1776353@micro12(local) jg_1767150_micro12_5
0.0.L: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 1776349@micro12(local) jg_1767150_micro12_5
0.0.Ht: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1776354@micro12(local) jg_1767150_micro12_5
0.0.B: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.19 s)
0.0.B: Exited with Success (@ 0.19 s)
0.0.Bm: Exited with Success (@ 0.19 s)
0.0.Mpcustom4: Exited with Success (@ 0.19 s)
0.0.Oh: Exited with Success (@ 0.19 s)
0.0.Ht: Exited with Success (@ 0.19 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.59 %)
--------------------------------------------------------------
     engines started                               :     8
     engine jobs started                           :     8

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.01        0.00        3.37 %
     Hp        0.13        0.02        0.00       10.84 %
     Ht        0.17        0.00        0.00        0.00 %
     Bm        0.17        0.00        0.00        0.00 %
    Mpcustom4        0.17        0.00        0.00        0.00 %
     Oh        0.16        0.00        0.00        0.00 %
      L        0.16        0.00        0.00        0.00 %
      B        0.17        0.00        0.00        0.00 %
    all        0.16        0.00        0.00        1.59 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.28        0.02        0.00

    Data read    : 9.55 kiB
    Data written : 999.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 3
                  - proven                    : 3 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(69): syntax error near '##'
[ERROR (VERI-1137)] top_sva.sv(69): syntax error near ')'
[ERROR (VERI-1128)] top_sva.sv(100): 'read_after_write2' is not declared
[WARN (VERI-1763)] top_sva.sv(100): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(102): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(69): syntax error near '##'
	[ERROR (VERI-1137)] top_sva.sv(69): syntax error near ')'
	[ERROR (VERI-1128)] top_sva.sv(100): 'read_after_write2' is not declared
	[ERROR (VERI-1072)] top_sva.sv(102): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(69): syntax error near '&&'
[ERROR (VERI-1137)] top_sva.sv(69): syntax error near ')'
[ERROR (VERI-1128)] top_sva.sv(100): 'read_after_write2' is not declared
[WARN (VERI-1763)] top_sva.sv(100): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(102): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(69): syntax error near '&&'
	[ERROR (VERI-1137)] top_sva.sv(69): syntax error near ')'
	[ERROR (VERI-1128)] top_sva.sv(100): 'read_after_write2' is not declared
	[ERROR (VERI-1072)] top_sva.sv(102): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(70): syntax error near '##'
[WARN (VERI-1763)] top_sva.sv(100): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(103): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(70): syntax error near '##'
	[ERROR (VERI-1072)] top_sva.sv(103): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(70): syntax error near '=='
[WARN (VERI-1763)] top_sva.sv(100): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(103): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(70): syntax error near '=='
	[ERROR (VERI-1072)] top_sva.sv(103): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(70): syntax error near '=='
[WARN (VERI-1763)] top_sva.sv(100): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(103): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(70): syntax error near '=='
	[ERROR (VERI-1072)] top_sva.sv(103): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 134 of 134 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.65 s]
0.0.N: Proof Simplification Iteration 3	[0.65 s]
0.0.N: Proof Simplification Iteration 4	[0.65 s]
0.0.N: Proof Simplification Iteration 5	[0.65 s]
0.0.N: Proof Simplification Iteration 6	[0.65 s]
0.0.N: Proof Simplification Iteration 7	[0.65 s]
0.0.N: Proof Simplification Iteration 8	[0.65 s]
0.0.N: Proof Simplification Iteration 9	[0.65 s]
0.0.N: Proof Simplification Iteration 10	[0.65 s]
0.0.PRE: Proof Simplification completed in 0.66 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1780687@micro12(local) jg_1767150_micro12_6
0.0.N: Proofgrid shell started at 1780686@micro12(local) jg_1767150_micro12_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.01 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.02 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.12 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.12 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.14 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.14 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 65536 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.05 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.14 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.03 s]
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.05 s)
0: ProofGrid usable level: 0
0.0.Bm: Proofgrid shell started at 1780719@micro12(local) jg_1767150_micro12_6
0.0.Bm: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.14 s)
0.0.Ht: Proofgrid shell started at 1780718@micro12(local) jg_1767150_micro12_6
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1780721@micro12(local) jg_1767150_micro12_6
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1780720@micro12(local) jg_1767150_micro12_6
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1780722@micro12(local) jg_1767150_micro12_6
0.0.L: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.15 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1780724@micro12(local) jg_1767150_micro12_6
0.0.AM: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.17 s)
0.0.Ht: Exited with Success (@ 0.17 s)
0.0.Mpcustom4: Exited with Success (@ 0.17 s)
0.0.B: Proofgrid shell started at 1780723@micro12(local) jg_1767150_micro12_6
0.0.B: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.20 s)
0.0.L: Exited with Success (@ 0.20 s)
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.20 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.90 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.21        0.02        0.00        9.67 %
     Hp        0.18        0.02        0.00        8.76 %
     Ht        0.14        0.00        0.00        0.00 %
     Bm        0.13        0.00        0.00        0.00 %
    Mpcustom4        0.13        0.00        0.00        0.00 %
     Oh        0.12        0.00        0.00        0.00 %
      L        0.13        0.00        0.00        0.00 %
      B        0.15        0.00        0.00        0.00 %
     AM        0.12        0.00        0.00        0.00 %
    all        0.15        0.00        0.00        2.90 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.32        0.04        0.00

    Data read    : 15.30 kiB
    Data written : 1.30 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 144 of 144 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.N: Proof Simplification Iteration 4	[0.15 s]
0.0.N: Proof Simplification Iteration 5	[0.15 s]
0.0.N: Proof Simplification Iteration 6	[0.16 s]
0.0.N: Proof Simplification Iteration 7	[0.16 s]
0.0.N: Proof Simplification Iteration 8	[0.16 s]
0.0.N: Proof Simplification Iteration 9	[0.16 s]
0.0.N: Proof Simplification Iteration 10	[0.16 s]
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1782982@micro12(local) jg_1767150_micro12_7
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.01 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.05 s].
0.0.Hp: Proofgrid shell started at 1782983@micro12(local) jg_1767150_micro12_7
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.Hp: Trace Attempt  6	[0.02 s]
0.0.Hp: A trace with 6 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.04 s)
0: ProofGrid usable level: 0
0.0.Ht: Proofgrid shell started at 1783014@micro12(local) jg_1767150_micro12_7
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1783017@micro12(local) jg_1767150_micro12_7
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.12 s)
0.0.Mpcustom4: Proofgrid shell started at 1783016@micro12(local) jg_1767150_micro12_7
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1783015@micro12(local) jg_1767150_micro12_7
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.13 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.13 s)
0.0.Bm: Exited with Success (@ 0.13 s)
0.0.L: Proofgrid shell started at 1783018@micro12(local) jg_1767150_micro12_7
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.15 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1783019@micro12(local) jg_1767150_micro12_7
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1783020@micro12(local) jg_1767150_micro12_7
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.16 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.17 s)
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.17 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.41 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.03        0.00       25.51 %
     Hp        0.10        0.02        0.00       16.20 %
     Ht        0.12        0.00        0.00        0.00 %
     Bm        0.13        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.12        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
      B        0.15        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.13        0.01        0.00        4.41 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.13        0.05        0.00

    Data read    : 17.18 kiB
    Data written : 1.30 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 6 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 143 of 143 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.36 s]
0.0.N: Proof Simplification Iteration 3	[0.36 s]
0.0.N: Proof Simplification Iteration 4	[0.36 s]
0.0.N: Proof Simplification Iteration 5	[0.36 s]
0.0.N: Proof Simplification Iteration 6	[0.36 s]
0.0.N: Proof Simplification Iteration 7	[0.36 s]
0.0.N: Proof Simplification Iteration 8	[0.36 s]
0.0.N: Proof Simplification Iteration 9	[0.36 s]
0.0.N: Proof Simplification Iteration 10	[0.36 s]
0.0.PRE: Proof Simplification completed in 0.36 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1783265@micro12(local) jg_1767150_micro12_8
0.0.N: Proofgrid shell started at 1783264@micro12(local) jg_1767150_micro12_8
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was proven unreachable in 0.00 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0: ProofGrid usable level: 4
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.01 s.
0: ProofGrid usable level: 3
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.09 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.09 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.07 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.16 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.03 s]
0.0.N: All properties determined. [0.01 s]
0.0.N: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.Bm: Proofgrid shell started at 1783297@micro12(local) jg_1767150_micro12_8
0.0.Bm: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1783300@micro12(local) jg_1767150_micro12_8
0.0.L: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.14 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1783299@micro12(local) jg_1767150_micro12_8
0.0.Oh: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1783301@micro12(local) jg_1767150_micro12_8
0.0.B: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.15 s)
0.0.Mpcustom4: Proofgrid shell started at 1783298@micro12(local) jg_1767150_micro12_8
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 1783296@micro12(local) jg_1767150_micro12_8
0.0.Ht: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1783302@micro12(local) jg_1767150_micro12_8
0.0.AM: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.16 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.16 s)
0.0.Mpcustom4: Exited with Success (@ 0.16 s)
0.0.L: Exited with Success (@ 0.16 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.16 s)
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.16 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.38 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.02        0.00       13.95 %
     Hp        0.10        0.02        0.00       17.91 %
     Ht        0.15        0.00        0.00        0.00 %
     Bm        0.14        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
      B        0.14        0.00        0.00        0.00 %
     AM        0.14        0.00        0.00        0.00 %
    all        0.13        0.00        0.00        3.38 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.21        0.04        0.00

    Data read    : 16.07 kiB
    Data written : 1.33 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 1 (16.6667%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (83.3333%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 134 of 134 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.22 s]
0.0.N: Proof Simplification Iteration 3	[0.22 s]
0.0.N: Proof Simplification Iteration 4	[0.22 s]
0.0.N: Proof Simplification Iteration 5	[0.22 s]
0.0.N: Proof Simplification Iteration 6	[0.22 s]
0.0.N: Proof Simplification Iteration 7	[0.22 s]
0.0.N: Proof Simplification Iteration 8	[0.22 s]
0.0.N: Proof Simplification Iteration 9	[0.22 s]
0.0.N: Proof Simplification Iteration 10	[0.22 s]
0.0.PRE: Proof Simplification completed in 0.22 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1783998@micro12(local) jg_1767150_micro12_9
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 3
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.07 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.07 s].
0.0.Hp: Proofgrid shell started at 1783999@micro12(local) jg_1767150_micro12_9
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.05 s].
0: ProofGrid usable level: 2
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt 11	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 65536 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  6	[0.01 s]
0.0.Hp: All properties determined. [0.02 s]
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.04 s)
0: ProofGrid usable level: 0
0.0.Bm: Proofgrid shell started at 1784031@micro12(local) jg_1767150_micro12_9
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1784032@micro12(local) jg_1767150_micro12_9
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.15 s)
0.0.Ht: Proofgrid shell started at 1784030@micro12(local) jg_1767150_micro12_9
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1784033@micro12(local) jg_1767150_micro12_9
0.0.Oh: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1784035@micro12(local) jg_1767150_micro12_9
0.0.B: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.17 s)
0.0.B: Exited with Success (@ 0.17 s)
0.0.Ht: Exited with Success (@ 0.17 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.17 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1784036@micro12(local) jg_1767150_micro12_9
0.0.AM: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.18 s)
0.0.L: Proofgrid shell started at 1784034@micro12(local) jg_1767150_micro12_9
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.19 s)
0.0.L: Exited with Success (@ 0.20 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.86 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.03        0.00       24.51 %
     Hp        0.12        0.02        0.00       12.04 %
     Ht        0.15        0.00        0.00        0.00 %
     Bm        0.14        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.15        0.00        0.00        0.00 %
      L        0.16        0.00        0.00        0.00 %
      B        0.14        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.14        0.01        0.00        3.86 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.27        0.05        0.00

    Data read    : 16.67 kiB
    Data written : 1.25 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 9
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 141 of 143 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.46 s]
0.0.N: Proof Simplification Iteration 3	[0.46 s]
0.0.N: Proof Simplification Iteration 4	[0.46 s]
0.0.N: Proof Simplification Iteration 5	[0.47 s]
0.0.N: Proof Simplification Iteration 6	[0.47 s]
0.0.N: Proof Simplification Iteration 7	[0.47 s]
0.0.N: Proof Simplification Iteration 8	[0.47 s]
0.0.N: Proof Simplification Iteration 9	[0.47 s]
0.0.N: Proof Simplification Iteration 10	[0.47 s]
0.0.PRE: Proof Simplification completed in 0.47 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1785304@micro12(local) jg_1767150_micro12_10
0.0.N: Proofgrid shell started at 1785303@micro12(local) jg_1767150_micro12_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.01 s.
0: ProofGrid usable level: 3
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.08 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.09 s].
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.08 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.03 s]
0.0.N: Exited with Success (@ 0.04 s)
0: ProofGrid usable level: 0
0.0.B: Proofgrid shell started at 1785340@micro12(local) jg_1767150_micro12_10
0.0.B: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.17 s)
0.0.Bm: Proofgrid shell started at 1785336@micro12(local) jg_1767150_micro12_10
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 1785335@micro12(local) jg_1767150_micro12_10
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.18 s)
0.0.B: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.18 s)
0.0.Bm: Exited with Success (@ 0.18 s)
0.0.Mpcustom4: Proofgrid shell started at 1785337@micro12(local) jg_1767150_micro12_10
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1785339@micro12(local) jg_1767150_micro12_10
0.0.L: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1785338@micro12(local) jg_1767150_micro12_10
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1785341@micro12(local) jg_1767150_micro12_10
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.20 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.21 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.21 s)
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.21 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.29 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        0.01        0.00        4.53 %
     Hp        0.16        0.03        0.00       13.87 %
     Ht        0.17        0.00        0.00        0.00 %
     Bm        0.16        0.00        0.00        0.00 %
    Mpcustom4        0.18        0.00        0.00        0.00 %
     Oh        0.17        0.00        0.00        0.00 %
      L        0.17        0.00        0.00        0.00 %
      B        0.15        0.00        0.00        0.00 %
     AM        0.17        0.00        0.00        0.00 %
    all        0.17        0.00        0.00        2.29 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.53        0.04        0.00

    Data read    : 13.87 kiB
    Data written : 1.18 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 6 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 141 of 150 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.66 s]
0.0.N: Proof Simplification Iteration 3	[0.66 s]
0.0.N: Proof Simplification Iteration 4	[0.67 s]
0.0.N: Proof Simplification Iteration 5	[0.67 s]
0.0.N: Proof Simplification Iteration 6	[0.67 s]
0.0.N: Proof Simplification Iteration 7	[0.67 s]
0.0.N: Proof Simplification Iteration 8	[0.67 s]
0.0.N: Proof Simplification Iteration 9	[0.67 s]
0.0.N: Proof Simplification Iteration 10	[0.67 s]
0.0.PRE: Proof Simplification completed in 0.67 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1786268@micro12(local) jg_1767150_micro12_11
0.0.N: Proofgrid shell started at 1786267@micro12(local) jg_1767150_micro12_11
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 256 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 256 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.02 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.08 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.08 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.09 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16384 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16384 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.Hp: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.05 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.10 s].
0.0.Hp: Trace Attempt  6	[0.04 s]
0.0.Hp: All properties determined. [0.04 s]
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.05 s)
0: ProofGrid usable level: 0
0.0.Bm: Proofgrid shell started at 1786300@micro12(local) jg_1767150_micro12_11
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1786302@micro12(local) jg_1767150_micro12_11
0.0.Oh: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.16 s)
0.0.L: Proofgrid shell started at 1786303@micro12(local) jg_1767150_micro12_11
0.0.L: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.17 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.17 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.17 s)
0.0.Mpcustom4: Proofgrid shell started at 1786301@micro12(local) jg_1767150_micro12_11
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1786299@micro12(local) jg_1767150_micro12_11
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.19 s)
0.0.B: Proofgrid shell started at 1786304@micro12(local) jg_1767150_micro12_11
0.0.B: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.20 s)
0.0.B: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1786305@micro12(local) jg_1767150_micro12_11
0.0.AM: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.23 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.23 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.79 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.03        0.00       20.08 %
     Hp        0.12        0.04        0.00       24.72 %
     Ht        0.19        0.00        0.00        0.00 %
     Bm        0.15        0.00        0.00        0.00 %
    Mpcustom4        0.17        0.00        0.00        0.00 %
     Oh        0.15        0.00        0.00        0.00 %
      L        0.15        0.00        0.00        0.00 %
      B        0.18        0.00        0.00        0.00 %
     AM        0.19        0.00        0.00        0.00 %
    all        0.16        0.01        0.00        4.79 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.42        0.07        0.00

    Data read    : 17.23 kiB
    Data written : 2.20 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 4
                  - proven                    : 4 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 6 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 144 of 153 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.N: Proof Simplification Iteration 4	[0.15 s]
0.0.N: Proof Simplification Iteration 5	[0.15 s]
0.0.N: Proof Simplification Iteration 6	[0.15 s]
0.0.N: Proof Simplification Iteration 7	[0.15 s]
0.0.N: Proof Simplification Iteration 8	[0.15 s]
0.0.N: Proof Simplification Iteration 9	[0.15 s]
0.0.N: Proof Simplification Iteration 10	[0.15 s]
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1786948@micro12(local) jg_1767150_micro12_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1786947@micro12(local) jg_1767150_micro12_12
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.06 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid usable level: 2
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.03 s].
0.0.Hp: Trace Attempt  4	[0.02 s]
0.0.Hp: Trace Attempt  5	[0.03 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.05 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.04 s]
0.0.N: All properties determined. [0.00 s]
0.0.Ht: Proofgrid shell started at 1786979@micro12(local) jg_1767150_micro12_12
0.0.Ht: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.14 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1786981@micro12(local) jg_1767150_micro12_12
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.16 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.16 s)
0.0.Bm: Proofgrid shell started at 1786980@micro12(local) jg_1767150_micro12_12
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1786982@micro12(local) jg_1767150_micro12_12
0.0.Oh: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1786984@micro12(local) jg_1767150_micro12_12
0.0.B: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1786983@micro12(local) jg_1767150_micro12_12
0.0.L: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.17 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.18 s)
0.0.L: Exited with Success (@ 0.18 s)
0.0.AM: Proofgrid shell started at 1786985@micro12(local) jg_1767150_micro12_12
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.18 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.19 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.31 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.02        0.00       14.32 %
     Hp        0.09        0.04        0.00       29.46 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.16        0.00        0.00        0.00 %
    Mpcustom4        0.15        0.00        0.00        0.00 %
     Oh        0.16        0.00        0.00        0.00 %
      L        0.16        0.00        0.00        0.00 %
      B        0.15        0.00        0.00        0.00 %
     AM        0.16        0.00        0.00        0.00 %
    all        0.14        0.01        0.00        4.31 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.28        0.06        0.00

    Data read    : 14.14 kiB
    Data written : 1.20 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 6 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_after_write1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_after_write1".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 143 of 152 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.61 s]
0.0.N: Proof Simplification Iteration 3	[0.61 s]
0.0.N: Proof Simplification Iteration 4	[0.61 s]
0.0.N: Proof Simplification Iteration 5	[0.61 s]
0.0.N: Proof Simplification Iteration 6	[0.61 s]
0.0.N: Proof Simplification Iteration 7	[0.61 s]
0.0.N: Proof Simplification Iteration 8	[0.62 s]
0.0.N: Proof Simplification Iteration 9	[0.62 s]
0.0.N: Proof Simplification Iteration 10	[0.62 s]
0.0.PRE: Proof Simplification completed in 0.62 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1788497@micro12(local) jg_1767150_micro12_13
0.0.N: Proofgrid shell started at 1788496@micro12(local) jg_1767150_micro12_13
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 3
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 65536 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 65536 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.11 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.07 s]
0.0.Hp: Trace Attempt  6	[0.05 s]
0.0.Hp: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.11 s.
0.0.Hp: Trace Attempt  7	[0.06 s]
0.0.N: All properties determined. [0.04 s]
0.0.N: Exited with Success (@ 0.07 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.06 s]
0.0.Ht: Proofgrid shell started at 1788528@micro12(local) jg_1767150_micro12_13
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1788531@micro12(local) jg_1767150_micro12_13
0.0.Oh: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.19 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1788532@micro12(local) jg_1767150_micro12_13
0.0.L: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1788534@micro12(local) jg_1767150_micro12_13
0.0.AM: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.20 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.20 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.21 s)
0.0.AM: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1788529@micro12(local) jg_1767150_micro12_13
0.0.Bm: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1788533@micro12(local) jg_1767150_micro12_13
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.22 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.23 s)
0.0.B: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1788530@micro12(local) jg_1767150_micro12_13
0.0.Mpcustom4: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.25 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 5.35 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.22        0.04        0.00       16.16 %
     Hp        0.19        0.05        0.00       22.47 %
     Ht        0.18        0.00        0.00        0.00 %
     Bm        0.20        0.00        0.00        0.00 %
    Mpcustom4        0.23        0.00        0.00        0.00 %
     Oh        0.18        0.00        0.00        0.00 %
      L        0.18        0.00        0.00        0.00 %
      B        0.19        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.19        0.01        0.00        5.35 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.73        0.10        0.00

    Data read    : 11.39 kiB
    Data written : 2.84 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 4
                  - proven                    : 4 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 6 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 150 of 161 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.66 s]
0.0.N: Proof Simplification Iteration 3	[0.66 s]
0.0.N: Proof Simplification Iteration 4	[0.66 s]
0.0.N: Proof Simplification Iteration 5	[0.66 s]
0.0.N: Proof Simplification Iteration 6	[0.66 s]
0.0.N: Proof Simplification Iteration 7	[0.66 s]
0.0.N: Proof Simplification Iteration 8	[0.66 s]
0.0.N: Proof Simplification Iteration 9	[0.66 s]
0.0.N: Proof Simplification Iteration 10	[0.66 s]
0.0.PRE: Proof Simplification completed in 0.66 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1791554@micro12(local) jg_1767150_micro12_14
0.0.N: Proofgrid shell started at 1791553@micro12(local) jg_1767150_micro12_14
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top._assume_2:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.12 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.12 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.12 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.13 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: Trace Attempt  4	[0.03 s]
0: ProofGrid usable level: 2
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.Hp: Trace Attempt  6	[0.05 s]
0.0.Hp: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.14 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.07 s]
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.08 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.08 s].
0.0.N: All properties determined. [0.01 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.05 s]
0.0.N: Exited with Success (@ 0.07 s)
0: ProofGrid usable level: 0
0.0.Ht: Proofgrid shell started at 1791585@micro12(local) jg_1767150_micro12_14
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1791588@micro12(local) jg_1767150_micro12_14
0.0.Oh: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.21 s)
0.0.Mpcustom4: Proofgrid shell started at 1791587@micro12(local) jg_1767150_micro12_14
0.0.Mpcustom4: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1791590@micro12(local) jg_1767150_micro12_14
0.0.B: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.22 s)
0.0.Bm: Proofgrid shell started at 1791586@micro12(local) jg_1767150_micro12_14
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.22 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.23 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.24 s)
0.0.B: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1791589@micro12(local) jg_1767150_micro12_14
0.0.L: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.25 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1791591@micro12(local) jg_1767150_micro12_14
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.28 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.29 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.74 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.05        0.00       19.92 %
     Hp        0.16        0.04        0.00       20.64 %
     Ht        0.21        0.00        0.00        0.00 %
     Bm        0.22        0.00        0.00        0.00 %
    Mpcustom4        0.20        0.00        0.00        0.00 %
     Oh        0.19        0.00        0.00        0.00 %
      L        0.22        0.00        0.00        0.00 %
      B        0.20        0.00        0.00        0.00 %
     AM        0.22        0.00        0.00        0.00 %
    all        0.20        0.01        0.00        4.74 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.81        0.09        0.00

    Data read    : 15.71 kiB
    Data written : 3.24 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 4
                  - proven                    : 4 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 7 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(122): 'Hresetn' is not declared
[ERROR (VERI-1128)] top_sva.sv(122): 'Hclk' is not declared
[ERROR (VERI-1072)] top_sva.sv(136): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(122): 'Hresetn' is not declared
	[ERROR (VERI-1128)] top_sva.sv(122): 'Hclk' is not declared
	[ERROR (VERI-1072)] top_sva.sv(136): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 15 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 158 of 171 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.27 s]
0.0.N: Proof Simplification Iteration 3	[0.27 s]
0.0.N: Proof Simplification Iteration 4	[0.27 s]
0.0.N: Proof Simplification Iteration 5	[0.27 s]
0.0.N: Proof Simplification Iteration 6	[0.27 s]
0.0.N: Proof Simplification Iteration 7	[0.27 s]
0.0.N: Proof Simplification Iteration 8	[0.27 s]
0.0.N: Proof Simplification Iteration 9	[0.27 s]
0.0.N: Proof Simplification Iteration 10	[0.27 s]
0.0.PRE: Proof Simplification completed in 0.28 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1794265@micro12(local) jg_1767150_micro12_15
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s.
0: ProofGrid usable level: 7
0.0.N: Proofgrid shell started at 1794264@micro12(local) jg_1767150_micro12_15
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 2 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.08 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.27 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.27 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: A trace with 4 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.31 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  8	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.04 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.04 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4194304 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.19 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.05 s]
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.10 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.10 s)
0.0.Ht: Proofgrid shell started at 1794296@micro12(local) jg_1767150_micro12_15
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1794298@micro12(local) jg_1767150_micro12_15
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.16 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1794302@micro12(local) jg_1767150_micro12_15
0.0.AM: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1794300@micro12(local) jg_1767150_micro12_15
0.0.L: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.18 s)
0.0.AM: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1794297@micro12(local) jg_1767150_micro12_15
0.0.Bm: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1794301@micro12(local) jg_1767150_micro12_15
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.18 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1794299@micro12(local) jg_1767150_micro12_15
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.20 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.20 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.20 s)
0.0.B: Exited with Success (@ 0.21 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.34 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.02        0.00        9.31 %
     Hp        0.15        0.05        0.00       25.39 %
     Ht        0.16        0.00        0.00        0.00 %
     Bm        0.18        0.00        0.00        0.00 %
    Mpcustom4        0.15        0.00        0.00        0.00 %
     Oh        0.18        0.00        0.00        0.00 %
      L        0.16        0.00        0.00        0.00 %
      B        0.17        0.00        0.00        0.00 %
     AM        0.16        0.00        0.00        0.00 %
    all        0.16        0.01        0.00        4.34 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.48        0.07        0.00

    Data read    : 21.55 kiB
    Data written : 3.05 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 15
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 9
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 9 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 164 of 177 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.84 s]
0.0.N: Proof Simplification Iteration 3	[0.84 s]
0.0.N: Proof Simplification Iteration 4	[0.84 s]
0.0.N: Proof Simplification Iteration 5	[0.84 s]
0.0.N: Proof Simplification Iteration 6	[0.84 s]
0.0.N: Proof Simplification Iteration 7	[0.84 s]
0.0.N: Proof Simplification Iteration 8	[0.84 s]
0.0.N: Proof Simplification Iteration 9	[0.84 s]
0.0.N: Proof Simplification Iteration 10	[0.84 s]
0.0.PRE: Proof Simplification completed in 0.84 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 9
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1795139@micro12(local) jg_1767150_micro12_16
0.0.Hp: Proofgrid shell started at 1795140@micro12(local) jg_1767150_micro12_16
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Same_HPwrite_read:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
0: ProofGrid usable level: 7
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.15 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.17 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.18 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.18 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8388608 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.10 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Same_HPwrite_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.00 s.
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.05 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Same_HPwrite_read"	[0.09 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.18 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 0.18 s)
0.0.Bm: Proofgrid shell started at 1795172@micro12(local) jg_1767150_micro12_16
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 1795171@micro12(local) jg_1767150_micro12_16
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.26 s)
0.0.Oh: Proofgrid shell started at 1795174@micro12(local) jg_1767150_micro12_16
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1795175@micro12(local) jg_1767150_micro12_16
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1795173@micro12(local) jg_1767150_micro12_16
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1795176@micro12(local) jg_1767150_micro12_16
0.0.B: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.28 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1795177@micro12(local) jg_1767150_micro12_16
0.0.AM: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.28 s)
0.0.L: Interrupted. [0.00 s]
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.29 s)
0.0.AM: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.29 s)
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.30 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.39 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.22        0.06        0.00       20.98 %
     Hp        0.21        0.04        0.00       15.75 %
     Ht        0.24        0.00        0.00        0.00 %
     Bm        0.23        0.00        0.00        0.00 %
    Mpcustom4        0.25        0.00        0.00        0.00 %
     Oh        0.24        0.00        0.00        0.00 %
      L        0.24        0.00        0.00        0.00 %
      B        0.25        0.00        0.00        0.00 %
     AM        0.25        0.00        0.00        0.00 %
    all        0.24        0.01        0.00        4.39 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.14        0.10        0.00

    Data read    : 25.00 kiB
    Data written : 3.23 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 10
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 10 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(50): 'write_h' is not valid in an expression
[ERROR (VERI-1072)] top_sva.sv(142): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(50): 'write_h' is not valid in an expression
	[ERROR (VERI-1072)] top_sva.sv(142): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 164 of 177 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.18 s]
0.0.N: Proof Simplification Iteration 3	[0.18 s]
0.0.N: Proof Simplification Iteration 4	[0.18 s]
0.0.N: Proof Simplification Iteration 5	[0.18 s]
0.0.N: Proof Simplification Iteration 6	[0.18 s]
0.0.N: Proof Simplification Iteration 7	[0.18 s]
0.0.N: Proof Simplification Iteration 8	[0.19 s]
0.0.N: Proof Simplification Iteration 9	[0.19 s]
0.0.N: Proof Simplification Iteration 10	[0.19 s]
0.0.PRE: Proof Simplification completed in 0.19 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 9
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1796304@micro12(local) jg_1767150_micro12_17
0.0.Hp: Proofgrid shell started at 1796305@micro12(local) jg_1767150_micro12_17
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.06 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0: ProofGrid usable level: 7
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.05 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 6
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.06 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.06 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.06 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: A trace with 4 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.10 s.
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.03 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.03 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8388608 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.13 s.
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: All properties determined. [0.06 s]
0.0.N: Exited with Success (@ 0.08 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.08 s)
0.0.Oh: Proofgrid shell started at 1796339@micro12(local) jg_1767150_micro12_17
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1796337@micro12(local) jg_1767150_micro12_17
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.16 s)
0.0.Ht: Proofgrid shell started at 1796336@micro12(local) jg_1767150_micro12_17
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.17 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.18 s)
0.0.L: Proofgrid shell started at 1796340@micro12(local) jg_1767150_micro12_17
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.18 s)
0.0.Mpcustom4: Proofgrid shell started at 1796338@micro12(local) jg_1767150_micro12_17
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1796341@micro12(local) jg_1767150_micro12_17
0.0.B: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.21 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.21 s)
0.0.AM: Proofgrid shell started at 1796342@micro12(local) jg_1767150_micro12_17
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.22 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 7.04 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.06        0.00       27.78 %
     Hp        0.15        0.05        0.00       26.16 %
     Ht        0.16        0.00        0.00        0.00 %
     Bm        0.15        0.00        0.00        0.00 %
    Mpcustom4        0.18        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.17        0.00        0.00        0.00 %
      B        0.19        0.00        0.00        0.00 %
     AM        0.19        0.00        0.00        0.00 %
    all        0.16        0.01        0.00        7.04 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.48        0.11        0.00

    Data read    : 23.38 kiB
    Data written : 3.04 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 10
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 10 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read:precondition1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read:precondition1".
covered
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(56): 'read_h' is not valid in an expression
[ERROR (VERI-1419)] top_sva.sv(56): illegal operand for operator &&
[ERROR (VERI-1072)] top_sva.sv(148): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(56): 'read_h' is not valid in an expression
	[ERROR (VERI-1419)] top_sva.sv(56): illegal operand for operator &&
	[ERROR (VERI-1072)] top_sva.sv(148): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 17 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 166 of 186 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 11
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1799832@micro12(local) jg_1767150_micro12_18
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Same_HPwrite_read:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
0: ProofGrid usable level: 8
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.24 s].
0.0.Hp: Proofgrid shell started at 1799833@micro12(local) jg_1767150_micro12_18
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0: ProofGrid usable level: 7
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: A trace with 4 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.03 s.
0.0.N: Trace Attempt 13	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.08 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.04 s]
0.0.Ht: Proofgrid shell started at 1799864@micro12(local) jg_1767150_micro12_18
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1799865@micro12(local) jg_1767150_micro12_18
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1799866@micro12(local) jg_1767150_micro12_18
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1799867@micro12(local) jg_1767150_micro12_18
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1799868@micro12(local) jg_1767150_micro12_18
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1799869@micro12(local) jg_1767150_micro12_18
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1799870@micro12(local) jg_1767150_micro12_18
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.41 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.41 s)
0.0.Bm: Exited with Success (@ 0.41 s)
0.0.Mpcustom4: Exited with Success (@ 0.41 s)
0.0.Oh: Exited with Success (@ 0.41 s)
0.0.L: Exited with Success (@ 0.41 s)
0.0.B: Exited with Success (@ 0.41 s)
0.0.AM: Exited with Success (@ 0.41 s)
0.0.N: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.95 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.06        0.00       38.08 %
     Hp        0.11        0.03        0.00       22.81 %
     Ht        0.41        0.00        0.00        0.00 %
     Bm        0.41        0.00        0.00        0.00 %
    Mpcustom4        0.41        0.00        0.00        0.00 %
     Oh        0.40        0.00        0.00        0.00 %
      L        0.40        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.38        0.00        0.00        0.00 %
    all        0.34        0.01        0.00        2.95 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.03        0.09        0.00

    Data read    : 24.01 kiB
    Data written : 3.13 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.346 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 17
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 11
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 17 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 166 of 187 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 11
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1800271@micro12(local) jg_1767150_micro12_19
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_2:precondition1"	[0.00 s].
0.0.Hp: Proofgrid shell started at 1800272@micro12(local) jg_1767150_micro12_19
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_2:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_2:precondition1".
0: ProofGrid usable level: 9
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_2:precondition1"	[0.23 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 262144 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 262144 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.03 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.04 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Same_HPwrite_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: A trace with 7 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Same_HPwrite_read"	[0.03 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.04 s]
0.0.Ht: Proofgrid shell started at 1800303@micro12(local) jg_1767150_micro12_19
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1800304@micro12(local) jg_1767150_micro12_19
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1800305@micro12(local) jg_1767150_micro12_19
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1800306@micro12(local) jg_1767150_micro12_19
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1800307@micro12(local) jg_1767150_micro12_19
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1800308@micro12(local) jg_1767150_micro12_19
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1800309@micro12(local) jg_1767150_micro12_19
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.01 s]
0.0.Hp: Exited with Success (@ 0.25 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.25 s)
0.0.Bm: Exited with Success (@ 0.25 s)
0.0.Mpcustom4: Exited with Success (@ 0.25 s)
0.0.Oh: Exited with Success (@ 0.25 s)
0.0.L: Exited with Success (@ 0.25 s)
0.0.B: Exited with Success (@ 0.25 s)
0.0.AM: Exited with Success (@ 0.25 s)
0.0.N: Exited with Success (@ 0.25 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 5.06 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.06        0.00       37.06 %
     Hp        0.10        0.04        0.00       29.78 %
     Ht        0.25        0.00        0.00        0.00 %
     Bm        0.25        0.00        0.00        0.00 %
    Mpcustom4        0.24        0.00        0.00        0.00 %
     Oh        0.24        0.00        0.00        0.00 %
      L        0.24        0.00        0.00        0.00 %
      B        0.24        0.00        0.00        0.00 %
     AM        0.23        0.00        0.00        0.00 %
    all        0.21        0.01        0.00        5.06 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.89        0.10        0.00

    Data read    : 25.46 kiB
    Data written : 3.31 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 1 times for a total of 0.186 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 17
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 11
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 17 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 167 of 188 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 11
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1800796@micro12(local) jg_1767150_micro12_20
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1800795@micro12(local) jg_1767150_micro12_20
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Same_HPwrite_read:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 1 cycles in 0.22 s.
0: ProofGrid usable level: 7
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.25 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.28 s.
0: ProofGrid usable level: 5
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.30 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.30 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1073741824 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1073741824 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.02 s].
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.27 s]
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.Hp: A trace with 7 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Same_HPwrite_read" in 0.35 s.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Proofgrid shell started at 1800827@micro12(local) jg_1767150_micro12_20
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1800828@micro12(local) jg_1767150_micro12_20
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1800829@micro12(local) jg_1767150_micro12_20
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1800830@micro12(local) jg_1767150_micro12_20
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1800831@micro12(local) jg_1767150_micro12_20
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1800832@micro12(local) jg_1767150_micro12_20
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1800833@micro12(local) jg_1767150_micro12_20
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Same_HPwrite_read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Same_HPwrite_read"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.27 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.21 s]
0.0.Ht: Exited with Success (@ 0.27 s)
0.0.Bm: Exited with Success (@ 0.27 s)
0.0.Mpcustom4: Exited with Success (@ 0.27 s)
0.0.Oh: Exited with Success (@ 0.27 s)
0.0.B: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.27 s)
0.0.L: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.27 s)
0.0.L: Exited with Success (@ 0.27 s)
0.0.N: Exited with Success (@ 0.27 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.19 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.24        0.00       68.66 %
     Hp        0.09        0.26        0.00       74.08 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.26        0.00        0.00        0.00 %
    Mpcustom4        0.26        0.00        0.00        0.00 %
     Oh        0.26        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.25        0.00        0.00        0.00 %
     AM        0.23        0.00        0.00        0.00 %
    all        0.22        0.06        0.00       20.19 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.98        0.50        0.00

    Data read    : 28.62 kiB
    Data written : 3.29 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 1 times for a total of 0.211 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 17
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 11
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Same_HPwrite_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 166 of 177 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 10
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1802245@micro12(local) jg_1767150_micro12_21
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1802244@micro12(local) jg_1767150_micro12_21
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0: ProofGrid usable level: 9
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was proven unreachable in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.63 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.63 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.63 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 6
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.40 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.40 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.40 s].
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 1.38 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 1.71 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 1.71 s.
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.31 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.31 s].
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.06 s]
0.0.Hp: Trace Attempt  6	[0.05 s]
0.0.Hp: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 2.02 s.
0.0.Hp: All properties determined. [0.05 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.06 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.01 s]
0.0.Oh: Proofgrid shell started at 1802279@micro12(local) jg_1767150_micro12_21
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.15 s)
0.0.Mpcustom4: Proofgrid shell started at 1802278@micro12(local) jg_1767150_micro12_21
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1802277@micro12(local) jg_1767150_micro12_21
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.15 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.16 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1802276@micro12(local) jg_1767150_micro12_21
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.17 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1802281@micro12(local) jg_1767150_micro12_21
0.0.B: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.18 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1802280@micro12(local) jg_1767150_micro12_21
0.0.L: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.19 s)
0.0.AM: Proofgrid shell started at 1802282@micro12(local) jg_1767150_micro12_21
0.0.AM: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.20 s)
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.20 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 6.19 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.04        0.00       21.97 %
     Hp        0.13        0.05        0.00       28.21 %
     Ht        0.17        0.00        0.00        0.00 %
     Bm        0.15        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.18        0.00        0.00        0.00 %
      B        0.16        0.00        0.00        0.00 %
     AM        0.17        0.00        0.00        0.00 %
    all        0.15        0.01        0.00        6.19 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.39        0.09        0.00

    Data read    : 23.09 kiB
    Data written : 2.78 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 10
                  - unreachable               : 1 (10%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 9 (90%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 169 of 180 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 10
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1802697@micro12(local) jg_1767150_micro12_22
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1802696@micro12(local) jg_1767150_micro12_22
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.35 s.
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.40 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.45 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.48 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.48 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.52 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.52 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.07 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.07 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8388608 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.03 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.04 s]
0.0.Ht: Proofgrid shell started at 1802728@micro12(local) jg_1767150_micro12_22
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1802729@micro12(local) jg_1767150_micro12_22
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1802730@micro12(local) jg_1767150_micro12_22
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1802731@micro12(local) jg_1767150_micro12_22
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1802732@micro12(local) jg_1767150_micro12_22
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1802733@micro12(local) jg_1767150_micro12_22
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1802734@micro12(local) jg_1767150_micro12_22
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.50 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.50 s)
0.0.Bm: Exited with Success (@ 0.50 s)
0.0.Mpcustom4: Exited with Success (@ 0.50 s)
0.0.Oh: Exited with Success (@ 0.50 s)
0.0.L: Exited with Success (@ 0.50 s)
0.0.B: Exited with Success (@ 0.50 s)
0.0.AM: Exited with Success (@ 0.50 s)
0.0.N: Exited with Success (@ 0.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.48 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.02        0.00       13.26 %
     Hp        0.09        0.04        0.00       29.89 %
     Ht        0.50        0.00        0.00        0.00 %
     Bm        0.49        0.00        0.00        0.00 %
    Mpcustom4        0.49        0.00        0.00        0.00 %
     Oh        0.49        0.00        0.00        0.00 %
      L        0.49        0.00        0.00        0.00 %
      B        0.49        0.00        0.00        0.00 %
     AM        0.48        0.00        0.00        0.00 %
    all        0.40        0.01        0.00        1.48 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.62        0.05        0.00

    Data read    : 20.88 kiB
    Data written : 2.82 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 1 times for a total of 0.451 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 10
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 10 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 169 of 180 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 10
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1802989@micro12(local) jg_1767150_micro12_23
0.0.Hp: Proofgrid shell started at 1802990@micro12(local) jg_1767150_micro12_23
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.28 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.28 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.28 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.32 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 8
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.04 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.09 s.
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.Hp: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.09 s.
0.0.Hp: A trace with 3 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.14 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.09 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.09 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8388608 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.05 s]
0.0.Ht: Proofgrid shell started at 1803021@micro12(local) jg_1767150_micro12_23
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1803022@micro12(local) jg_1767150_micro12_23
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1803023@micro12(local) jg_1767150_micro12_23
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1803024@micro12(local) jg_1767150_micro12_23
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1803025@micro12(local) jg_1767150_micro12_23
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1803026@micro12(local) jg_1767150_micro12_23
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1803027@micro12(local) jg_1767150_micro12_23
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.35 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.35 s)
0.0.Bm: Exited with Success (@ 0.35 s)
0.0.Mpcustom4: Exited with Success (@ 0.35 s)
0.0.Oh: Exited with Success (@ 0.35 s)
0.0.L: Exited with Success (@ 0.35 s)
0.0.B: Exited with Success (@ 0.35 s)
0.0.AM: Exited with Success (@ 0.35 s)
0.0.N: Exited with Success (@ 0.35 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 3.63 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.06        0.00       18.51 %
     Hp        0.22        0.05        0.00       17.49 %
     Ht        0.35        0.00        0.00        0.00 %
     Bm        0.34        0.00        0.00        0.00 %
    Mpcustom4        0.33        0.00        0.00        0.00 %
     Oh        0.33        0.00        0.00        0.00 %
      L        0.32        0.00        0.00        0.00 %
      B        0.32        0.00        0.00        0.00 %
     AM        0.30        0.00        0.00        0.00 %
    all        0.31        0.01        0.00        3.63 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.77        0.10        0.00

    Data read    : 23.45 kiB
    Data written : 2.86 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 1 times for a total of 0.267 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 10
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 10 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 16 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 169 of 180 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 10
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1803236@micro12(local) jg_1767150_micro12_24
0.0.Hp: Proofgrid shell started at 1803237@micro12(local) jg_1767150_micro12_24
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.54 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.54 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.54 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.11 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.11 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.11 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 6
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.10 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.86 s.
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.Hp: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.86 s.
0.0.Hp: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.97 s.
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.22 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8388608 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8388608 was found for the property "Bridge_Top.chk_top.Read_after_write2:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.12 s].
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.70 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 1.20 s.
0: ProofGrid usable level: 0
0.0.Hp: All properties determined. [0.05 s]
0.0.Ht: Proofgrid shell started at 1803268@micro12(local) jg_1767150_micro12_24
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1803269@micro12(local) jg_1767150_micro12_24
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1803270@micro12(local) jg_1767150_micro12_24
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1803271@micro12(local) jg_1767150_micro12_24
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1803272@micro12(local) jg_1767150_micro12_24
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1803273@micro12(local) jg_1767150_micro12_24
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1803274@micro12(local) jg_1767150_micro12_24
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Exited with Success (@ 1.14 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.62 s]
0.0.Ht: Exited with Success (@ 1.14 s)
0.0.Bm: Exited with Success (@ 1.14 s)
0.0.Mpcustom4: Exited with Success (@ 1.14 s)
0.0.Oh: Exited with Success (@ 1.14 s)
0.0.L: Exited with Success (@ 1.14 s)
0.0.B: Exited with Success (@ 1.14 s)
0.0.AM: Exited with Success (@ 1.14 s)
0.0.N: Exited with Success (@ 1.14 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 13.70 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.25        0.65        0.00       72.43 %
     Hp        0.23        0.65        0.00       74.14 %
     Ht        1.14        0.00        0.00        0.00 %
     Bm        1.13        0.00        0.00        0.00 %
    Mpcustom4        1.11        0.00        0.00        0.00 %
     Oh        1.10        0.00        0.00        0.00 %
      L        1.09        0.00        0.00        0.00 %
      B        1.09        0.00        0.00        0.00 %
     AM        1.08        0.00        0.00        0.00 %
    all        0.91        0.14        0.00       13.70 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               8.22        1.30        0.00

    Data read    : 30.06 kiB
    Data written : 2.96 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 1.057 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 16
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 10
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 10 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1116)] top_sva.sv(56): 'burst_read' is already declared
[INFO (VERI-1967)] top_sva.sv(30): previous declaration of 'burst_read' is from here
[ERROR (VERI-1072)] top_sva.sv(147): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1116)] top_sva.sv(56): 'burst_read' is already declared
	[ERROR (VERI-1072)] top_sva.sv(147): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 17 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 178 of 207 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 11
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1804059@micro12(local) jg_1767150_micro12_25
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1804058@micro12(local) jg_1767150_micro12_25
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.27 s.
0: ProofGrid usable level: 9
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.31 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.35 s.
0: ProofGrid usable level: 7
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 524288 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 524288 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.39 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.39 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.39 s.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.42 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.32 s]
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.50 s.
0.0.Hp: All properties determined. [0.06 s]
0.0.Ht: Proofgrid shell started at 1804090@micro12(local) jg_1767150_micro12_25
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1804092@micro12(local) jg_1767150_micro12_25
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1804093@micro12(local) jg_1767150_micro12_25
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1804094@micro12(local) jg_1767150_micro12_25
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1804095@micro12(local) jg_1767150_micro12_25
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1804096@micro12(local) jg_1767150_micro12_25
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1804097@micro12(local) jg_1767150_micro12_25
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.32 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.32 s)
0.0.L: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.32 s)
0.0.Ht: Exited with Success (@ 0.32 s)
0.0.Mpcustom4: Exited with Success (@ 0.32 s)
0.0.Oh: Exited with Success (@ 0.32 s)
0.0.L: Exited with Success (@ 0.32 s)
0.0.N: All properties determined. [0.27 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.32 s)
0.0.AM: Exited with Success (@ 0.33 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.59 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.30        0.00       72.17 %
     Hp        0.09        0.31        0.00       77.69 %
     Ht        0.32        0.00        0.00        0.00 %
     Bm        0.31        0.00        0.00        0.00 %
    Mpcustom4        0.31        0.00        0.00        0.00 %
     Oh        0.31        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.30        0.00        0.00        0.00 %
     AM        0.30        0.00        0.00        0.00 %
    all        0.26        0.07        0.00       20.59 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.36        0.61        0.00

    Data read    : 26.22 kiB
    Data written : 2.81 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 1 times for a total of 0.265 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 17
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 11
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 18 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 187 of 222 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 12
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1805980@micro12(local) jg_1767150_micro12_26
0.0.Hp: Proofgrid shell started at 1805981@micro12(local) jg_1767150_micro12_26
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.20 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.22 s].
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.03 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.33 s.
0.0.Hp: Trace Attempt  3	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.33 s.
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.05 s]
0.0.Hp: Trace Attempt  5	[0.06 s]
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.08 s]
0.0.Hp: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.36 s.
0.0.Hp: Trace Attempt  7	[0.09 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.34 s]
0.0.Hp: Trace Attempt  8	[0.09 s]
0.0.Hp: A proof was found: No trace exists. [0.09 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.38 s.
0.0.Hp: All properties determined. [0.09 s]
0.0.Ht: Proofgrid shell started at 1806012@micro12(local) jg_1767150_micro12_26
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1806013@micro12(local) jg_1767150_micro12_26
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1806014@micro12(local) jg_1767150_micro12_26
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1806015@micro12(local) jg_1767150_micro12_26
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1806016@micro12(local) jg_1767150_micro12_26
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1806017@micro12(local) jg_1767150_micro12_26
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1806018@micro12(local) jg_1767150_micro12_26
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.05 s].
0.0.Hp: Exited with Success (@ 0.34 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.35 s)
0.0.Bm: Exited with Success (@ 0.35 s)
0.0.Mpcustom4: Exited with Success (@ 0.35 s)
0.0.L: Exited with Success (@ 0.35 s)
0.0.N: All properties determined. [0.31 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.35 s)
0.0.AM: Exited with Success (@ 0.35 s)
0.0.Oh: Exited with Success (@ 0.35 s)
0.0.N: Exited with Success (@ 0.35 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.66 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.34        0.00       73.54 %
     Hp        0.10        0.34        0.00       77.18 %
     Ht        0.34        0.00        0.00        0.00 %
     Bm        0.34        0.00        0.00        0.00 %
    Mpcustom4        0.34        0.00        0.00        0.00 %
     Oh        0.34        0.00        0.00        0.00 %
      L        0.34        0.00        0.00        0.00 %
      B        0.34        0.00        0.00        0.00 %
     AM        0.33        0.00        0.00        0.00 %
    all        0.29        0.08        0.00       20.66 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.60        0.68        0.00

    Data read    : 27.16 kiB
    Data written : 1.97 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.298 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 18
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(142): 'read_h' is not valid in an expression
[ERROR (VERI-1419)] top_sva.sv(142): illegal operand for operator &&
[ERROR (VERI-1072)] top_sva.sv(163): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(142): 'read_h' is not valid in an expression
	[ERROR (VERI-1419)] top_sva.sv(142): illegal operand for operator &&
	[ERROR (VERI-1072)] top_sva.sv(163): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 20 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 186 of 217 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 14
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1807156@micro12(local) jg_1767150_micro12_27
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1807155@micro12(local) jg_1767150_micro12_27
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.20 s.
0: ProofGrid usable level: 11
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.25 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.27 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.02 s].
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.33 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Proofgrid shell started at 1807187@micro12(local) jg_1767150_micro12_27
0.0.Bm: Proofgrid shell started at 1807188@micro12(local) jg_1767150_micro12_27
0.0.Mpcustom4: Proofgrid shell started at 1807189@micro12(local) jg_1767150_micro12_27
0.0.Oh: Proofgrid shell started at 1807190@micro12(local) jg_1767150_micro12_27
0.0.L: Proofgrid shell started at 1807191@micro12(local) jg_1767150_micro12_27
0.0.B: Proofgrid shell started at 1807192@micro12(local) jg_1767150_micro12_27
0.0.AM: Proofgrid shell started at 1807193@micro12(local) jg_1767150_micro12_27
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.36 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A trace with 5 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.39 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.34 s]
0.0.Hp: Trace Attempt  6	[0.07 s]
0.0.Hp: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.42 s.
0.0.Hp: Trace Attempt  7	[0.08 s]
0.0.Hp: Trace Attempt  8	[0.08 s]
0.0.Hp: All properties determined. [0.09 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.34 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.31 s]
0.0.Ht: All properties determined. [0.00 s]
0.0.Bm: All properties determined. [0.00 s]
0.0.Mpcustom4: All properties determined. [0.00 s]
0.0.AM: All properties determined. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.35 s)
0.0.Oh: All properties determined. [0.00 s]
0.0.L: All properties determined. [0.00 s]
0.0.B: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.35 s)
0.0.Ht: Exited with Success (@ 0.35 s)
0.0.Bm: Exited with Success (@ 0.35 s)
0.0.Oh: Exited with Success (@ 0.35 s)
0.0.B: Exited with Success (@ 0.35 s)
0.0.AM: Exited with Success (@ 0.35 s)
0.0.L: Exited with Success (@ 0.35 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.44 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.32        0.00       73.15 %
     Hp        0.09        0.34        0.00       78.55 %
     Ht        0.34        0.00        0.00        0.00 %
     Bm        0.34        0.00        0.00        0.00 %
    Mpcustom4        0.34        0.00        0.00        0.00 %
     Oh        0.34        0.00        0.00        0.00 %
      L        0.34        0.00        0.00        0.00 %
      B        0.33        0.00        0.00        0.00 %
     AM        0.32        0.00        0.00        0.00 %
    all        0.28        0.07        0.00       20.44 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.56        0.66        0.00

    Data read    : 29.37 kiB
    Data written : 5.56 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.311 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 20
                 assertions                   : 7
                  - proven                    : 5 (71.4286%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (28.5714%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 20 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 193 of 223 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 14
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1807782@micro12(local) jg_1767150_micro12_28
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.30 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.30 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.33 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0: ProofGrid usable level: 12
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0: ProofGrid usable level: 11
0.0.Hp: Proofgrid shell started at 1807783@micro12(local) jg_1767150_micro12_28
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_7:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0: ProofGrid usable level: 6
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.05 s.
0.0.Ht: Proofgrid shell started at 1807814@micro12(local) jg_1767150_micro12_28
0.0.Bm: Proofgrid shell started at 1807815@micro12(local) jg_1767150_micro12_28
0.0.Mpcustom4: Proofgrid shell started at 1807816@micro12(local) jg_1767150_micro12_28
0.0.Oh: Proofgrid shell started at 1807817@micro12(local) jg_1767150_micro12_28
0.0.L: Proofgrid shell started at 1807818@micro12(local) jg_1767150_micro12_28
0.0.B: Proofgrid shell started at 1807819@micro12(local) jg_1767150_micro12_28
0.0.AM: Proofgrid shell started at 1807820@micro12(local) jg_1767150_micro12_28
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.04 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.09 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.09 s.
0.0.Hp: Trace Attempt  4	[0.03 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: A trace with 5 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.13 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52 s]
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Hp: All properties determined. [0.08 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.17 s]
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.52 s)
0: ProofGrid usable level: 0
0.0.B: All properties determined. [0.17 s]
0.0.AM: All properties determined. [0.17 s]
0.0.N: All properties determined. [0.17 s]
0.0.Bm: All properties determined. [0.17 s]
0.0.Mpcustom4: Exited with Success (@ 0.52 s)
0.0.Oh: All properties determined. [0.17 s]
0.0.L: All properties determined. [0.17 s]
0.0.B: Exited with Success (@ 0.52 s)
0.0.Ht: All properties determined. [0.17 s]
0.0.L: Exited with Success (@ 0.52 s)
0.0.Oh: Exited with Success (@ 0.52 s)
0.0.AM: Exited with Success (@ 0.52 s)
0.0.N: Exited with Success (@ 0.52 s)
0.0.Bm: Exited with Success (@ 0.52 s)
0.0.Ht: Exited with Success (@ 0.53 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 27.99 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.52        0.00       81.95 %
     Hp        0.12        0.49        0.00       80.47 %
     Ht        0.35        0.00        0.00        0.00 %
     Bm        0.35        0.00        0.00        0.00 %
    Mpcustom4        0.34        0.00        0.00        0.00 %
     Oh        0.34        0.00        0.00        0.00 %
      L        0.34        0.00        0.00        0.00 %
      B        0.33        0.00        0.00        0.00 %
     AM        0.31        0.00        0.00        0.00 %
    all        0.29        0.11        0.00       27.99 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.60        1.01        0.00

    Data read    : 32.61 kiB
    Data written : 5.76 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.455 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 20
                 assertions                   : 7
                  - proven                    : 5 (71.4286%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (28.5714%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Read_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Read_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 20 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 196 of 226 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 14
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1808120@micro12(local) jg_1767150_micro12_29
0.0.Hp: Proofgrid shell started at 1808121@micro12(local) jg_1767150_micro12_29
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 1 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.29 s.
0: ProofGrid usable level: 12
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1048576 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1048576 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.37 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.42 s.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.46 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 3 cycles in 0.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.50 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.55 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.59 s.
0.0.Ht: Proofgrid shell started at 1808152@micro12(local) jg_1767150_micro12_29
0.0.Bm: Proofgrid shell started at 1808153@micro12(local) jg_1767150_micro12_29
0.0.Mpcustom4: Proofgrid shell started at 1808154@micro12(local) jg_1767150_micro12_29
0.0.Oh: Proofgrid shell started at 1808155@micro12(local) jg_1767150_micro12_29
0.0.L: Proofgrid shell started at 1808157@micro12(local) jg_1767150_micro12_29
0.0.B: Proofgrid shell started at 1808158@micro12(local) jg_1767150_micro12_29
0.0.AM: Proofgrid shell started at 1808159@micro12(local) jg_1767150_micro12_29
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: Trace Attempt  5	[0.09 s]
0.0.Hp: A trace with 5 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.64 s.
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.68 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.54 s]
0.0.Hp: Trace Attempt  6	[0.11 s]
0.0.Hp: A trace with 6 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.68 s.
0.0.Hp: Trace Attempt  7	[0.12 s]
0.0.Hp: Trace Attempt  8	[0.12 s]
0.0.Hp: All properties determined. [0.13 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.54 s)
0: ProofGrid usable level: 0
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.00 s]
0.0.Ht: All properties determined. [0.00 s]
0.0.Bm: All properties determined. [0.00 s]
0.0.Mpcustom4: All properties determined. [0.00 s]
0.0.Oh: All properties determined. [0.00 s]
0.0.L: Exited with Success (@ 0.54 s)
0.0.N: Exited with Success (@ 0.54 s)
0.0.Bm: Exited with Success (@ 0.54 s)
0.0.B: All properties determined. [0.00 s]
0.0.AM: All properties determined. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.54 s)
0.0.Ht: Exited with Success (@ 0.54 s)
0.0.Oh: Exited with Success (@ 0.54 s)
0.0.AM: Exited with Success (@ 0.54 s)
0.0.B: Exited with Success (@ 0.54 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.71 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.51        0.00       76.24 %
     Hp        0.15        0.52        0.00       77.89 %
     Ht        0.53        0.00        0.00        0.00 %
     Bm        0.53        0.00        0.00        0.00 %
    Mpcustom4        0.53        0.00        0.00        0.00 %
     Oh        0.52        0.00        0.00        0.00 %
      L        0.52        0.00        0.00        0.00 %
      B        0.50        0.00        0.00        0.00 %
     AM        0.49        0.00        0.00        0.00 %
    all        0.44        0.11        0.00       20.71 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.94        1.03        0.00

    Data read    : 32.90 kiB
    Data written : 5.66 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.472 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 20
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(34): syntax error near 'endproperty'
[ERROR (VERI-2344)] top_sva.sv(34): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
[ERROR (VERI-1586)] top_sva.sv(33): number of ticks for $past must be 1 or greater
[ERROR (VERI-1072)] top_sva.sv(162): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(34): syntax error near 'endproperty'
	[ERROR (VERI-2344)] top_sva.sv(34): SystemVerilog 2009 keyword 'endproperty' used in incorrect context
	[ERROR (VERI-1586)] top_sva.sv(33): number of ticks for $past must be 1 or greater
	[ERROR (VERI-1072)] top_sva.sv(162): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1586)] top_sva.sv(33): number of ticks for $past must be 1 or greater
[ERROR (VERI-1072)] top_sva.sv(162): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1586)] top_sva.sv(33): number of ticks for $past must be 1 or greater
	[ERROR (VERI-1072)] top_sva.sv(162): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 19 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 199 of 235 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 11
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1821272@micro12(local) jg_1767150_micro12_30
0.0.Hp: Proofgrid shell started at 1821273@micro12(local) jg_1767150_micro12_30
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 3 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 3 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.25 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.25 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.31 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.31 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.31 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0: ProofGrid usable level: 7
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.05 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.08 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.Hp: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.08 s.
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  9	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.04 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top.Read_Pwrite" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.09 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.07 s]
0.0.N: All properties determined. [0.01 s]
0.0.Hp: Exited with Success (@ 0.15 s)
0: ProofGrid usable level: 0
0.0.Ht: Proofgrid shell started at 1821304@micro12(local) jg_1767150_micro12_30
0.0.Ht: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.15 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.16 s)
0.0.B: Proofgrid shell started at 1821309@micro12(local) jg_1767150_micro12_30
0.0.B: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1821305@micro12(local) jg_1767150_micro12_30
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1821306@micro12(local) jg_1767150_micro12_30
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1821308@micro12(local) jg_1767150_micro12_30
0.0.L: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1821307@micro12(local) jg_1767150_micro12_30
0.0.Oh: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1821310@micro12(local) jg_1767150_micro12_30
0.0.AM: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.18 s)
0.0.Mpcustom4: Exited with Success (@ 0.18 s)
0.0.Oh: Exited with Success (@ 0.18 s)
0.0.L: Exited with Success (@ 0.18 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.18 s)
0.0.B: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 8.86 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        0.07        0.00       20.43 %
     Hp        0.13        0.07        0.00       33.97 %
     Ht        0.15        0.00        0.00        0.00 %
     Bm        0.16        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
      B        0.14        0.00        0.00        0.00 %
     AM        0.12        0.00        0.00        0.00 %
    all        0.16        0.02        0.00        8.86 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.40        0.14        0.00

    Data read    : 27.11 kiB
    Data written : 4.45 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 19
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(41): 'burst_read_Hreadyin_1' is not declared
[WARN (VERI-1763)] top_sva.sv(41): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1128)] top_sva.sv(47): 'burst_read_Hreadyin_2' is not declared
[WARN (VERI-1763)] top_sva.sv(47): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(168): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(41): 'burst_read_Hreadyin_1' is not declared
	[ERROR (VERI-1128)] top_sva.sv(47): 'burst_read_Hreadyin_2' is not declared
	[ERROR (VERI-1072)] top_sva.sv(168): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 22 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 217 of 250 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 4 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 15
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1822213@micro12(local) jg_1767150_micro12_31
0.0.N: Proofgrid shell started at 1822212@micro12(local) jg_1767150_micro12_31
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 1.05 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 1.05 s.
0: ProofGrid usable level: 14
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 1.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 1.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 1.22 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 1.41 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 1.48 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4194304 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4194304 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.17 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0: ProofGrid usable level: 8
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4194304 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 1s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0: ProofGrid usable level: 6
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.25 s].
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 1.98 s.
0.0.Hp: Trace Attempt  3	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 1.98 s.
0.0.Hp: Job connection closed, grace period 600s
0.0.Hp: Trace Attempt  4	[0.06 s]
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.Hp: A trace with 5 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 2.19 s.
0.0.Hp: Trace Attempt  6	[0.10 s]
0.0.Hp: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 2.40 s.
0.0.Hp: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 2.58 s.
0.0.Hp: Trace Attempt  7	[0.12 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.77 s]
0.0.Hp: Trace Attempt  8	[0.12 s]
0.0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 2.58 s.
0.0.Hp: All properties determined. [0.13 s]
0.0.Ht: Proofgrid shell started at 1822244@micro12(local) jg_1767150_micro12_31
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1822245@micro12(local) jg_1767150_micro12_31
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1822246@micro12(local) jg_1767150_micro12_31
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1822247@micro12(local) jg_1767150_micro12_31
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1822248@micro12(local) jg_1767150_micro12_31
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1822249@micro12(local) jg_1767150_micro12_31
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1822250@micro12(local) jg_1767150_micro12_31
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.Hp: Connection failure (write), message was 'Broken pipe'
0.0.Hp: Exited with Success (@ 1.77 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 1.77 s)
0.0.B: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 1.77 s)
0.0.N: All properties determined. [0.51 s]
0.0.Ht: Exited with Success (@ 1.77 s)
0.0.Bm: Exited with Success (@ 1.77 s)
0.0.Oh: Exited with Success (@ 1.77 s)
0.0.B: Exited with Success (@ 1.77 s)
0.0.N: Exited with Success (@ 1.77 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 1.77 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.42 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.29        1.73        0.00       85.45 %
     Hp        0.24        1.74        0.00       87.84 %
     Ht        1.77        0.00        0.00        0.00 %
     Bm        1.76        0.00        0.00        0.00 %
    Mpcustom4        1.75        0.00        0.00        0.00 %
     Oh        1.74        0.00        0.00        0.00 %
      L        1.73        0.00        0.00        0.00 %
      B        1.73        0.00        0.00        0.00 %
     AM        1.72        0.00        0.00        0.00 %
    all        1.41        0.39        0.00       21.42 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
              12.73        3.47        0.00

    Data read    : 32.68 kiB
    Data written : 1.79 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 1.711 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 22
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 15
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 15 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 22 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 216 of 249 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 4 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 15
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1822560@micro12(local) jg_1767150_micro12_32
0.0.N: Proofgrid shell started at 1822559@micro12(local) jg_1767150_micro12_32
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4194304 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4194304 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 3 cycles in 0.46 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.46 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.46 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.46 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.54 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.54 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 11
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4194304 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4194304 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0: ProofGrid usable level: 8
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.11 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16777216 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16777216 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.10 s].
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.10 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.34 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top.Read_after_write1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.35 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  6	[0.08 s]
0.0.Hp: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.46 s.
0: ProofGrid usable level: 2
0.0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.61 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.02 s]
0.0.Hp: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.61 s.
0.0.Hp: All properties determined. [0.11 s]
0.0.Ht: Proofgrid shell started at 1822591@micro12(local) jg_1767150_micro12_32
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1822592@micro12(local) jg_1767150_micro12_32
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1822593@micro12(local) jg_1767150_micro12_32
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1822594@micro12(local) jg_1767150_micro12_32
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1822595@micro12(local) jg_1767150_micro12_32
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1822596@micro12(local) jg_1767150_micro12_32
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1822597@micro12(local) jg_1767150_micro12_32
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.26 s].
0.0.Hp: Exited with Success (@ 1.02 s)
0: ProofGrid usable level: 0
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.97 s]
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 1.03 s)
0.0.Mpcustom4: Exited with Success (@ 1.03 s)
0.0.Oh: Exited with Success (@ 1.03 s)
0.0.L: Exited with Success (@ 1.03 s)
0.0.B: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 1.03 s)
0.0.Ht: Exited with Success (@ 1.03 s)
0.0.B: Exited with Success (@ 1.03 s)
0.0.N: Exited with Success (@ 1.03 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.25 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        1.01        0.00       83.49 %
     Hp        0.17        1.00        0.00       85.31 %
     Ht        1.02        0.00        0.00        0.00 %
     Bm        1.02        0.00        0.00        0.00 %
    Mpcustom4        1.01        0.00        0.00        0.00 %
     Oh        1.01        0.00        0.00        0.00 %
      L        1.01        0.00        0.00        0.00 %
      B        1.00        0.00        0.00        0.00 %
     AM        1.00        0.00        0.00        0.00 %
    all        0.83        0.22        0.00       21.25 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               7.45        2.01        0.00

    Data read    : 25.25 kiB
    Data written : 2.05 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.956 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 22
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 15
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 15 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(64): syntax error near '##'
[ERROR (VERI-1137)] top_sva.sv(64): syntax error near ')'
[ERROR (VERI-1137)] top_sva.sv(69): syntax error near 'property'
[ERROR (VERI-2344)] top_sva.sv(69): SystemVerilog 2009 keyword 'property' used in incorrect context
[ERROR (VERI-1128)] top_sva.sv(73): 'burst_read_Hwrite' is not declared
[WARN (VERI-1763)] top_sva.sv(73): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(168): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(64): syntax error near '##'
	[ERROR (VERI-1137)] top_sva.sv(64): syntax error near ')'
	[ERROR (VERI-1137)] top_sva.sv(69): syntax error near 'property'
	[ERROR (VERI-2344)] top_sva.sv(69): SystemVerilog 2009 keyword 'property' used in incorrect context
	[ERROR (VERI-1128)] top_sva.sv(73): 'burst_read_Hwrite' is not declared
	[ERROR (VERI-1072)] top_sva.sv(168): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 23 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 226 of 259 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 15
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1824180@micro12(local) jg_1767150_micro12_33
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Proofgrid shell started at 1824181@micro12(local) jg_1767150_micro12_33
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.21 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.21 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.25 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.25 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0: ProofGrid usable level: 11
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.04 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_6:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_9:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_9:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_9:precondition1"	[0.04 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.08 s.
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: Trace Attempt  6	[0.06 s]
0.0.Hp: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.12 s.
0.0.Hp: Trace Attempt  7	[0.07 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.27 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 7 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.12 s.
0.0.Hp: All properties determined. [0.07 s]
0.0.Ht: Proofgrid shell started at 1824212@micro12(local) jg_1767150_micro12_33
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1824213@micro12(local) jg_1767150_micro12_33
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1824214@micro12(local) jg_1767150_micro12_33
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1824215@micro12(local) jg_1767150_micro12_33
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1824216@micro12(local) jg_1767150_micro12_33
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1824217@micro12(local) jg_1767150_micro12_33
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1824218@micro12(local) jg_1767150_micro12_33
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.09 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.43 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.21 s]
0.0.Ht: Exited with Success (@ 0.43 s)
0.0.Bm: Exited with Success (@ 0.43 s)
0.0.Mpcustom4: Exited with Success (@ 0.43 s)
0.0.Oh: Exited with Success (@ 0.43 s)
0.0.L: Exited with Success (@ 0.43 s)
0.0.B: Exited with Success (@ 0.43 s)
0.0.AM: Exited with Success (@ 0.43 s)
0.0.N: Exited with Success (@ 0.43 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 13.56 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.26        0.00       67.59 %
     Hp        0.11        0.24        0.00       69.29 %
     Ht        0.43        0.00        0.00        0.00 %
     Bm        0.43        0.00        0.00        0.00 %
    Mpcustom4        0.42        0.00        0.00        0.00 %
     Oh        0.42        0.00        0.00        0.00 %
      L        0.42        0.00        0.00        0.00 %
      B        0.42        0.00        0.00        0.00 %
     AM        0.41        0.00        0.00        0.00 %
    all        0.35        0.06        0.00       13.56 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.18        0.50        0.00

    Data read    : 30.72 kiB
    Data written : 3.89 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.371 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 23
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 16
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 16 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 23 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 226 of 259 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 15
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1824489@micro12(local) jg_1767150_micro12_34
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 3 cycles in 0.18 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.18 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.18 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.18 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.18 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.21 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.21 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0: ProofGrid usable level: 11
0.0.Hp: Proofgrid shell started at 1824490@micro12(local) jg_1767150_micro12_34
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 33554432 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 33554432 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.03 s].
0: ProofGrid usable level: 8
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.05 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_6:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.04 s.
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_6:precondition1"	[0.07 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.07 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.07 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.08 s.
0.0.Hp: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  4	[0.04 s]
0.0.Hp: Trace Attempt  5	[0.05 s]
0.0.Hp: Trace Attempt  6	[0.07 s]
0.0.Hp: A proof was found: No trace exists. [0.08 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.11 s.
0.0.Hp: Trace Attempt  7	[0.08 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.22 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 7 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.11 s.
0.0.Hp: All properties determined. [0.08 s]
0.0.Ht: Proofgrid shell started at 1824521@micro12(local) jg_1767150_micro12_34
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1824522@micro12(local) jg_1767150_micro12_34
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1824523@micro12(local) jg_1767150_micro12_34
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1824524@micro12(local) jg_1767150_micro12_34
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1824525@micro12(local) jg_1767150_micro12_34
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1824526@micro12(local) jg_1767150_micro12_34
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1824527@micro12(local) jg_1767150_micro12_34
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.38 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.17 s]
0.0.Ht: Exited with Success (@ 0.38 s)
0.0.Bm: Exited with Success (@ 0.38 s)
0.0.Mpcustom4: Exited with Success (@ 0.38 s)
0.0.Oh: Exited with Success (@ 0.38 s)
0.0.L: Exited with Success (@ 0.38 s)
0.0.B: Exited with Success (@ 0.38 s)
0.0.AM: Exited with Success (@ 0.38 s)
0.0.N: Exited with Success (@ 0.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 13.22 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.22        0.00       69.69 %
     Hp        0.10        0.20        0.00       66.26 %
     Ht        0.38        0.00        0.00        0.00 %
     Bm        0.37        0.00        0.00        0.00 %
    Mpcustom4        0.37        0.00        0.00        0.00 %
     Oh        0.37        0.00        0.00        0.00 %
      L        0.36        0.00        0.00        0.00 %
      B        0.35        0.00        0.00        0.00 %
     AM        0.34        0.00        0.00        0.00 %
    all        0.30        0.05        0.00       13.22 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.74        0.42        0.00

    Data read    : 29.07 kiB
    Data written : 3.42 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.322 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 23
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 16
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 16 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(51): 'read_h' is not valid in an expression
[ERROR (VERI-1130)] top_sva.sv(51): 'read_h' is not valid in an expression
[ERROR (VERI-1072)] top_sva.sv(180): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(51): 'read_h' is not valid in an expression
	[ERROR (VERI-1130)] top_sva.sv(51): 'read_h' is not valid in an expression
	[ERROR (VERI-1072)] top_sva.sv(180): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 24 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 234 of 267 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 16
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1825611@micro12(local) jg_1767150_micro12_35
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.18 s.
0: ProofGrid usable level: 15
0.0.N: Proofgrid shell started at 1825610@micro12(local) jg_1767150_micro12_35
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.21 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.23 s.
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.26 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.02 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.02 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 67108864 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 67108864 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.04 s].
0.0.Ht: Proofgrid shell started at 1825642@micro12(local) jg_1767150_micro12_35
0.0.Bm: Proofgrid shell started at 1825643@micro12(local) jg_1767150_micro12_35
0.0.Mpcustom4: Proofgrid shell started at 1825644@micro12(local) jg_1767150_micro12_35
0.0.Oh: Proofgrid shell started at 1825645@micro12(local) jg_1767150_micro12_35
0.0.L: Proofgrid shell started at 1825646@micro12(local) jg_1767150_micro12_35
0.0.B: Proofgrid shell started at 1825647@micro12(local) jg_1767150_micro12_35
0.0.AM: Proofgrid shell started at 1825648@micro12(local) jg_1767150_micro12_35
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.38 s.
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.Hp: Trace Attempt  4	[0.06 s]
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.Hp: Trace Attempt  6	[0.11 s]
0.0.Hp: A trace with 6 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.38 s.
0.0.Hp: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.41 s.
0.0.Hp: Trace Attempt  7	[0.14 s]
0.0.Hp: A trace with 7 cycles was found. [0.14 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.41 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.32 s]
0.0.Hp: Trace Attempt  8	[0.15 s]
0.0.Hp: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.45 s.
0.0.Hp: All properties determined. [0.16 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  7	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.32 s)
0: ProofGrid usable level: 0
0.0.L: All properties determined. [0.10 s]
0.0.AM: All properties determined. [0.10 s]
0.0.N: All properties determined. [0.10 s]
0.0.Ht: All properties determined. [0.10 s]
0.0.Bm: All properties determined. [0.10 s]
0.0.Mpcustom4: All properties determined. [0.10 s]
0.0.Oh: All properties determined. [0.10 s]
0.0.B: All properties determined. [0.10 s]
0.0.Ht: Exited with Success (@ 0.32 s)
0.0.Bm: Exited with Success (@ 0.32 s)
0.0.Mpcustom4: Exited with Success (@ 0.32 s)
0.0.L: Exited with Success (@ 0.32 s)
0.0.AM: Exited with Success (@ 0.32 s)
0.0.N: Exited with Success (@ 0.32 s)
0.0.B: Exited with Success (@ 0.32 s)
0.0.Oh: Exited with Success (@ 0.32 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 26.17 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.28        0.00       68.66 %
     Hp        0.09        0.31        0.00       77.91 %
     Ht        0.21        0.00        0.00        0.00 %
     Bm        0.21        0.00        0.00        0.00 %
    Mpcustom4        0.21        0.00        0.00        0.00 %
     Oh        0.21        0.00        0.00        0.00 %
      L        0.21        0.00        0.00        0.00 %
      B        0.20        0.00        0.00        0.00 %
     AM        0.20        0.00        0.00        0.00 %
    all        0.19        0.07        0.00       26.17 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.67        0.59        0.00

    Data read    : 33.49 kiB
    Data written : 3.84 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.272 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 24
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 17
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 17 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 24 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 235 of 268 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 16
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1825951@micro12(local) jg_1767150_micro12_36
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid usable level: 15
0.0.N: Proofgrid shell started at 1825950@micro12(local) jg_1767150_micro12_36
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 2 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.22 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.25 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.27 s.
0: ProofGrid usable level: 11
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.06 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.06 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.39 s.
0.0.Hp: Trace Attempt  3	[0.04 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.39 s.
0.0.Hp: Trace Attempt  4	[0.06 s]
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.Hp: Trace Attempt  6	[0.10 s]
0.0.Hp: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.46 s.
0.0.Hp: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.52 s.
0.0.Hp: Trace Attempt  7	[0.13 s]
0.0.Hp: A trace with 7 cycles was found. [0.13 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 7 cycles was found for the property "Bridge_Top.chk_top.Write_Pwrite" in 0.52 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.37 s]
0.0.Hp: Trace Attempt  8	[0.15 s]
0.0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.58 s.
0.0.Hp: All properties determined. [0.15 s]
0.0.Ht: Proofgrid shell started at 1825982@micro12(local) jg_1767150_micro12_36
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1825983@micro12(local) jg_1767150_micro12_36
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1825984@micro12(local) jg_1767150_micro12_36
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1825985@micro12(local) jg_1767150_micro12_36
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1825986@micro12(local) jg_1767150_micro12_36
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1825987@micro12(local) jg_1767150_micro12_36
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1825988@micro12(local) jg_1767150_micro12_36
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.37 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: All properties determined. [0.14 s]
0.0.AM: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.37 s)
0.0.L: Exited with Success (@ 0.37 s)
0.0.AM: Exited with Success (@ 0.37 s)
0.0.N: Exited with Success (@ 0.37 s)
0.0.Mpcustom4: Exited with Success (@ 0.37 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.37 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.37 s)
0.0.Bm: Exited with Success (@ 0.38 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.44 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.34        0.00       72.77 %
     Hp        0.09        0.37        0.00       80.37 %
     Ht        0.37        0.00        0.00        0.00 %
     Bm        0.37        0.00        0.00        0.00 %
    Mpcustom4        0.37        0.00        0.00        0.00 %
     Oh        0.36        0.00        0.00        0.00 %
      L        0.36        0.00        0.00        0.00 %
      B        0.36        0.00        0.00        0.00 %
     AM        0.34        0.00        0.00        0.00 %
    all        0.30        0.08        0.00       20.44 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.74        0.70        0.00

    Data read    : 33.41 kiB
    Data written : 2.09 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 2 times for a total of 0.328 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 24
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 17
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 17 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.Write_Pwrite -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.Write_Pwrite".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 24 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 234 of 267 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Read_data_transfer" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Paddr" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.Reset_check_Penable" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.N: Proof Simplification Iteration 7	[0.00 s]
0.0.N: Proof Simplification Iteration 8	[0.00 s]
0.0.N: Proof Simplification Iteration 9	[0.00 s]
0.0.N: Proof Simplification Iteration 10	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 16
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1826287@micro12(local) jg_1767150_micro12_37
0.0.N: Proofgrid shell started at 1826286@micro12(local) jg_1767150_micro12_37
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_3:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_3:precondition1" in 0.02 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_Pwrite:precondition1" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_3:precondition1" was covered in 3 cycles in 0.66 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_11:precondition1" was covered in 3 cycles in 0.66 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Paddr:precondition1" was covered in 1 cycles in 0.66 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_data_transfer:precondition1" was covered in 3 cycles in 0.66 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_Pwrite:precondition1" was covered in 3 cycles in 0.66 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Reset_check_Penable:precondition1" was covered in 1 cycles in 0.66 s by the incidental trace "Bridge_Top.chk_top._assume_3:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_3:precondition1"	[0.79 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite:precondition1"	[0.79 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_4:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_4:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_4:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Write_Pwrite:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_4:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_4:precondition1"	[0.13 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_5:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 536870912 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 536870912 was found for the property "Bridge_Top.chk_top._assume_5:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_5:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_6:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_12:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top._assume_5:precondition1".
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_5:precondition1"	[0.17 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_7:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top._assume_8:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.00 s].
0: ProofGrid usable level: 7
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_7:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top._assume_8:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 134217728 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 134217728 was found for the property "Bridge_Top.chk_top.Read_after_write1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_7:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top._assume_8:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write1:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_7:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top._assume_8:precondition1"	[0.17 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1:precondition1"	[0.17 s].
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_9:precondition1" was covered in 2 cycles in 0.47 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top._assume_10:precondition1" was covered in 2 cycles in 0.47 s.
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_after_write2" was proven in 0.75 s.
0.0.Hp: Trace Attempt  3	[0.04 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Write_Pwrite" was proven in 0.75 s.
0.0.Hp: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.Read_after_write1" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write1"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.07 s]
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 1s. The amount of pending traces decreased.
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A trace with 6 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.Read_after_write2:precondition1" was covered in 6 cycles in 0.00 s.
0: ProofGrid usable level: 1
0.0.Hp: Job connection closed, grace period 600s
0.0.Hp: Connection failure (write), message was 'Broken pipe'
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.15 s]
0.0.Hp: Trace Attempt  6	[0.09 s]
0.0.Hp: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.Read_Pwrite" was proven in 0.83 s.
0.0.Hp: All properties determined. [0.10 s]
0.0.Ht: Proofgrid shell started at 1826318@micro12(local) jg_1767150_micro12_37
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1826319@micro12(local) jg_1767150_micro12_37
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1826320@micro12(local) jg_1767150_micro12_37
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1826321@micro12(local) jg_1767150_micro12_37
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1826322@micro12(local) jg_1767150_micro12_37
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1826323@micro12(local) jg_1767150_micro12_37
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1826324@micro12(local) jg_1767150_micro12_37
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_after_write2:precondition1"	[0.08 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.Read_Pwrite"	[0.00 s].
0.0.Hp: Exited with Success (@ 1.15 s)
0: ProofGrid usable level: 0
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 1.15 s)
0.0.Oh: Exited with Success (@ 1.15 s)
0.0.L: Exited with Success (@ 1.15 s)
0.0.B: Exited with Success (@ 1.15 s)
0.0.AM: Exited with Success (@ 1.15 s)
0.0.Ht: Exited with Success (@ 1.15 s)
0.0.Bm: Exited with Success (@ 1.15 s)
0.0.N: All properties determined. [1.05 s]
0.0.N: Exited with Success (@ 1.16 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.03 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.27        1.12        0.00       80.71 %
     Hp        0.23        1.11        0.00       82.95 %
     Ht        1.15        0.00        0.00        0.00 %
     Bm        1.14        0.00        0.00        0.00 %
    Mpcustom4        1.13        0.00        0.00        0.00 %
     Oh        1.13        0.00        0.00        0.00 %
      L        1.12        0.00        0.00        0.00 %
      B        1.11        0.00        0.00        0.00 %
     AM        1.10        0.00        0.00        0.00 %
    all        0.93        0.25        0.00       21.03 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               8.38        2.23        0.00

    Data read    : 31.33 kiB
    Data written : 3.62 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 1 times for a total of 1.047 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 24
                 assertions                   : 7
                  - proven                    : 7 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 17
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 17 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.529 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
