#ifndef __ACPU_HW_EXP_IRQ_REG_OFFSET_H__
#define __ACPU_HW_EXP_IRQ_REG_OFFSET_H__ 
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ_SET_REG (SOC_ACPU_FCM_GIC_HW_SPI0_BASE_ADDR + 0x0)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ_CLR_REG (SOC_ACPU_FCM_GIC_HW_SPI0_BASE_ADDR + 0x4)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ_STAT_REG (SOC_ACPU_FCM_GIC_HW_SPI0_BASE_ADDR + 0x8)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ_SET_P_REG (SOC_ACPU_FCM_GIC_HW_SPI0_BASE_ADDR + 0xC)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ_CFG_REG (SOC_ACPU_FCM_GIC_HW_SPI0_BASE_ADDR + 0x100)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ1_SET_REG (SOC_ACPU_FCM_GIC_HW_SPI1_BASE_ADDR + 0x0)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ1_CLR_REG (SOC_ACPU_FCM_GIC_HW_SPI1_BASE_ADDR + 0x4)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ1_STAT_REG (SOC_ACPU_FCM_GIC_HW_SPI1_BASE_ADDR + 0x8)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ1_SET_P_REG (SOC_ACPU_FCM_GIC_HW_SPI1_BASE_ADDR + 0xC)
#define SOC_ACPU_HW_EXP_IRQ_ACPU_HW_EXP_IRQ1_CFG_REG (SOC_ACPU_FCM_GIC_HW_SPI1_BASE_ADDR + 0x100)
#endif
