/**
 * \file IfxTrif_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_TRIF/V0.2.1.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Trif_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Trif_Registers
 * 
 */
#ifndef IFXTRIF_BF_H
#define IFXTRIF_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Trif_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_TRIF_TFIFREAD_Bits.TFIFREAD */
#define IFX_TRIF_TFIFREAD_TFIFREAD_LEN (32u)

/** \brief Mask for Ifx_TRIF_TFIFREAD_Bits.TFIFREAD */
#define IFX_TRIF_TFIFREAD_TFIFREAD_MSK (0xffffffffu)

/** \brief Offset for Ifx_TRIF_TFIFREAD_Bits.TFIFREAD */
#define IFX_TRIF_TFIFREAD_TFIFREAD_OFF (0u)

/** \brief Length for Ifx_TRIF_CLC_Bits.DISR */
#define IFX_TRIF_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_TRIF_CLC_Bits.DISR */
#define IFX_TRIF_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CLC_Bits.DISR */
#define IFX_TRIF_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_TRIF_CLC_Bits.DISS */
#define IFX_TRIF_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_TRIF_CLC_Bits.DISS */
#define IFX_TRIF_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CLC_Bits.DISS */
#define IFX_TRIF_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_TRIF_CLC_Bits.EDIS */
#define IFX_TRIF_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_TRIF_CLC_Bits.EDIS */
#define IFX_TRIF_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CLC_Bits.EDIS */
#define IFX_TRIF_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_TRIF_ID_Bits.MOD_REV */
#define IFX_TRIF_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_TRIF_ID_Bits.MOD_REV */
#define IFX_TRIF_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_TRIF_ID_Bits.MOD_REV */
#define IFX_TRIF_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_TRIF_ID_Bits.MOD_TYPE */
#define IFX_TRIF_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_TRIF_ID_Bits.MOD_TYPE */
#define IFX_TRIF_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_TRIF_ID_Bits.MOD_TYPE */
#define IFX_TRIF_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_TRIF_ID_Bits.MOD_NUM */
#define IFX_TRIF_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_TRIF_ID_Bits.MOD_NUM */
#define IFX_TRIF_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_TRIF_ID_Bits.MOD_NUM */
#define IFX_TRIF_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.OPMODE */
#define IFX_TRIF_CTRL_OPMODE_LEN (4u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.OPMODE */
#define IFX_TRIF_CTRL_OPMODE_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.OPMODE */
#define IFX_TRIF_CTRL_OPMODE_OFF (0u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.OPMODE_P */
#define IFX_TRIF_CTRL_OPMODE_P_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.OPMODE_P */
#define IFX_TRIF_CTRL_OPMODE_P_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.OPMODE_P */
#define IFX_TRIF_CTRL_OPMODE_P_OFF (4u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.TRCSTART */
#define IFX_TRIF_CTRL_TRCSTART_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.TRCSTART */
#define IFX_TRIF_CTRL_TRCSTART_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.TRCSTART */
#define IFX_TRIF_CTRL_TRCSTART_OFF (5u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.TRCSTART_P */
#define IFX_TRIF_CTRL_TRCSTART_P_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.TRCSTART_P */
#define IFX_TRIF_CTRL_TRCSTART_P_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.TRCSTART_P */
#define IFX_TRIF_CTRL_TRCSTART_P_OFF (6u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.TRCSUSP */
#define IFX_TRIF_CTRL_TRCSUSP_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.TRCSUSP */
#define IFX_TRIF_CTRL_TRCSUSP_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.TRCSUSP */
#define IFX_TRIF_CTRL_TRCSUSP_OFF (15u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.SGBTTS */
#define IFX_TRIF_CTRL_SGBTTS_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.SGBTTS */
#define IFX_TRIF_CTRL_SGBTTS_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.SGBTTS */
#define IFX_TRIF_CTRL_SGBTTS_OFF (16u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.SGBTTXA */
#define IFX_TRIF_CTRL_SGBTTXA_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.SGBTTXA */
#define IFX_TRIF_CTRL_SGBTTXA_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.SGBTTXA */
#define IFX_TRIF_CTRL_SGBTTXA_OFF (17u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.SGBTTPV */
#define IFX_TRIF_CTRL_SGBTTPV_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.SGBTTPV */
#define IFX_TRIF_CTRL_SGBTTPV_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.SGBTTPV */
#define IFX_TRIF_CTRL_SGBTTPV_OFF (18u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.SGBTTS_P */
#define IFX_TRIF_CTRL_SGBTTS_P_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.SGBTTS_P */
#define IFX_TRIF_CTRL_SGBTTS_P_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.SGBTTS_P */
#define IFX_TRIF_CTRL_SGBTTS_P_OFF (19u)

/** \brief Length for Ifx_TRIF_CTRL_Bits.SGBTRSTN */
#define IFX_TRIF_CTRL_SGBTRSTN_LEN (1u)

/** \brief Mask for Ifx_TRIF_CTRL_Bits.SGBTRSTN */
#define IFX_TRIF_CTRL_SGBTRSTN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_CTRL_Bits.SGBTRSTN */
#define IFX_TRIF_CTRL_SGBTRSTN_OFF (20u)

/** \brief Length for Ifx_TRIF_TSR_Bits.TRCON0 */
#define IFX_TRIF_TSR_TRCON0_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.TRCON0 */
#define IFX_TRIF_TSR_TRCON0_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.TRCON0 */
#define IFX_TRIF_TSR_TRCON0_OFF (0u)

/** \brief Length for Ifx_TRIF_TSR_Bits.TRCON1 */
#define IFX_TRIF_TSR_TRCON1_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.TRCON1 */
#define IFX_TRIF_TSR_TRCON1_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.TRCON1 */
#define IFX_TRIF_TSR_TRCON1_OFF (1u)

/** \brief Length for Ifx_TRIF_TSR_Bits.LASTMTSC */
#define IFX_TRIF_TSR_LASTMTSC_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.LASTMTSC */
#define IFX_TRIF_TSR_LASTMTSC_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.LASTMTSC */
#define IFX_TRIF_TSR_LASTMTSC_OFF (4u)

/** \brief Length for Ifx_TRIF_TSR_Bits.TMETGERR */
#define IFX_TRIF_TSR_TMETGERR_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.TMETGERR */
#define IFX_TRIF_TSR_TMETGERR_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.TMETGERR */
#define IFX_TRIF_TSR_TMETGERR_OFF (8u)

/** \brief Length for Ifx_TRIF_TSR_Bits.TMESRIERR */
#define IFX_TRIF_TSR_TMESRIERR_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.TMESRIERR */
#define IFX_TRIF_TSR_TMESRIERR_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.TMESRIERR */
#define IFX_TRIF_TSR_TMESRIERR_OFF (9u)

/** \brief Length for Ifx_TRIF_TSR_Bits.SGBTPLK */
#define IFX_TRIF_TSR_SGBTPLK_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.SGBTPLK */
#define IFX_TRIF_TSR_SGBTPLK_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.SGBTPLK */
#define IFX_TRIF_TSR_SGBTPLK_OFF (16u)

/** \brief Length for Ifx_TRIF_TSR_Bits.SGBTLNUP */
#define IFX_TRIF_TSR_SGBTLNUP_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.SGBTLNUP */
#define IFX_TRIF_TSR_SGBTLNUP_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.SGBTLNUP */
#define IFX_TRIF_TSR_SGBTLNUP_OFF (17u)

/** \brief Length for Ifx_TRIF_TSR_Bits.SGBTCHUP */
#define IFX_TRIF_TSR_SGBTCHUP_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.SGBTCHUP */
#define IFX_TRIF_TSR_SGBTCHUP_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.SGBTCHUP */
#define IFX_TRIF_TSR_SGBTCHUP_OFF (18u)

/** \brief Length for Ifx_TRIF_TSR_Bits.ARR */
#define IFX_TRIF_TSR_ARR_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.ARR */
#define IFX_TRIF_TSR_ARR_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.ARR */
#define IFX_TRIF_TSR_ARR_OFF (24u)

/** \brief Length for Ifx_TRIF_TSR_Bits.APPRES */
#define IFX_TRIF_TSR_APPRES_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.APPRES */
#define IFX_TRIF_TSR_APPRES_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.APPRES */
#define IFX_TRIF_TSR_APPRES_OFF (25u)

/** \brief Length for Ifx_TRIF_TSR_Bits.CLKSELS */
#define IFX_TRIF_TSR_CLKSELS_LEN (2u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.CLKSELS */
#define IFX_TRIF_TSR_CLKSELS_MSK (0x3u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.CLKSELS */
#define IFX_TRIF_TSR_CLKSELS_OFF (26u)

/** \brief Length for Ifx_TRIF_TSR_Bits.TRCSTATE */
#define IFX_TRIF_TSR_TRCSTATE_LEN (2u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.TRCSTATE */
#define IFX_TRIF_TSR_TRCSTATE_MSK (0x3u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.TRCSTATE */
#define IFX_TRIF_TSR_TRCSTATE_OFF (28u)

/** \brief Length for Ifx_TRIF_TSR_Bits.APPTYPE */
#define IFX_TRIF_TSR_APPTYPE_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.APPTYPE */
#define IFX_TRIF_TSR_APPTYPE_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.APPTYPE */
#define IFX_TRIF_TSR_APPTYPE_OFF (30u)

/** \brief Length for Ifx_TRIF_TSR_Bits.DEVTYPE */
#define IFX_TRIF_TSR_DEVTYPE_LEN (1u)

/** \brief Mask for Ifx_TRIF_TSR_Bits.DEVTYPE */
#define IFX_TRIF_TSR_DEVTYPE_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TSR_Bits.DEVTYPE */
#define IFX_TRIF_TSR_DEVTYPE_OFF (31u)

/** \brief Length for Ifx_TRIF_ISR_Bits.OVERRUN */
#define IFX_TRIF_ISR_OVERRUN_LEN (1u)

/** \brief Mask for Ifx_TRIF_ISR_Bits.OVERRUN */
#define IFX_TRIF_ISR_OVERRUN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ISR_Bits.OVERRUN */
#define IFX_TRIF_ISR_OVERRUN_OFF (0u)

/** \brief Length for Ifx_TRIF_ISR_Bits.WM */
#define IFX_TRIF_ISR_WM_LEN (1u)

/** \brief Mask for Ifx_TRIF_ISR_Bits.WM */
#define IFX_TRIF_ISR_WM_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ISR_Bits.WM */
#define IFX_TRIF_ISR_WM_OFF (1u)

/** \brief Length for Ifx_TRIF_ISR_Bits.TMETMR */
#define IFX_TRIF_ISR_TMETMR_LEN (1u)

/** \brief Mask for Ifx_TRIF_ISR_Bits.TMETMR */
#define IFX_TRIF_ISR_TMETMR_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ISR_Bits.TMETMR */
#define IFX_TRIF_ISR_TMETMR_OFF (2u)

/** \brief Length for Ifx_TRIF_ISR_Bits.SGBTPLK */
#define IFX_TRIF_ISR_SGBTPLK_LEN (1u)

/** \brief Mask for Ifx_TRIF_ISR_Bits.SGBTPLK */
#define IFX_TRIF_ISR_SGBTPLK_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ISR_Bits.SGBTPLK */
#define IFX_TRIF_ISR_SGBTPLK_OFF (3u)

/** \brief Length for Ifx_TRIF_ISR_Bits.MCDS0 */
#define IFX_TRIF_ISR_MCDS0_LEN (1u)

/** \brief Mask for Ifx_TRIF_ISR_Bits.MCDS0 */
#define IFX_TRIF_ISR_MCDS0_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ISR_Bits.MCDS0 */
#define IFX_TRIF_ISR_MCDS0_OFF (4u)

/** \brief Length for Ifx_TRIF_ISR_Bits.MCDS1 */
#define IFX_TRIF_ISR_MCDS1_LEN (1u)

/** \brief Mask for Ifx_TRIF_ISR_Bits.MCDS1 */
#define IFX_TRIF_ISR_MCDS1_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ISR_Bits.MCDS1 */
#define IFX_TRIF_ISR_MCDS1_OFF (5u)

/** \brief Length for Ifx_TRIF_IRE_Bits.OVERRUN */
#define IFX_TRIF_IRE_OVERRUN_LEN (1u)

/** \brief Mask for Ifx_TRIF_IRE_Bits.OVERRUN */
#define IFX_TRIF_IRE_OVERRUN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_IRE_Bits.OVERRUN */
#define IFX_TRIF_IRE_OVERRUN_OFF (0u)

/** \brief Length for Ifx_TRIF_IRE_Bits.WM */
#define IFX_TRIF_IRE_WM_LEN (1u)

/** \brief Mask for Ifx_TRIF_IRE_Bits.WM */
#define IFX_TRIF_IRE_WM_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_IRE_Bits.WM */
#define IFX_TRIF_IRE_WM_OFF (1u)

/** \brief Length for Ifx_TRIF_IRE_Bits.TMETMR */
#define IFX_TRIF_IRE_TMETMR_LEN (1u)

/** \brief Mask for Ifx_TRIF_IRE_Bits.TMETMR */
#define IFX_TRIF_IRE_TMETMR_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_IRE_Bits.TMETMR */
#define IFX_TRIF_IRE_TMETMR_OFF (2u)

/** \brief Length for Ifx_TRIF_IRE_Bits.SGBTPLK */
#define IFX_TRIF_IRE_SGBTPLK_LEN (1u)

/** \brief Mask for Ifx_TRIF_IRE_Bits.SGBTPLK */
#define IFX_TRIF_IRE_SGBTPLK_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_IRE_Bits.SGBTPLK */
#define IFX_TRIF_IRE_SGBTPLK_OFF (3u)

/** \brief Length for Ifx_TRIF_IRE_Bits.MCDS0 */
#define IFX_TRIF_IRE_MCDS0_LEN (1u)

/** \brief Mask for Ifx_TRIF_IRE_Bits.MCDS0 */
#define IFX_TRIF_IRE_MCDS0_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_IRE_Bits.MCDS0 */
#define IFX_TRIF_IRE_MCDS0_OFF (4u)

/** \brief Length for Ifx_TRIF_IRE_Bits.MCDS1 */
#define IFX_TRIF_IRE_MCDS1_LEN (1u)

/** \brief Mask for Ifx_TRIF_IRE_Bits.MCDS1 */
#define IFX_TRIF_IRE_MCDS1_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_IRE_Bits.MCDS1 */
#define IFX_TRIF_IRE_MCDS1_OFF (5u)

/** \brief Length for Ifx_TRIF_TBUF0FLV_Bits.CURLVL */
#define IFX_TRIF_TBUF0FLV_CURLVL_LEN (11u)

/** \brief Mask for Ifx_TRIF_TBUF0FLV_Bits.CURLVL */
#define IFX_TRIF_TBUF0FLV_CURLVL_MSK (0x7ffu)

/** \brief Offset for Ifx_TRIF_TBUF0FLV_Bits.CURLVL */
#define IFX_TRIF_TBUF0FLV_CURLVL_OFF (0u)

/** \brief Length for Ifx_TRIF_TBUF0FLV_Bits.MAXLVL */
#define IFX_TRIF_TBUF0FLV_MAXLVL_LEN (11u)

/** \brief Mask for Ifx_TRIF_TBUF0FLV_Bits.MAXLVL */
#define IFX_TRIF_TBUF0FLV_MAXLVL_MSK (0x7ffu)

/** \brief Offset for Ifx_TRIF_TBUF0FLV_Bits.MAXLVL */
#define IFX_TRIF_TBUF0FLV_MAXLVL_OFF (16u)

/** \brief Length for Ifx_TRIF_TBUF1FLV_Bits.CURLVL */
#define IFX_TRIF_TBUF1FLV_CURLVL_LEN (11u)

/** \brief Mask for Ifx_TRIF_TBUF1FLV_Bits.CURLVL */
#define IFX_TRIF_TBUF1FLV_CURLVL_MSK (0x7ffu)

/** \brief Offset for Ifx_TRIF_TBUF1FLV_Bits.CURLVL */
#define IFX_TRIF_TBUF1FLV_CURLVL_OFF (0u)

/** \brief Length for Ifx_TRIF_TBUF1FLV_Bits.MAXLVL */
#define IFX_TRIF_TBUF1FLV_MAXLVL_LEN (11u)

/** \brief Mask for Ifx_TRIF_TBUF1FLV_Bits.MAXLVL */
#define IFX_TRIF_TBUF1FLV_MAXLVL_MSK (0x7ffu)

/** \brief Offset for Ifx_TRIF_TBUF1FLV_Bits.MAXLVL */
#define IFX_TRIF_TBUF1FLV_MAXLVL_OFF (16u)

/** \brief Length for Ifx_TRIF_TBTMESR_Bits.TLA */
#define IFX_TRIF_TBTMESR_TLA_LEN (16u)

/** \brief Mask for Ifx_TRIF_TBTMESR_Bits.TLA */
#define IFX_TRIF_TBTMESR_TLA_MSK (0xffffu)

/** \brief Offset for Ifx_TRIF_TBTMESR_Bits.TLA */
#define IFX_TRIF_TBTMESR_TLA_OFF (0u)

/** \brief Length for Ifx_TRIF_TBTMESR_Bits.MWR */
#define IFX_TRIF_TBTMESR_MWR_LEN (9u)

/** \brief Mask for Ifx_TRIF_TBTMESR_Bits.MWR */
#define IFX_TRIF_TBTMESR_MWR_MSK (0x1ffu)

/** \brief Offset for Ifx_TRIF_TBTMESR_Bits.MWR */
#define IFX_TRIF_TBTMESR_MWR_OFF (16u)

/** \brief Length for Ifx_TRIF_TBTMESR_Bits.TMEBUSY */
#define IFX_TRIF_TBTMESR_TMEBUSY_LEN (1u)

/** \brief Mask for Ifx_TRIF_TBTMESR_Bits.TMEBUSY */
#define IFX_TRIF_TBTMESR_TMEBUSY_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TBTMESR_Bits.TMEBUSY */
#define IFX_TRIF_TBTMESR_TMEBUSY_OFF (27u)

/** \brief Length for Ifx_TRIF_TBTMESR_Bits.OVERRUN0 */
#define IFX_TRIF_TBTMESR_OVERRUN0_LEN (1u)

/** \brief Mask for Ifx_TRIF_TBTMESR_Bits.OVERRUN0 */
#define IFX_TRIF_TBTMESR_OVERRUN0_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TBTMESR_Bits.OVERRUN0 */
#define IFX_TRIF_TBTMESR_OVERRUN0_OFF (28u)

/** \brief Length for Ifx_TRIF_TBTMESR_Bits.OVERRUN1 */
#define IFX_TRIF_TBTMESR_OVERRUN1_LEN (1u)

/** \brief Mask for Ifx_TRIF_TBTMESR_Bits.OVERRUN1 */
#define IFX_TRIF_TBTMESR_OVERRUN1_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_TBTMESR_Bits.OVERRUN1 */
#define IFX_TRIF_TBTMESR_OVERRUN1_OFF (29u)

/** \brief Length for Ifx_TRIF_TBWMCTRL_Bits.WMLVL */
#define IFX_TRIF_TBWMCTRL_WMLVL_LEN (16u)

/** \brief Mask for Ifx_TRIF_TBWMCTRL_Bits.WMLVL */
#define IFX_TRIF_TBWMCTRL_WMLVL_MSK (0xffffu)

/** \brief Offset for Ifx_TRIF_TBWMCTRL_Bits.WMLVL */
#define IFX_TRIF_TBWMCTRL_WMLVL_OFF (0u)

/** \brief Length for Ifx_TRIF_TMECTRL_Bits.OFFSET */
#define IFX_TRIF_TMECTRL_OFFSET_LEN (16u)

/** \brief Mask for Ifx_TRIF_TMECTRL_Bits.OFFSET */
#define IFX_TRIF_TMECTRL_OFFSET_MSK (0xffffu)

/** \brief Offset for Ifx_TRIF_TMECTRL_Bits.OFFSET */
#define IFX_TRIF_TMECTRL_OFFSET_OFF (0u)

/** \brief Length for Ifx_TRIF_TMECTRL_Bits.SIZE */
#define IFX_TRIF_TMECTRL_SIZE_LEN (14u)

/** \brief Mask for Ifx_TRIF_TMECTRL_Bits.SIZE */
#define IFX_TRIF_TMECTRL_SIZE_MSK (0x3fffu)

/** \brief Offset for Ifx_TRIF_TMECTRL_Bits.SIZE */
#define IFX_TRIF_TMECTRL_SIZE_OFF (16u)

/** \brief Length for Ifx_TRIF_TMEBASE_Bits.BASE */
#define IFX_TRIF_TMEBASE_BASE_LEN (29u)

/** \brief Mask for Ifx_TRIF_TMEBASE_Bits.BASE */
#define IFX_TRIF_TMEBASE_BASE_MSK (0x1fffffffu)

/** \brief Offset for Ifx_TRIF_TMEBASE_Bits.BASE */
#define IFX_TRIF_TMEBASE_BASE_OFF (3u)

/** \brief Length for Ifx_TRIF_TMEPRE_Bits.PRE */
#define IFX_TRIF_TMEPRE_PRE_LEN (14u)

/** \brief Mask for Ifx_TRIF_TMEPRE_Bits.PRE */
#define IFX_TRIF_TMEPRE_PRE_MSK (0x3fffu)

/** \brief Offset for Ifx_TRIF_TMEPRE_Bits.PRE */
#define IFX_TRIF_TMEPRE_PRE_OFF (0u)

/** \brief Length for Ifx_TRIF_TMETMR_Bits.TMR */
#define IFX_TRIF_TMETMR_TMR_LEN (12u)

/** \brief Mask for Ifx_TRIF_TMETMR_Bits.TMR */
#define IFX_TRIF_TMETMR_TMR_MSK (0xfffu)

/** \brief Offset for Ifx_TRIF_TMETMR_Bits.TMR */
#define IFX_TRIF_TMETMR_TMR_OFF (0u)

/** \brief Length for Ifx_TRIF_TMEDEST_Bits.DEST */
#define IFX_TRIF_TMEDEST_DEST_LEN (32u)

/** \brief Mask for Ifx_TRIF_TMEDEST_Bits.DEST */
#define IFX_TRIF_TMEDEST_DEST_MSK (0xffffffffu)

/** \brief Offset for Ifx_TRIF_TMEDEST_Bits.DEST */
#define IFX_TRIF_TMEDEST_DEST_OFF (0u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ0 */
#define IFX_TRIF_Q0TO7L_TLQ0_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ0 */
#define IFX_TRIF_Q0TO7L_TLQ0_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ0 */
#define IFX_TRIF_Q0TO7L_TLQ0_OFF (0u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ1 */
#define IFX_TRIF_Q0TO7L_TLQ1_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ1 */
#define IFX_TRIF_Q0TO7L_TLQ1_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ1 */
#define IFX_TRIF_Q0TO7L_TLQ1_OFF (4u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ2 */
#define IFX_TRIF_Q0TO7L_TLQ2_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ2 */
#define IFX_TRIF_Q0TO7L_TLQ2_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ2 */
#define IFX_TRIF_Q0TO7L_TLQ2_OFF (8u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ3 */
#define IFX_TRIF_Q0TO7L_TLQ3_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ3 */
#define IFX_TRIF_Q0TO7L_TLQ3_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ3 */
#define IFX_TRIF_Q0TO7L_TLQ3_OFF (12u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ4 */
#define IFX_TRIF_Q0TO7L_TLQ4_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ4 */
#define IFX_TRIF_Q0TO7L_TLQ4_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ4 */
#define IFX_TRIF_Q0TO7L_TLQ4_OFF (16u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ5 */
#define IFX_TRIF_Q0TO7L_TLQ5_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ5 */
#define IFX_TRIF_Q0TO7L_TLQ5_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ5 */
#define IFX_TRIF_Q0TO7L_TLQ5_OFF (20u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ6 */
#define IFX_TRIF_Q0TO7L_TLQ6_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ6 */
#define IFX_TRIF_Q0TO7L_TLQ6_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ6 */
#define IFX_TRIF_Q0TO7L_TLQ6_OFF (24u)

/** \brief Length for Ifx_TRIF_Q0TO7L_Bits.TLQ7 */
#define IFX_TRIF_Q0TO7L_TLQ7_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q0TO7L_Bits.TLQ7 */
#define IFX_TRIF_Q0TO7L_TLQ7_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q0TO7L_Bits.TLQ7 */
#define IFX_TRIF_Q0TO7L_TLQ7_OFF (28u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ8 */
#define IFX_TRIF_Q8TO15L_TLQ8_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ8 */
#define IFX_TRIF_Q8TO15L_TLQ8_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ8 */
#define IFX_TRIF_Q8TO15L_TLQ8_OFF (0u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ9 */
#define IFX_TRIF_Q8TO15L_TLQ9_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ9 */
#define IFX_TRIF_Q8TO15L_TLQ9_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ9 */
#define IFX_TRIF_Q8TO15L_TLQ9_OFF (4u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ10 */
#define IFX_TRIF_Q8TO15L_TLQ10_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ10 */
#define IFX_TRIF_Q8TO15L_TLQ10_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ10 */
#define IFX_TRIF_Q8TO15L_TLQ10_OFF (8u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ11 */
#define IFX_TRIF_Q8TO15L_TLQ11_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ11 */
#define IFX_TRIF_Q8TO15L_TLQ11_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ11 */
#define IFX_TRIF_Q8TO15L_TLQ11_OFF (12u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ12 */
#define IFX_TRIF_Q8TO15L_TLQ12_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ12 */
#define IFX_TRIF_Q8TO15L_TLQ12_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ12 */
#define IFX_TRIF_Q8TO15L_TLQ12_OFF (16u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ13 */
#define IFX_TRIF_Q8TO15L_TLQ13_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ13 */
#define IFX_TRIF_Q8TO15L_TLQ13_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ13 */
#define IFX_TRIF_Q8TO15L_TLQ13_OFF (20u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ14 */
#define IFX_TRIF_Q8TO15L_TLQ14_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ14 */
#define IFX_TRIF_Q8TO15L_TLQ14_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ14 */
#define IFX_TRIF_Q8TO15L_TLQ14_OFF (24u)

/** \brief Length for Ifx_TRIF_Q8TO15L_Bits.TLQ15 */
#define IFX_TRIF_Q8TO15L_TLQ15_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q8TO15L_Bits.TLQ15 */
#define IFX_TRIF_Q8TO15L_TLQ15_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q8TO15L_Bits.TLQ15 */
#define IFX_TRIF_Q8TO15L_TLQ15_OFF (28u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ16 */
#define IFX_TRIF_Q16TO23L_TLQ16_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ16 */
#define IFX_TRIF_Q16TO23L_TLQ16_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ16 */
#define IFX_TRIF_Q16TO23L_TLQ16_OFF (0u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ17 */
#define IFX_TRIF_Q16TO23L_TLQ17_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ17 */
#define IFX_TRIF_Q16TO23L_TLQ17_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ17 */
#define IFX_TRIF_Q16TO23L_TLQ17_OFF (4u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ18 */
#define IFX_TRIF_Q16TO23L_TLQ18_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ18 */
#define IFX_TRIF_Q16TO23L_TLQ18_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ18 */
#define IFX_TRIF_Q16TO23L_TLQ18_OFF (8u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ19 */
#define IFX_TRIF_Q16TO23L_TLQ19_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ19 */
#define IFX_TRIF_Q16TO23L_TLQ19_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ19 */
#define IFX_TRIF_Q16TO23L_TLQ19_OFF (12u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ20 */
#define IFX_TRIF_Q16TO23L_TLQ20_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ20 */
#define IFX_TRIF_Q16TO23L_TLQ20_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ20 */
#define IFX_TRIF_Q16TO23L_TLQ20_OFF (16u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ21 */
#define IFX_TRIF_Q16TO23L_TLQ21_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ21 */
#define IFX_TRIF_Q16TO23L_TLQ21_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ21 */
#define IFX_TRIF_Q16TO23L_TLQ21_OFF (20u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ22 */
#define IFX_TRIF_Q16TO23L_TLQ22_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ22 */
#define IFX_TRIF_Q16TO23L_TLQ22_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ22 */
#define IFX_TRIF_Q16TO23L_TLQ22_OFF (24u)

/** \brief Length for Ifx_TRIF_Q16TO23L_Bits.TLQ23 */
#define IFX_TRIF_Q16TO23L_TLQ23_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q16TO23L_Bits.TLQ23 */
#define IFX_TRIF_Q16TO23L_TLQ23_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q16TO23L_Bits.TLQ23 */
#define IFX_TRIF_Q16TO23L_TLQ23_OFF (28u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ24 */
#define IFX_TRIF_Q24TO31L_TLQ24_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ24 */
#define IFX_TRIF_Q24TO31L_TLQ24_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ24 */
#define IFX_TRIF_Q24TO31L_TLQ24_OFF (0u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ25 */
#define IFX_TRIF_Q24TO31L_TLQ25_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ25 */
#define IFX_TRIF_Q24TO31L_TLQ25_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ25 */
#define IFX_TRIF_Q24TO31L_TLQ25_OFF (4u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ26 */
#define IFX_TRIF_Q24TO31L_TLQ26_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ26 */
#define IFX_TRIF_Q24TO31L_TLQ26_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ26 */
#define IFX_TRIF_Q24TO31L_TLQ26_OFF (8u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ27 */
#define IFX_TRIF_Q24TO31L_TLQ27_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ27 */
#define IFX_TRIF_Q24TO31L_TLQ27_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ27 */
#define IFX_TRIF_Q24TO31L_TLQ27_OFF (12u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ28 */
#define IFX_TRIF_Q24TO31L_TLQ28_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ28 */
#define IFX_TRIF_Q24TO31L_TLQ28_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ28 */
#define IFX_TRIF_Q24TO31L_TLQ28_OFF (16u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ29 */
#define IFX_TRIF_Q24TO31L_TLQ29_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ29 */
#define IFX_TRIF_Q24TO31L_TLQ29_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ29 */
#define IFX_TRIF_Q24TO31L_TLQ29_OFF (20u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ30 */
#define IFX_TRIF_Q24TO31L_TLQ30_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ30 */
#define IFX_TRIF_Q24TO31L_TLQ30_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ30 */
#define IFX_TRIF_Q24TO31L_TLQ30_OFF (24u)

/** \brief Length for Ifx_TRIF_Q24TO31L_Bits.TLQ31 */
#define IFX_TRIF_Q24TO31L_TLQ31_LEN (4u)

/** \brief Mask for Ifx_TRIF_Q24TO31L_Bits.TLQ31 */
#define IFX_TRIF_Q24TO31L_TLQ31_MSK (0xfu)

/** \brief Offset for Ifx_TRIF_Q24TO31L_Bits.TLQ31 */
#define IFX_TRIF_Q24TO31L_TLQ31_OFF (28u)

/** \brief Length for Ifx_TRIF_SGBTTACU_Bits.ACIC */
#define IFX_TRIF_SGBTTACU_ACIC_LEN (31u)

/** \brief Mask for Ifx_TRIF_SGBTTACU_Bits.ACIC */
#define IFX_TRIF_SGBTTACU_ACIC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_TRIF_SGBTTACU_Bits.ACIC */
#define IFX_TRIF_SGBTTACU_ACIC_OFF (0u)

/** \brief Length for Ifx_TRIF_SGBTTACU_Bits.ACIEN */
#define IFX_TRIF_SGBTTACU_ACIEN_LEN (1u)

/** \brief Mask for Ifx_TRIF_SGBTTACU_Bits.ACIEN */
#define IFX_TRIF_SGBTTACU_ACIEN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_SGBTTACU_Bits.ACIEN */
#define IFX_TRIF_SGBTTACU_ACIEN_OFF (31u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN00 */
#define IFX_TRIF_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN00 */
#define IFX_TRIF_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN00 */
#define IFX_TRIF_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN01 */
#define IFX_TRIF_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN01 */
#define IFX_TRIF_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN01 */
#define IFX_TRIF_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN02 */
#define IFX_TRIF_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN02 */
#define IFX_TRIF_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN02 */
#define IFX_TRIF_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN03 */
#define IFX_TRIF_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN03 */
#define IFX_TRIF_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN03 */
#define IFX_TRIF_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN04 */
#define IFX_TRIF_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN04 */
#define IFX_TRIF_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN04 */
#define IFX_TRIF_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN05 */
#define IFX_TRIF_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN05 */
#define IFX_TRIF_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN05 */
#define IFX_TRIF_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN06 */
#define IFX_TRIF_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN06 */
#define IFX_TRIF_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN06 */
#define IFX_TRIF_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN07 */
#define IFX_TRIF_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN07 */
#define IFX_TRIF_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN07 */
#define IFX_TRIF_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN08 */
#define IFX_TRIF_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN08 */
#define IFX_TRIF_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN08 */
#define IFX_TRIF_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN09 */
#define IFX_TRIF_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN09 */
#define IFX_TRIF_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN09 */
#define IFX_TRIF_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN10 */
#define IFX_TRIF_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN10 */
#define IFX_TRIF_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN10 */
#define IFX_TRIF_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN11 */
#define IFX_TRIF_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN11 */
#define IFX_TRIF_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN11 */
#define IFX_TRIF_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN12 */
#define IFX_TRIF_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN12 */
#define IFX_TRIF_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN12 */
#define IFX_TRIF_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN13 */
#define IFX_TRIF_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN13 */
#define IFX_TRIF_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN13 */
#define IFX_TRIF_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN14 */
#define IFX_TRIF_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN14 */
#define IFX_TRIF_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN14 */
#define IFX_TRIF_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN15 */
#define IFX_TRIF_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN15 */
#define IFX_TRIF_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN15 */
#define IFX_TRIF_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN16 */
#define IFX_TRIF_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN16 */
#define IFX_TRIF_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN16 */
#define IFX_TRIF_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN17 */
#define IFX_TRIF_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN17 */
#define IFX_TRIF_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN17 */
#define IFX_TRIF_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN18 */
#define IFX_TRIF_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN18 */
#define IFX_TRIF_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN18 */
#define IFX_TRIF_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN19 */
#define IFX_TRIF_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN19 */
#define IFX_TRIF_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN19 */
#define IFX_TRIF_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN20 */
#define IFX_TRIF_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN20 */
#define IFX_TRIF_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN20 */
#define IFX_TRIF_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN21 */
#define IFX_TRIF_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN21 */
#define IFX_TRIF_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN21 */
#define IFX_TRIF_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN22 */
#define IFX_TRIF_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN22 */
#define IFX_TRIF_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN22 */
#define IFX_TRIF_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN23 */
#define IFX_TRIF_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN23 */
#define IFX_TRIF_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN23 */
#define IFX_TRIF_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN24 */
#define IFX_TRIF_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN24 */
#define IFX_TRIF_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN24 */
#define IFX_TRIF_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN25 */
#define IFX_TRIF_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN25 */
#define IFX_TRIF_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN25 */
#define IFX_TRIF_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN26 */
#define IFX_TRIF_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN26 */
#define IFX_TRIF_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN26 */
#define IFX_TRIF_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN27 */
#define IFX_TRIF_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN27 */
#define IFX_TRIF_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN27 */
#define IFX_TRIF_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN28 */
#define IFX_TRIF_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN28 */
#define IFX_TRIF_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN28 */
#define IFX_TRIF_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN29 */
#define IFX_TRIF_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN29 */
#define IFX_TRIF_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN29 */
#define IFX_TRIF_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN30 */
#define IFX_TRIF_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN30 */
#define IFX_TRIF_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN30 */
#define IFX_TRIF_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_TRIF_ACCEN_WRA_Bits.EN31 */
#define IFX_TRIF_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRA_Bits.EN31 */
#define IFX_TRIF_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRA_Bits.EN31 */
#define IFX_TRIF_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_TRIF_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN00 */
#define IFX_TRIF_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN00 */
#define IFX_TRIF_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN00 */
#define IFX_TRIF_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN01 */
#define IFX_TRIF_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN01 */
#define IFX_TRIF_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN01 */
#define IFX_TRIF_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN02 */
#define IFX_TRIF_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN02 */
#define IFX_TRIF_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN02 */
#define IFX_TRIF_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN03 */
#define IFX_TRIF_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN03 */
#define IFX_TRIF_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN03 */
#define IFX_TRIF_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN04 */
#define IFX_TRIF_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN04 */
#define IFX_TRIF_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN04 */
#define IFX_TRIF_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN05 */
#define IFX_TRIF_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN05 */
#define IFX_TRIF_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN05 */
#define IFX_TRIF_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN06 */
#define IFX_TRIF_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN06 */
#define IFX_TRIF_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN06 */
#define IFX_TRIF_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN07 */
#define IFX_TRIF_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN07 */
#define IFX_TRIF_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN07 */
#define IFX_TRIF_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN08 */
#define IFX_TRIF_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN08 */
#define IFX_TRIF_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN08 */
#define IFX_TRIF_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN09 */
#define IFX_TRIF_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN09 */
#define IFX_TRIF_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN09 */
#define IFX_TRIF_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN10 */
#define IFX_TRIF_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN10 */
#define IFX_TRIF_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN10 */
#define IFX_TRIF_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN11 */
#define IFX_TRIF_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN11 */
#define IFX_TRIF_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN11 */
#define IFX_TRIF_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN12 */
#define IFX_TRIF_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN12 */
#define IFX_TRIF_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN12 */
#define IFX_TRIF_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN13 */
#define IFX_TRIF_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN13 */
#define IFX_TRIF_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN13 */
#define IFX_TRIF_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN14 */
#define IFX_TRIF_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN14 */
#define IFX_TRIF_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN14 */
#define IFX_TRIF_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN15 */
#define IFX_TRIF_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN15 */
#define IFX_TRIF_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN15 */
#define IFX_TRIF_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN16 */
#define IFX_TRIF_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN16 */
#define IFX_TRIF_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN16 */
#define IFX_TRIF_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN17 */
#define IFX_TRIF_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN17 */
#define IFX_TRIF_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN17 */
#define IFX_TRIF_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN18 */
#define IFX_TRIF_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN18 */
#define IFX_TRIF_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN18 */
#define IFX_TRIF_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN19 */
#define IFX_TRIF_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN19 */
#define IFX_TRIF_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN19 */
#define IFX_TRIF_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN20 */
#define IFX_TRIF_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN20 */
#define IFX_TRIF_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN20 */
#define IFX_TRIF_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN21 */
#define IFX_TRIF_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN21 */
#define IFX_TRIF_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN21 */
#define IFX_TRIF_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN22 */
#define IFX_TRIF_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN22 */
#define IFX_TRIF_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN22 */
#define IFX_TRIF_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN23 */
#define IFX_TRIF_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN23 */
#define IFX_TRIF_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN23 */
#define IFX_TRIF_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN24 */
#define IFX_TRIF_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN24 */
#define IFX_TRIF_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN24 */
#define IFX_TRIF_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN25 */
#define IFX_TRIF_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN25 */
#define IFX_TRIF_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN25 */
#define IFX_TRIF_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN26 */
#define IFX_TRIF_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN26 */
#define IFX_TRIF_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN26 */
#define IFX_TRIF_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN27 */
#define IFX_TRIF_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN27 */
#define IFX_TRIF_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN27 */
#define IFX_TRIF_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN28 */
#define IFX_TRIF_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN28 */
#define IFX_TRIF_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN28 */
#define IFX_TRIF_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN29 */
#define IFX_TRIF_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN29 */
#define IFX_TRIF_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN29 */
#define IFX_TRIF_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN30 */
#define IFX_TRIF_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN30 */
#define IFX_TRIF_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN30 */
#define IFX_TRIF_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_TRIF_ACCEN_RDA_Bits.EN31 */
#define IFX_TRIF_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDA_Bits.EN31 */
#define IFX_TRIF_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDA_Bits.EN31 */
#define IFX_TRIF_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_TRIF_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD00 */
#define IFX_TRIF_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD00 */
#define IFX_TRIF_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD00 */
#define IFX_TRIF_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD01 */
#define IFX_TRIF_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD01 */
#define IFX_TRIF_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD01 */
#define IFX_TRIF_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD02 */
#define IFX_TRIF_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD02 */
#define IFX_TRIF_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD02 */
#define IFX_TRIF_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD03 */
#define IFX_TRIF_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD03 */
#define IFX_TRIF_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD03 */
#define IFX_TRIF_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD04 */
#define IFX_TRIF_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD04 */
#define IFX_TRIF_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD04 */
#define IFX_TRIF_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD05 */
#define IFX_TRIF_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD05 */
#define IFX_TRIF_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD05 */
#define IFX_TRIF_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD06 */
#define IFX_TRIF_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD06 */
#define IFX_TRIF_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD06 */
#define IFX_TRIF_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.RD07 */
#define IFX_TRIF_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.RD07 */
#define IFX_TRIF_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.RD07 */
#define IFX_TRIF_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR00 */
#define IFX_TRIF_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR00 */
#define IFX_TRIF_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR00 */
#define IFX_TRIF_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR01 */
#define IFX_TRIF_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR01 */
#define IFX_TRIF_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR01 */
#define IFX_TRIF_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR02 */
#define IFX_TRIF_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR02 */
#define IFX_TRIF_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR02 */
#define IFX_TRIF_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR03 */
#define IFX_TRIF_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR03 */
#define IFX_TRIF_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR03 */
#define IFX_TRIF_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR04 */
#define IFX_TRIF_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR04 */
#define IFX_TRIF_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR04 */
#define IFX_TRIF_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR05 */
#define IFX_TRIF_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR05 */
#define IFX_TRIF_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR05 */
#define IFX_TRIF_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR06 */
#define IFX_TRIF_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR06 */
#define IFX_TRIF_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR06 */
#define IFX_TRIF_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_TRIF_ACCEN_VM_Bits.WR07 */
#define IFX_TRIF_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_VM_Bits.WR07 */
#define IFX_TRIF_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_VM_Bits.WR07 */
#define IFX_TRIF_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD00 */
#define IFX_TRIF_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD00 */
#define IFX_TRIF_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD00 */
#define IFX_TRIF_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD01 */
#define IFX_TRIF_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD01 */
#define IFX_TRIF_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD01 */
#define IFX_TRIF_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD02 */
#define IFX_TRIF_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD02 */
#define IFX_TRIF_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD02 */
#define IFX_TRIF_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD03 */
#define IFX_TRIF_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD03 */
#define IFX_TRIF_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD03 */
#define IFX_TRIF_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD04 */
#define IFX_TRIF_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD04 */
#define IFX_TRIF_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD04 */
#define IFX_TRIF_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD05 */
#define IFX_TRIF_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD05 */
#define IFX_TRIF_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD05 */
#define IFX_TRIF_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD06 */
#define IFX_TRIF_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD06 */
#define IFX_TRIF_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD06 */
#define IFX_TRIF_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.RD07 */
#define IFX_TRIF_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.RD07 */
#define IFX_TRIF_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.RD07 */
#define IFX_TRIF_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR00 */
#define IFX_TRIF_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR00 */
#define IFX_TRIF_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR00 */
#define IFX_TRIF_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR01 */
#define IFX_TRIF_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR01 */
#define IFX_TRIF_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR01 */
#define IFX_TRIF_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR02 */
#define IFX_TRIF_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR02 */
#define IFX_TRIF_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR02 */
#define IFX_TRIF_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR03 */
#define IFX_TRIF_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR03 */
#define IFX_TRIF_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR03 */
#define IFX_TRIF_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR04 */
#define IFX_TRIF_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR04 */
#define IFX_TRIF_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR04 */
#define IFX_TRIF_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR05 */
#define IFX_TRIF_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR05 */
#define IFX_TRIF_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR05 */
#define IFX_TRIF_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR06 */
#define IFX_TRIF_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR06 */
#define IFX_TRIF_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR06 */
#define IFX_TRIF_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_TRIF_ACCEN_PRS_Bits.WR07 */
#define IFX_TRIF_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_TRIF_ACCEN_PRS_Bits.WR07 */
#define IFX_TRIF_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_ACCEN_PRS_Bits.WR07 */
#define IFX_TRIF_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_TRIF_PROT_Bits.STATE */
#define IFX_TRIF_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.STATE */
#define IFX_TRIF_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.STATE */
#define IFX_TRIF_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_TRIF_PROT_Bits.SWEN */
#define IFX_TRIF_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.SWEN */
#define IFX_TRIF_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.SWEN */
#define IFX_TRIF_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_TRIF_PROT_Bits.VM */
#define IFX_TRIF_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.VM */
#define IFX_TRIF_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.VM */
#define IFX_TRIF_PROT_VM_OFF (16u)

/** \brief Length for Ifx_TRIF_PROT_Bits.VMEN */
#define IFX_TRIF_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.VMEN */
#define IFX_TRIF_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.VMEN */
#define IFX_TRIF_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_TRIF_PROT_Bits.PRS */
#define IFX_TRIF_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.PRS */
#define IFX_TRIF_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.PRS */
#define IFX_TRIF_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_TRIF_PROT_Bits.PRSEN */
#define IFX_TRIF_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.PRSEN */
#define IFX_TRIF_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.PRSEN */
#define IFX_TRIF_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_TRIF_PROT_Bits.TAGID */
#define IFX_TRIF_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.TAGID */
#define IFX_TRIF_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_TRIF_PROT_Bits.TAGID */
#define IFX_TRIF_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_TRIF_PROT_Bits.ODEF */
#define IFX_TRIF_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.ODEF */
#define IFX_TRIF_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.ODEF */
#define IFX_TRIF_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_TRIF_PROT_Bits.OWEN */
#define IFX_TRIF_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_TRIF_PROT_Bits.OWEN */
#define IFX_TRIF_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_PROT_Bits.OWEN */
#define IFX_TRIF_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_TRIF_RST_CTRLA_Bits.KRST */
#define IFX_TRIF_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_CTRLA_Bits.KRST */
#define IFX_TRIF_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_CTRLA_Bits.KRST */
#define IFX_TRIF_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_TRIF_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_TRIF_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_TRIF_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_TRIF_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_TRIF_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_TRIF_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_TRIF_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_TRIF_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_TRIF_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_TRIF_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_TRIF_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_TRIF_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_TRIF_RST_CTRLB_Bits.KRST */
#define IFX_TRIF_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_CTRLB_Bits.KRST */
#define IFX_TRIF_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_CTRLB_Bits.KRST */
#define IFX_TRIF_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_TRIF_RST_CTRLB_Bits.STATCLR */
#define IFX_TRIF_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_CTRLB_Bits.STATCLR */
#define IFX_TRIF_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_CTRLB_Bits.STATCLR */
#define IFX_TRIF_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_TRIF_RST_STAT_Bits.KRST */
#define IFX_TRIF_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_STAT_Bits.KRST */
#define IFX_TRIF_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_STAT_Bits.KRST */
#define IFX_TRIF_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_TRIF_RST_STAT_Bits.GRST0 */
#define IFX_TRIF_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_STAT_Bits.GRST0 */
#define IFX_TRIF_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_STAT_Bits.GRST0 */
#define IFX_TRIF_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_TRIF_RST_STAT_Bits.GRST1 */
#define IFX_TRIF_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_STAT_Bits.GRST1 */
#define IFX_TRIF_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_STAT_Bits.GRST1 */
#define IFX_TRIF_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_TRIF_RST_STAT_Bits.GRST2 */
#define IFX_TRIF_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_STAT_Bits.GRST2 */
#define IFX_TRIF_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_STAT_Bits.GRST2 */
#define IFX_TRIF_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_TRIF_RST_STAT_Bits.GRST3 */
#define IFX_TRIF_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_TRIF_RST_STAT_Bits.GRST3 */
#define IFX_TRIF_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_TRIF_RST_STAT_Bits.GRST3 */
#define IFX_TRIF_RST_STAT_GRST3_OFF (11u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXTRIF_BF_H */
