$date
	Mon May 13 16:34:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder4bit_tb $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Co $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module circ $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( S [3:0] $end
$var wire 1 " Co $end
$var wire 1 ) Cin3 $end
$var wire 1 * Cin2 $end
$var wire 1 + Cin1 $end
$scope module circ1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % Cin $end
$var wire 1 + Co $end
$var wire 1 . S $end
$upscope $end
$scope module circ2 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 + Cin $end
$var wire 1 * Co $end
$var wire 1 1 S $end
$upscope $end
$scope module circ3 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 * Cin $end
$var wire 1 ) Co $end
$var wire 1 4 S $end
$upscope $end
$scope module circ4 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ) Cin $end
$var wire 1 " Co $end
$var wire 1 7 S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#20
b10 !
b10 (
11
1+
1-
1,
b1 $
b1 '
b1 #
b1 &
#40
04
0*
1.
0+
b11 !
b11 (
11
0-
10
b10 $
b10 '
#60
14
17
0.
1+
b1110 !
b1110 (
11
1*
1)
1"
1-
13
16
1/
12
15
b1111 $
b1111 '
b1111 #
b1111 &
#80
04
0"
0*
0)
00
03
06
0,
0/
02
b1010 !
b1010 (
0.
b1 $
b1 '
b1000 #
b1000 &
1%
#100
