

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Sat May 11 22:35:41 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2  |       20|        ?|  0.200 us|         ?|   20|    ?|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_1  |        ?|        ?|     3 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    232|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     488|    409|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|     325|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     813|    769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2  |        0|   0|  488|  409|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                     |        0|   0|  488|  409|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_249_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln129_fu_269_p2   |         +|   0|  0|  64|          64|          64|
    |sub_fu_230_p2         |         +|   0|  0|  31|          31|           2|
    |sub_i_i_fu_193_p2     |         +|   0|  0|  33|          33|           2|
    |ap_block_state5       |       and|   0|  0|   1|           1|           1|
    |ap_condition_238      |       and|   0|  0|   1|           1|           1|
    |ap_condition_339      |       and|   0|  0|   1|           1|           1|
    |icmp_ln106_fu_237_p2  |      icmp|   0|  0|  12|          32|           1|
    |icmp_ln131_fu_275_p2  |      icmp|   0|  0|  12|          32|           1|
    |icmp_ln99_fu_212_p2   |      icmp|   0|  0|  12|          32|           5|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 232|         292|         143|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_m2s_len_load  |   9|          2|   32|         64|
    |count_1_reg_135                |   9|          2|   32|         64|
    |grp_load_fu_166_p1             |  13|          3|   32|         96|
    |idx_fu_88                      |   9|          2|   64|        128|
    |m2s_enb_clrsts_c_blk_n         |   9|          2|    1|          2|
    |m2s_len                        |   9|          2|   32|         64|
    |m_axi_gmem1_ARVALID            |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY             |   9|          2|    1|          2|
    |outbuf_write                   |   9|          2|    1|          2|
    |outcount48_blk_n               |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 128|         29|  199|        434|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   5|   0|    5|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |count_1_reg_135                                                              |  32|   0|   32|          0|
    |count_fu_92                                                                  |  32|   0|   32|          0|
    |first                                                                        |   1|   0|    1|          0|
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |idx_fu_88                                                                    |  64|   0|   64|          0|
    |m2s_len                                                                      |  32|   0|   32|          0|
    |sub_i_i_reg_322                                                              |  33|   0|   33|          0|
    |sub_reg_339                                                                  |  31|   0|   31|          0|
    |trunc_ln2_reg_348                                                            |  62|   0|   62|          0|
    |trunc_ln86_reg_333                                                           |  31|   0|   31|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 325|   0|  325|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|m_axi_gmem1_AWVALID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR       |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID         |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN        |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE       |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST      |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK       |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT       |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS        |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA        |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB        |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID          |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR       |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID         |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN        |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE       |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST      |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK       |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT       |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS        |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA        |   in|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID          |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM     |   in|    9|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP        |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP        |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID          |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER        |   in|    1|       m_axi|                      gmem1|       pointer|
|in_memory                |   in|   64|     ap_none|                  in_memory|        scalar|
|in_en_clrsts             |   in|    1|     ap_none|               in_en_clrsts|        scalar|
|in_Img_width             |   in|   32|     ap_none|               in_Img_width|        scalar|
|in_m2s_len               |   in|   32|     ap_none|                 in_m2s_len|        scalar|
|outbuf_din               |  out|   40|     ap_fifo|                     outbuf|       pointer|
|outbuf_full_n            |   in|    1|     ap_fifo|                     outbuf|       pointer|
|outbuf_write             |  out|    1|     ap_fifo|                     outbuf|       pointer|
|outcount48_din           |  out|   32|     ap_fifo|                 outcount48|       pointer|
|outcount48_full_n        |   in|    1|     ap_fifo|                 outcount48|       pointer|
|outcount48_write         |  out|    1|     ap_fifo|                 outcount48|       pointer|
|m2s_enb_clrsts_c_din     |  out|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_full_n  |   in|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
|m2s_enb_clrsts_c_write   |  out|    1|     ap_fifo|           m2s_enb_clrsts_c|       pointer|
+-------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 7 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_Img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_Img_width"   --->   Operation 8 'read' 'in_Img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 9 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory"   --->   Operation 10 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %m2s_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outcount48, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_16, i32 0, i32 0, void @empty_17, i32 10, i32 1024, void @empty_20, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 64, void @empty_17, void @empty_17"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %in_en_clrsts_read, void, void %.loopexit" [UserDMA/userdma.cpp:93]   --->   Operation 15 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%first_load = load i1 %first" [UserDMA/userdma.cpp:94]   --->   Operation 16 'load' 'first_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %first_load, void %._crit_edge1, void" [UserDMA/userdma.cpp:94]   --->   Operation 17 'br' 'br_ln94' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln95 = store i32 %in_m2s_len_read, i32 %m2s_len" [UserDMA/userdma.cpp:95]   --->   Operation 18 'store' 'store_ln95' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln96 = store i1 0, i1 %first" [UserDMA/userdma.cpp:96]   --->   Operation 19 'store' 'store_ln96' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 1.29>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln97 = br void %._crit_edge1" [UserDMA/userdma.cpp:97]   --->   Operation 20 'br' 'br_ln97' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 21 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 22 'alloca' 'count' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_Img_width_cast = zext i32 %in_Img_width_read"   --->   Operation 23 'zext' 'in_Img_width_cast' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.89ns)   --->   "%sub_i_i = add i33 %in_Img_width_cast, i33 8589934591"   --->   Operation 24 'add' 'sub_i_i' <Predicate = (!in_en_clrsts_read)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m2s_len_load = load i32 %m2s_len" [UserDMA/userdma.cpp:99]   --->   Operation 25 'load' 'm2s_len_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln98 = store i32 %m2s_len_load, i32 %count" [UserDMA/userdma.cpp:98]   --->   Operation 26 'store' 'store_ln98' <Predicate = (!in_en_clrsts_read)> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln98 = store i64 0, i64 %idx" [UserDMA/userdma.cpp:98]   --->   Operation 27 'store' 'store_ln98' <Predicate = (!in_en_clrsts_read)> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln98 = br void" [UserDMA/userdma.cpp:98]   --->   Operation 28 'br' 'br_ln98' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count"   --->   Operation 29 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [UserDMA/userdma.cpp:99]   --->   Operation 30 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.96ns)   --->   "%icmp_ln99 = icmp_sgt  i32 %count_2, i32 16" [UserDMA/userdma.cpp:99]   --->   Operation 31 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.29ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void, void %._crit_edge2" [UserDMA/userdma.cpp:99]   --->   Operation 32 'br' 'br_ln99' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln103 = store i1 1, i1 %first" [UserDMA/userdma.cpp:103]   --->   Operation 33 'store' 'store_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.29>
ST_2 : Operation 34 [1/1] (1.29ns)   --->   "%br_ln0 = br void %._crit_edge2"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%count_1 = phi i32 %count_2, void, i32 16, void"   --->   Operation 35 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %count_1" [UserDMA/userdma.cpp:86]   --->   Operation 36 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%sub = add i31 %trunc_ln86, i31 2147483647" [UserDMA/userdma.cpp:86]   --->   Operation 37 'add' 'sub' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.96ns)   --->   "%icmp_ln106 = icmp_sgt  i32 %count_1, i32 0" [UserDMA/userdma.cpp:106]   --->   Operation 38 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %._crit_edge, void %.lr.ph" [UserDMA/userdma.cpp:106]   --->   Operation 39 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [UserDMA/userdma.cpp:106]   --->   Operation 40 'load' 'idx_load' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%shl_ln106 = shl i64 %idx_load, i64 2" [UserDMA/userdma.cpp:106]   --->   Operation 41 'shl' 'shl_ln106' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.69ns) (out node of the LUT)   --->   "%add_ln106 = add i64 %shl_ln106, i64 %in_memory_read" [UserDMA/userdma.cpp:106]   --->   Operation 42 'add' 'add_ln106' <Predicate = (icmp_ln106)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln106, i32 2, i32 63" [UserDMA/userdma.cpp:106]   --->   Operation 43 'partselect' 'trunc_ln2' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%call_ln106 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2, i32 %gmem1, i62 %trunc_ln2, i31 %trunc_ln86, i31 %sub, i32 %in_m2s_len_read, i33 %sub_i_i, i40 %outbuf, i31 %trunc_ln86, i32 %m2s_len, i32 %Img_width_count" [UserDMA/userdma.cpp:106]   --->   Operation 45 'call' 'call_ln106' <Predicate = (icmp_ln106)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln106 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2, i32 %gmem1, i62 %trunc_ln2, i31 %trunc_ln86, i31 %sub, i32 %in_m2s_len_read, i33 %sub_i_i, i40 %outbuf, i31 %trunc_ln86, i32 %m2s_len, i32 %Img_width_count" [UserDMA/userdma.cpp:106]   --->   Operation 46 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.98>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_57' <Predicate = (!in_en_clrsts_read & icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%idx_load_2 = load i64 %idx" [UserDMA/userdma.cpp:129]   --->   Operation 49 'load' 'idx_load_2' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (3.30ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %outcount48, i32 %count_1" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 50 'write' 'write_ln173' <Predicate = (!in_en_clrsts_read)> <Delay = 3.30> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i32 %count_1" [UserDMA/userdma.cpp:129]   --->   Operation 51 'sext' 'sext_ln129' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.69ns)   --->   "%add_ln129 = add i64 %sext_ln129, i64 %idx_load_2" [UserDMA/userdma.cpp:129]   --->   Operation 52 'add' 'add_ln129' <Predicate = (!in_en_clrsts_read)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%m2s_len_load_1 = load i32 %m2s_len" [UserDMA/userdma.cpp:131]   --->   Operation 53 'load' 'm2s_len_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.96ns)   --->   "%icmp_ln131 = icmp_eq  i32 %m2s_len_load_1, i32 0" [UserDMA/userdma.cpp:131]   --->   Operation 54 'icmp' 'icmp_ln131' <Predicate = (!in_en_clrsts_read)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %._crit_edge._crit_edge, void %.loopexit.loopexit" [UserDMA/userdma.cpp:131]   --->   Operation 55 'br' 'br_ln131' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln131 = store i32 %m2s_len_load_1, i32 %count" [UserDMA/userdma.cpp:131]   --->   Operation 56 'store' 'store_ln131' <Predicate = (!in_en_clrsts_read & !icmp_ln131)> <Delay = 1.29>
ST_5 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln131 = store i64 %add_ln129, i64 %idx" [UserDMA/userdma.cpp:131]   --->   Operation 57 'store' 'store_ln131' <Predicate = (!in_en_clrsts_read & !icmp_ln131)> <Delay = 1.29>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln131 = br void" [UserDMA/userdma.cpp:131]   --->   Operation 58 'br' 'br_ln131' <Predicate = (!in_en_clrsts_read & !icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln131)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [UserDMA/userdma.cpp:133]   --->   Operation 60 'ret' 'ret_ln133' <Predicate = (icmp_ln131) | (in_en_clrsts_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_Img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outcount48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m2s_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ m2s_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Img_width_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000000]
in_m2s_len_read   (read         ) [ 001111]
in_Img_width_read (read         ) [ 000000]
in_en_clrsts_read (read         ) [ 011111]
in_memory_read    (read         ) [ 001111]
write_ln0         (write        ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
br_ln93           (br           ) [ 000000]
first_load        (load         ) [ 010000]
br_ln94           (br           ) [ 000000]
store_ln95        (store        ) [ 000000]
store_ln96        (store        ) [ 000000]
br_ln97           (br           ) [ 000000]
idx               (alloca       ) [ 011111]
count             (alloca       ) [ 011111]
in_Img_width_cast (zext         ) [ 000000]
sub_i_i           (add          ) [ 001111]
m2s_len_load      (load         ) [ 000000]
store_ln98        (store        ) [ 000000]
store_ln98        (store        ) [ 000000]
br_ln98           (br           ) [ 000000]
count_2           (load         ) [ 001111]
specloopname_ln99 (specloopname ) [ 000000]
icmp_ln99         (icmp         ) [ 001111]
br_ln99           (br           ) [ 001111]
store_ln103       (store        ) [ 000000]
br_ln0            (br           ) [ 001111]
count_1           (phi          ) [ 000111]
trunc_ln86        (trunc        ) [ 000010]
sub               (add          ) [ 000010]
icmp_ln106        (icmp         ) [ 001111]
br_ln106          (br           ) [ 000000]
idx_load          (load         ) [ 000000]
shl_ln106         (shl          ) [ 000000]
add_ln106         (add          ) [ 000000]
trunc_ln2         (partselect   ) [ 000010]
empty             (wait         ) [ 000000]
call_ln106        (call         ) [ 000000]
empty_57          (wait         ) [ 000000]
br_ln0            (br           ) [ 000000]
idx_load_2        (load         ) [ 000000]
write_ln173       (write        ) [ 000000]
sext_ln129        (sext         ) [ 000000]
add_ln129         (add          ) [ 000000]
m2s_len_load_1    (load         ) [ 000000]
icmp_ln131        (icmp         ) [ 001111]
br_ln131          (br           ) [ 000000]
store_ln131       (store        ) [ 000000]
store_ln131       (store        ) [ 000000]
br_ln131          (br           ) [ 000000]
br_ln0            (br           ) [ 000000]
ret_ln133         (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_Img_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_Img_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_m2s_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_m2s_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outcount48">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcount48"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m2s_enb_clrsts_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="first">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m2s_len">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_len"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Img_width_count">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_width_count"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="idx_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="count_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_m2s_len_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_m2s_len_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_Img_width_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_Img_width_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_en_clrsts_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_memory_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln173_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="2"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/5 "/>
</bind>
</comp>

<comp id="135" class="1005" name="count_1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_1 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="count_1_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="6" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="62" slack="0"/>
<pin id="152" dir="0" index="3" bw="31" slack="0"/>
<pin id="153" dir="0" index="4" bw="31" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="2"/>
<pin id="155" dir="0" index="6" bw="33" slack="2"/>
<pin id="156" dir="0" index="7" bw="40" slack="0"/>
<pin id="157" dir="0" index="8" bw="31" slack="0"/>
<pin id="158" dir="0" index="9" bw="32" slack="0"/>
<pin id="159" dir="0" index="10" bw="32" slack="0"/>
<pin id="160" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2s_len_load/1 m2s_len_load_1/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="2"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/3 idx_load_2/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="first_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln95_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln96_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="in_Img_width_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_Img_width_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sub_i_i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln98_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln98_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="count_2_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln99_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln103_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln86_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln106_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="shl_ln106_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln106_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="2"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="62" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln129_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln129_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln131_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln131_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="4"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln131_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="4"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="in_m2s_len_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2"/>
<pin id="293" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_m2s_len_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="in_en_clrsts_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="4"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="in_memory_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="2"/>
<pin id="302" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_memory_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="idx_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="315" class="1005" name="count_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="322" class="1005" name="sub_i_i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="33" slack="2"/>
<pin id="324" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="333" class="1005" name="trunc_ln86_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="1"/>
<pin id="335" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="339" class="1005" name="sub_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="1"/>
<pin id="341" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln106_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="348" class="1005" name="trunc_ln2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="62" slack="1"/>
<pin id="350" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="108" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="86" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="146"><net_src comp="135" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="148" pin=9"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="148" pin=10"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="96" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="102" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="166" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="140" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="148" pin=8"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="74" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="148" pin=4"/></net>

<net id="241"><net_src comp="140" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="170" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="264"><net_src comp="254" pin="4"/><net_sink comp="148" pin=2"/></net>

<net id="268"><net_src comp="135" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="170" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="166" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="166" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="269" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="96" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="299"><net_src comp="108" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="114" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="311"><net_src comp="88" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="318"><net_src comp="92" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="325"><net_src comp="193" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="336"><net_src comp="224" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="148" pin=8"/></net>

<net id="342"><net_src comp="230" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="347"><net_src comp="237" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="254" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: outbuf | {3 4 }
	Port: outcount48 | {5 }
	Port: m2s_enb_clrsts_c | {1 }
	Port: first | {1 2 }
	Port: m2s_len | {1 3 4 }
	Port: Img_width_count | {3 4 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {3 4 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : in_en_clrsts | {1 }
	Port: paralleltostreamwithburst : in_Img_width | {1 }
	Port: paralleltostreamwithburst : in_m2s_len | {1 }
	Port: paralleltostreamwithburst : first | {1 }
	Port: paralleltostreamwithburst : m2s_len | {1 3 4 5 }
	Port: paralleltostreamwithburst : Img_width_count | {3 4 }
  - Chain level:
	State 1
		br_ln94 : 1
		sub_i_i : 1
		store_ln98 : 1
		store_ln98 : 1
	State 2
		icmp_ln99 : 1
		br_ln99 : 2
	State 3
		trunc_ln86 : 1
		sub : 2
		icmp_ln106 : 1
		br_ln106 : 2
		shl_ln106 : 1
		add_ln106 : 1
		trunc_ln2 : 2
		call_ln106 : 3
	State 4
	State 5
		add_ln129 : 1
		icmp_ln131 : 1
		br_ln131 : 2
		store_ln131 : 1
		store_ln131 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148 |  1.298  |   196   |   212   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                         sub_i_i_fu_193                         |    0    |    0    |    32   |
|    add   |                           sub_fu_230                           |    0    |    0    |    31   |
|          |                        add_ln106_fu_249                        |    0    |    0    |    64   |
|          |                        add_ln129_fu_269                        |    0    |    0    |    64   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                        icmp_ln99_fu_212                        |    0    |    0    |    12   |
|   icmp   |                        icmp_ln106_fu_237                       |    0    |    0    |    12   |
|          |                        icmp_ln131_fu_275                       |    0    |    0    |    12   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                   in_m2s_len_read_read_fu_96                   |    0    |    0    |    0    |
|   read   |                  in_Img_width_read_read_fu_102                 |    0    |    0    |    0    |
|          |                  in_en_clrsts_read_read_fu_108                 |    0    |    0    |    0    |
|          |                   in_memory_read_read_fu_114                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   write  |                     write_ln0_write_fu_120                     |    0    |    0    |    0    |
|          |                    write_ln173_write_fu_128                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   zext   |                    in_Img_width_cast_fu_189                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   trunc  |                        trunc_ln86_fu_224                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    shl   |                        shl_ln106_fu_243                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|partselect|                        trunc_ln2_fu_254                        |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   sext   |                        sext_ln129_fu_265                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                |  1.298  |   196   |   439   |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     count_1_reg_135     |   32   |
|      count_reg_315      |   32   |
|    icmp_ln106_reg_344   |    1   |
|       idx_reg_308       |   64   |
|in_en_clrsts_read_reg_296|    1   |
| in_m2s_len_read_reg_291 |   32   |
|  in_memory_read_reg_300 |   64   |
|     sub_i_i_reg_322     |   33   |
|       sub_reg_339       |   31   |
|    trunc_ln2_reg_348    |   62   |
|    trunc_ln86_reg_333   |   31   |
+-------------------------+--------+
|          Total          |   383  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         count_1_reg_135                        |  p0  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148 |  p2  |   2  |  62  |   124  ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148 |  p3  |   2  |  31  |   62   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148 |  p4  |   2  |  31  |   62   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2_fu_148 |  p8  |   2  |  31  |   62   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   374  ||   6.49  ||    45   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   196  |   439  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   45   |
|  Register |    -   |   383  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   579  |   484  |
+-----------+--------+--------+--------+
