// Seed: 2699426908
module module_0 (
    output logic id_0,
    output id_1,
    input id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  type_12(
      id_3, 1 - 0
  );
  logic id_6;
  assign id_6 = id_4 ^ "";
  logic id_7, id_8;
  assign id_5 = 1'b0;
endmodule
