Analysis & Synthesis report for ooo_core
Sat Mar 23 15:43:06 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Mar 23 15:43:06 2024           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; ooo_core                                    ;
; Top-level Entity Name       ; DE10_Nano_golden_top                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7         ;                    ;
; Top-level entity name                                                           ; DE10_Nano_golden_top ; ooo_core           ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Mar 23 15:42:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ooo_core -c ooo_core
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(189) near text: "op";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 189
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(189) near text: "<";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 189
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(190) near text: "i";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 190
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(190) near text: "<";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 190
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(190) near text: "+";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 190
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(191) near text: "j";  expecting "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 191
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(191) near text: "<";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 191
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(191) near text: "+";  expecting "<=", or "=". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 191
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(204) near text: ":";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 204
Error (10839): Verilog HDL error at DE10_Nano_golden_top.v(219): using a closing label on a design unit is a SystemVerilog feature File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 219
Error (10112): Ignored design unit "DE10_Nano_golden_top" at DE10_Nano_golden_top.v(36) due to previous errors File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 36
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(244) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 244
Error (10149): Verilog HDL Declaration error at DE10_Nano_golden_top.v(245): identifier "row" is already declared in the present scope File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 245
Error (10149): Verilog HDL Declaration error at DE10_Nano_golden_top.v(256): identifier "numShifterRows" is already declared in the present scope File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 256
Error (10839): Verilog HDL error at DE10_Nano_golden_top.v(266): using a closing label on a design unit is a SystemVerilog feature File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 266
Error (10112): Ignored design unit "right_shift_rotate" at DE10_Nano_golden_top.v(222) due to previous errors File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 222
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(283) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 283
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(313) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 313
Error (10170): Verilog HDL syntax error at DE10_Nano_golden_top.v(323) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/nate/ut/sp24/aca/oo2/DE10_Nano_golden_top.v Line: 323
Info (12021): Found 0 design units, including 0 entities, in source file DE10_Nano_golden_top.v
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning
    Error: Peak virtual memory: 916 megabytes
    Error: Processing ended: Sat Mar 23 15:43:06 2024
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:17


