Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 14 13:29:58 2021
| Host         : DESKTOP-28EGR53 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NRInvSqrRootSM_timing_summary_routed.rpt -pb NRInvSqrRootSM_timing_summary_routed.pb -rpx NRInvSqrRootSM_timing_summary_routed.rpx -warn_on_violation
| Design       : NRInvSqrRootSM
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.837        0.000                      0                  192        0.179        0.000                      0                  192        1.000        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.837        0.000                      0                  192        0.179        0.000                      0                  192        1.000        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter110/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 4.133ns (73.139%)  route 1.518ns (26.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.600 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.129 r  PrevApproxVal0/P[12]
                         net (fo=2, routed)           0.983    10.112    PrevApproxVal0_n_93
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.124    10.236 r  inter110_i_11/O
                         net (fo=3, routed)           0.535    10.771    inter110_i_11_n_0
    DSP48_X0Y5           DSP48E1                                      r  inter110/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.663    11.600    clock_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  inter110/CLK
                         clock pessimism              0.494    12.093    
                         clock uncertainty           -0.035    12.058    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    11.608    inter110
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            PrevApproxVal0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 4.133ns (73.139%)  route 1.518ns (26.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.602 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.129 r  PrevApproxVal0/P[12]
                         net (fo=2, routed)           0.983    10.112    PrevApproxVal0_n_93
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.124    10.236 r  inter110_i_11/O
                         net (fo=3, routed)           0.535    10.771    inter110_i_11_n_0
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.665    11.602    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.519    12.120    
                         clock uncertainty           -0.035    12.085    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    11.635    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter110/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 4.133ns (73.139%)  route 1.518ns (26.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.600 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.129 r  PrevApproxVal0/P[12]
                         net (fo=2, routed)           0.983    10.112    PrevApproxVal0_n_93
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.124    10.236 r  inter110_i_11/O
                         net (fo=3, routed)           0.535    10.771    inter110_i_11_n_0
    DSP48_X0Y5           DSP48E1                                      r  inter110/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.663    11.600    clock_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  inter110/CLK
                         clock pessimism              0.494    12.093    
                         clock uncertainty           -0.035    12.058    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    11.696    inter110
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 inter110/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter120/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 4.125ns (75.807%)  route 1.316ns (24.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 11.598 - 7.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.839     5.118    clock_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  inter110/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.127 r  inter110/P[16]
                         net (fo=1, routed)           0.768     9.895    inter110_n_89
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.116    10.011 r  inter120_i_7/O
                         net (fo=1, routed)           0.548    10.560    inter11[6]
    DSP48_X0Y6           DSP48E1                                      r  inter120/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.661    11.598    clock_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  inter120/CLK
                         clock pessimism              0.494    12.091    
                         clock uncertainty           -0.035    12.056    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.566    11.490    inter120
  -------------------------------------------------------------------
                         required time                         11.490    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 inter110/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter120/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 4.133ns (73.325%)  route 1.504ns (26.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 11.598 - 7.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.839     5.118    clock_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  inter110/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.127 r  inter110/P[10]
                         net (fo=1, routed)           0.946    10.073    inter110_n_95
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.124    10.197 r  inter120_i_13/O
                         net (fo=1, routed)           0.557    10.755    inter11[0]
    DSP48_X0Y6           DSP48E1                                      r  inter120/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.661    11.598    clock_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  inter120/CLK
                         clock pessimism              0.494    12.091    
                         clock uncertainty           -0.035    12.056    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    11.694    inter120
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter110/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 4.133ns (75.829%)  route 1.317ns (24.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.600 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.129 r  PrevApproxVal0/P[17]
                         net (fo=2, routed)           0.922    10.051    PrevApproxVal0_n_88
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.175 r  inter110_i_6/O
                         net (fo=3, routed)           0.396    10.571    inter110_i_6_n_0
    DSP48_X0Y5           DSP48E1                                      r  inter110/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.663    11.600    clock_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  inter110/CLK
                         clock pessimism              0.494    12.093    
                         clock uncertainty           -0.035    12.058    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    11.608    inter110
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            PrevApproxVal0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 4.133ns (75.546%)  route 1.338ns (24.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.602 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     9.129 r  PrevApproxVal0/P[19]
                         net (fo=2, routed)           0.754     9.883    PrevApproxVal0_n_86
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.007 r  inter110_i_4/O
                         net (fo=3, routed)           0.584    10.591    A[9]
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.665    11.602    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.519    12.120    
                         clock uncertainty           -0.035    12.085    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    11.635    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter110/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 4.133ns (75.961%)  route 1.308ns (24.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.600 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.129 r  PrevApproxVal0/P[16]
                         net (fo=2, routed)           0.756     9.885    PrevApproxVal0_n_89
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.009 r  inter110_i_7/O
                         net (fo=3, routed)           0.552    10.561    inter110_i_7_n_0
    DSP48_X0Y5           DSP48E1                                      r  inter110/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.663    11.600    clock_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  inter110/CLK
                         clock pessimism              0.494    12.093    
                         clock uncertainty           -0.035    12.058    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    11.608    inter110
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter110/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 4.133ns (75.996%)  route 1.305ns (24.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.600 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.129 r  PrevApproxVal0/P[11]
                         net (fo=2, routed)           0.759     9.888    PrevApproxVal0_n_94
    SLICE_X11Y10         LUT2 (Prop_lut2_I1_O)        0.124    10.012 r  inter110_i_12/O
                         net (fo=3, routed)           0.547    10.559    inter110_i_12_n_0
    DSP48_X0Y5           DSP48E1                                      r  inter110/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.663    11.600    clock_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  inter110/CLK
                         clock pessimism              0.494    12.093    
                         clock uncertainty           -0.035    12.058    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    11.608    inter110
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 PrevApproxVal0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            PrevApproxVal0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clock rise@7.000ns - clock rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 4.133ns (75.829%)  route 1.317ns (24.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 11.602 - 7.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.841     5.120    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.129 r  PrevApproxVal0/P[17]
                         net (fo=2, routed)           0.922    10.051    PrevApproxVal0_n_88
    SLICE_X11Y11         LUT2 (Prop_lut2_I1_O)        0.124    10.175 r  inter110_i_6/O
                         net (fo=3, routed)           0.396    10.571    inter110_i_6_n_0
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      7.000     7.000 r  
    AA9                                               0.000     7.000 r  clock (IN)
                         net (fo=0)                   0.000     7.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     7.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.665    11.602    clock_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  PrevApproxVal0/CLK
                         clock pessimism              0.519    12.120    
                         clock uncertainty           -0.035    12.085    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    11.635    PrevApproxVal0
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.517    clock_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  PrevApproxVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[2]/Q
                         net (fo=1, routed)           0.115     1.796    PrevApproxVal_reg_n_0_[2]
    SLICE_X8Y9           FDRE                                         r  val_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.035    clock_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  val_out_reg[2]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.063     1.617    val_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.517    clock_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  PrevApproxVal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[11]/Q
                         net (fo=1, routed)           0.117     1.797    PrevApproxVal_reg_n_0_[11]
    SLICE_X8Y11          FDRE                                         r  val_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     2.034    clock_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  val_out_reg[11]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.059     1.612    val_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.488%)  route 0.162ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.518    clock_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  PrevApproxVal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  PrevApproxVal_reg[10]/Q
                         net (fo=1, routed)           0.162     1.821    PrevApproxVal_reg_n_0_[10]
    SLICE_X8Y9           FDRE                                         r  val_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.035    clock_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  val_out_reg[10]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.076     1.630    val_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.518    clock_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  PrevApproxVal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  PrevApproxVal_reg[6]/Q
                         net (fo=1, routed)           0.169     1.828    PrevApproxVal_reg_n_0_[6]
    SLICE_X8Y9           FDRE                                         r  val_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.035    clock_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  val_out_reg[6]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.063     1.617    val_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.926%)  route 0.180ns (56.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.518    clock_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  PrevApproxVal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.659 r  PrevApproxVal_reg[9]/Q
                         net (fo=2, routed)           0.180     1.839    PrevApproxVal_reg_n_0_[9]
    SLICE_X10Y9          FDRE                                         r  val_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.035    clock_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  val_out_reg[9]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.063     1.617    val_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.713%)  route 0.173ns (51.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.517    clock_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  PrevApproxVal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[0]/Q
                         net (fo=1, routed)           0.173     1.853    PrevApproxVal_reg_n_0_[0]
    SLICE_X8Y9           FDRE                                         r  val_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.035    clock_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  val_out_reg[0]/C
                         clock pessimism             -0.482     1.554    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.075     1.629    val_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.315%)  route 0.175ns (51.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.517    clock_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  PrevApproxVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[3]/Q
                         net (fo=1, routed)           0.175     1.856    PrevApproxVal_reg_n_0_[3]
    SLICE_X8Y10          FDRE                                         r  val_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.861     2.034    clock_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  val_out_reg[3]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.059     1.612    val_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 iteration_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            iteration_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.590     1.515    clock_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  iteration_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  iteration_counter_reg[0]/Q
                         net (fo=6, routed)           0.170     1.826    iteration_counter[0]
    SLICE_X9Y14          LUT4 (Prop_lut4_I1_O)        0.043     1.869 r  iteration_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    iteration_counter[2]_i_1_n_0
    SLICE_X9Y14          FDSE                                         r  iteration_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     2.031    clock_IBUF_BUFG
    SLICE_X9Y14          FDSE                                         r  iteration_counter_reg[2]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X9Y14          FDSE (Hold_fdse_C_D)         0.107     1.622    iteration_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PrevApproxVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            val_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.625%)  route 0.173ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.517    clock_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  PrevApproxVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  PrevApproxVal_reg[1]/Q
                         net (fo=1, routed)           0.173     1.854    PrevApproxVal_reg_n_0_[1]
    SLICE_X10Y9          FDRE                                         r  val_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     2.035    clock_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  val_out_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.059     1.593    val_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inter12_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Destination:            inter13_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=7.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.842%)  route 0.159ns (43.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.517    clock_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  inter12_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  inter12_reg[12]/Q
                         net (fo=12, routed)          0.159     1.839    p_2_in
    SLICE_X13Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  inter13[7]_i_1/O
                         net (fo=1, routed)           0.000     1.884    inter13[7]_i_1_n_0
    SLICE_X13Y12         FDRE                                         r  inter13_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.859     2.032    clock_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  inter13_reg[7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.092     1.623    inter13_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.500 }
Period(ns):         7.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         7.000       4.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X10Y10   PrevApproxVal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X11Y9    PrevApproxVal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X10Y11   PrevApproxVal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X10Y10   PrevApproxVal_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X10Y10   PrevApproxVal_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X10Y11   PrevApproxVal_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X13Y15   inter12_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X11Y9    PrevApproxVal_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X11Y9    PrevApproxVal_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y10   PrevApproxVal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y10   PrevApproxVal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X11Y9    PrevApproxVal_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y11   PrevApproxVal_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y11   PrevApproxVal_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y10   PrevApproxVal_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y10   PrevApproxVal_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y10   PrevApproxVal_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y10   PrevApproxVal_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000      SLICE_X10Y11   PrevApproxVal_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y13   inter12_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y14   inter12_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y14   inter12_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y14   inter12_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y13   inter12_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y14   inter12_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y14   inter12_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X13Y14   inter12_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X15Y13   inter13_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X9Y14    iteration_counter_reg[0]/C



