// Seed: 2599063724
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  wire  id_3,
    input  wand  id_4,
    input  wor   id_5,
    output tri0  id_6
);
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd10,
    parameter id_4 = 32'd86
) (
    output wand id_0,
    input uwire _id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 _id_4,
    input tri id_5,
    input supply1 id_6,
    input tri1 id_7,
    inout wire id_8
);
  logic [id_4 : id_1] id_10;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_0,
      id_6,
      id_7,
      id_5,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
