Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
Jeffrey M. Arnold , Duncan A. Buell , Elaine G. Davis, Splash 2, Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, p.316-322, June 29-July 01, 1992, San Diego, California, USA[doi>10.1145/140901.141896]
Bienia, C., Kumar, S., Singh, J. P., and Li, K. 2008. The PARSEC Benchmark Suite: Characterization and Architectural Implications. Technical Report TR-811-08. Princeton University.
Yiran Chen , Hai Li , Xiaobin Wang , Wenzhong Zhu , Wei Xu , Tong Zhang, Combined magnetic- and circuit-level enhancements for the nondestructive self-reference scheme of STT-RAM, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840847]
Yu-Ting Chen , Jason Cong , Hui Huang , Chunyue Liu , Raghu Prabhakar , Glenn Reinman, Static and dynamic co-optimizations for blocks mapping in hybrid caches, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333717]
Cheng, C.-T., Tsai, Y.-C., and Cheng, K.-H. 2010. A high-speed current mode sense amplifier for Spin-Torque Transfer Magnetic Random Access Memory. In Proceedings of the International Midwest Symposium on Circuits and Systems (MWSCAS’10). 181--184.
Diao, Z., Li, Z., Wang, S., Ding, Y., Panchula, A., Chen, E., Wang, L.-C., and Huai, Y. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. Journal of Physics: Condensed Matter 19, 16, 165209.
Chen Ding , Yutao Zhong, Predicting whole-program locality through reuse distance analysis, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781159]
Xiaochen Guo , Engin Ipek , Tolga Soyata, Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816012]
Hosomi, M. and others. 2005a. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM. In Proceedings of the IEEE International Electron Devices Meeting (IEDM’05).
Hosomi, M., Yamagishi, H., Yamamoto, T., Bessha, K. and others. 2005b. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM. IEDM Technical Digest 2, 25, 459--462.
Kalter, H. L., Stapper, C. H., Jr. Barth, J. E., DiLorenzo, J., Drake, C. E., Fifield, J. A., Jr. Kelley, G. A., Lewis, S. C., van der Hoeven, W. B., and Yankosky, J. A. 1990. A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC. IEEE Journal of Solid-State Circuits 25, 5, 1118--1128.
Li, H., Wang, X., Ong, Z.-L., Zhang, Y., Wong, W.-F., Wang, P., and Cheng, Y. 2011a. Performance, Power and Reliability Tradeoffs of STT-RAM Cell Subjective to Architecture-level Requirement. In Proceedings of the IEEE International Magnetics Conference (InterMag’11).
Li, H., Wang, X., Ong, Z.-L., Wong, W.-F., Zhang, Y., Wang, P., and Chen, Y. 2011b. Performance, power, and reliability tradeoffs of STT-RAM cell subjective to architecture-level requirement. IEEE Transaction on Magnetics 47, 10, 2356--2359.
Jing Li , Charles Augustine , Sayeef Salahuddin , Kaushik Roy, Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391540]
Qingan Li , Mengying Zhao , Chun Jason Xue , Yanxiang He, Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache, ACM SIGPLAN Notices, v.47 n.5, MAY 2012[doi>10.1145/2345141.2248434]
Yong Li , Yiran Chen , Alex K. Jones, A software approach for combating asymmetries of non-volatile memories, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333708]
Qingda Lu , Christophe Alias , Uday Bondhugula , Thomas Henretty , Sriram Krishnamoorthy , J. Ramanujam , Atanas Rountev , P. Sadayappan , Yongjian Chen , Haibo Lin , Tin-fook Ngai, Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.348-357, September 12-16, 2009[doi>10.1109/PACT.2009.36]
Chi-Keung Luk , Todd C. Mowry, Automatic Compiler-Inserted Prefetching for Pointer-Based Applications, IEEE Transactions on Computers, v.48 n.2, p.134-141, February 1999[doi>10.1109/12.752654]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
ElMoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Charles Yount , James Woodlee, Characterization of SPEC CPU2006 and SPEC OMP2001: Regression Models and their Transferability, Proceedings of the ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software, p.179-190, April 20-22, 2008[doi>10.1109/ISPASS.2008.4510750]
Moinuddin K. Qureshi , Michele M. Franceschini , Ashish Jagmohan , Luis A. Lastras, PreSET: improving performance of phase change memories by exploiting asymmetry in write times, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Qureshi, M. K., Franceschini, M. M., and Lastras-Montano, L.-A. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA’10).
Mitchelle Rasquinha , Dhruv Choudhary , Subho Chatterjee , Saibal Mukhopadhyay , Sudhakar Yalamanchili, An energy efficient cache design using spin torque transfer (STT) RAM, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840931]
Scheuerlein, R., Gallagher, W., Parkin, S., Lee, A., Ray, S., Robertazzi, R., and Reohr, W. 2000. A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell. In Proceedings of the IEEE International Conference on Solid-State Circuits (ISSCC’00). 128--129.
Shivakumar, P. and Jouppi, N. P. 2001. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report.
Amith Singhee , Rob A. Rutenbar, Statistical blockade: very fast statistical simulation and modeling of rare circuit events and its application to memory design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.8, p.1176-1189, August 2009[doi>10.1109/TCAD.2009.2020721]
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA’09). 239--249.
Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]
Wujie Wen , Yaojun Zhang , Yiran Chen , Yu Wang , Yuan Xie, PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228580]
Michael Edward Wolf, Improving locality and parallelism in nested loops, Stanford University, Stanford, CA, 1992
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Yaojun Zhang , Xiaobin Wang , Yong Li , A. K. Jones , Yiran Chen, Asymmetry of MTJ switching and its implication to STT-RAM designs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Zhang, Y., Wen, W., and Chen, Y. 2012b. The Prospect of STT-RAM Scaling from Readability Perspective. IEEE Transactions on Magnetics 48, 11, 3035--3038.
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
