

================================================================
== Vivado HLS Report for 'setMem'
================================================================
* Date:           Mon Jul 10 03:22:19 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_8
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  204805|    1|  204805|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    0|  204799|         1|          -|          -| 0 ~ 204799 |    no    |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp_1)
	7  / (!tmp_1)
2 --> 
	3  / true
3 --> 
	4  / (!tmp_2)
	3  / (tmp_2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.24>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %address)"   --->   Operation 9 'read' 'address_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%value_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %value_r)"   --->   Operation 10 'read' 'value_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%address1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %address_read, i32 2, i32 31)"   --->   Operation 11 'partselect' 'address1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = zext i30 %address1 to i64"   --->   Operation 12 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MASTER_addr = getelementptr i32* %MASTER, i64 %tmp_4"   --->   Operation 13 'getelementptr' 'MASTER_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MASTER), !map !9"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %value_r) nounwind, !map !15"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !21"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @setMem_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MASTER, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [7 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:2]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %address, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:2]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:3]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = zext i8 %value_read to i32" [Lab_8/core.cpp:4]   --->   Operation 22 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %value_r, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Lab_8/core.cpp:4]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.47ns)   --->   "%tmp_1 = icmp slt i32 %size_read, 204800" [Lab_8/core.cpp:6]   --->   Operation 24 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %.loopexit" [Lab_8/core.cpp:6]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 26 [1/1] (8.75ns)   --->   "%MASTER_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %MASTER_addr, i32 %size_read)" [Lab_8/core.cpp:9]   --->   Operation 26 'writereq' 'MASTER_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [Lab_8/core.cpp:7]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%memAddr = phi i18 [ %memAddr_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 28 'phi' 'memAddr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%memAddr_cast = zext i18 %memAddr to i32" [Lab_8/core.cpp:7]   --->   Operation 29 'zext' 'memAddr_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %memAddr_cast, %size_read" [Lab_8/core.cpp:7]   --->   Operation 30 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 204799, i64 0) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.13ns)   --->   "%memAddr_1 = add i18 %memAddr, 1" [Lab_8/core.cpp:7]   --->   Operation 32 'add' 'memAddr_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [Lab_8/core.cpp:7]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %MASTER_addr, i32 %tmp, i4 -1)" [Lab_8/core.cpp:9]   --->   Operation 34 'write' <Predicate = (tmp_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader" [Lab_8/core.cpp:7]   --->   Operation 35 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 36 [5/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 36 'writeresp' 'MASTER_addr_wr_resp' <Predicate = (!tmp_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 37 [4/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 37 'writeresp' 'MASTER_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 38 [3/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 38 'writeresp' 'MASTER_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 39 [2/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 39 'writeresp' 'MASTER_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 40 [1/5] (8.75ns)   --->   "%MASTER_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MASTER_addr)" [Lab_8/core.cpp:9]   --->   Operation 40 'writeresp' 'MASTER_addr_wr_resp' <Predicate = (tmp_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 41 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (tmp_1)> <Delay = 1.76>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_0_cast)   --->   "%p_0 = phi i1 [ true, %0 ], [ false, %.loopexit.loopexit ]"   --->   Operation 42 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_0_cast = select i1 %p_0, i32 -1, i32 0" [Lab_8/core.cpp:15]   --->   Operation 43 'select' 'p_0_cast' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "ret i32 %p_0_cast" [Lab_8/core.cpp:15]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MASTER]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ value_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read           (read             ) [ 00110000]
address_read        (read             ) [ 00000000]
value_read          (read             ) [ 00000000]
address1            (partselect       ) [ 00000000]
tmp_4               (zext             ) [ 00000000]
MASTER_addr         (getelementptr    ) [ 00111111]
StgValue_14         (specbitsmap      ) [ 00000000]
StgValue_15         (specbitsmap      ) [ 00000000]
StgValue_16         (specbitsmap      ) [ 00000000]
StgValue_17         (specbitsmap      ) [ 00000000]
StgValue_18         (spectopmodule    ) [ 00000000]
StgValue_19         (specinterface    ) [ 00000000]
StgValue_20         (specinterface    ) [ 00000000]
StgValue_21         (specinterface    ) [ 00000000]
tmp                 (zext             ) [ 00110000]
StgValue_23         (specinterface    ) [ 00000000]
tmp_1               (icmp             ) [ 01111111]
StgValue_25         (br               ) [ 01111111]
MASTER_addr_wr_req  (writereq         ) [ 00000000]
StgValue_27         (br               ) [ 00110000]
memAddr             (phi              ) [ 00010000]
memAddr_cast        (zext             ) [ 00000000]
tmp_2               (icmp             ) [ 00010000]
empty               (speclooptripcount) [ 00000000]
memAddr_1           (add              ) [ 00110000]
StgValue_33         (br               ) [ 00000000]
StgValue_34         (write            ) [ 00000000]
StgValue_35         (br               ) [ 00110000]
MASTER_addr_wr_resp (writeresp        ) [ 00000000]
StgValue_41         (br               ) [ 00000000]
p_0                 (phi              ) [ 00000001]
p_0_cast            (select           ) [ 00000000]
StgValue_44         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MASTER">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MASTER"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="value_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="address">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="address"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="setMem_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="size_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="address_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="address_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="value_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_writeresp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="0" index="2" bw="32" slack="1"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="MASTER_addr_wr_req/2 MASTER_addr_wr_resp/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_34_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2"/>
<pin id="101" dir="0" index="2" bw="8" slack="2"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="memAddr_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="18" slack="1"/>
<pin id="109" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="memAddr (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="memAddr_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="18" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="memAddr/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="6"/>
<pin id="120" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="6"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="address1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="30" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="6" slack="0"/>
<pin id="135" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="address1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="30" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="MASTER_addr_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="30" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MASTER_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="19" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="memAddr_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="18" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="memAddr_cast/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="memAddr_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="18" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="memAddr_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_0_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_cast/7 "/>
</bind>
</comp>

<comp id="183" class="1005" name="size_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="MASTER_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MASTER_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="6"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="memAddr_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="18" slack="0"/>
<pin id="209" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="memAddr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="80" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="130" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="86" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="74" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="111" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="111" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="122" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="72" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="74" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="192"><net_src comp="144" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="198"><net_src comp="150" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="203"><net_src comp="154" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="169" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MASTER | {2 3 4 5 6 7 }
 - Input state : 
	Port: setMem : value_r | {1 }
	Port: setMem : address | {1 }
	Port: setMem : size | {1 }
  - Chain level:
	State 1
		tmp_4 : 1
		MASTER_addr : 2
		StgValue_25 : 1
	State 2
	State 3
		memAddr_cast : 1
		tmp_2 : 2
		memAddr_1 : 1
		StgValue_33 : 3
	State 4
	State 5
	State 6
	State 7
		p_0 : 1
		p_0_cast : 2
		StgValue_44 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |       tmp_1_fu_154      |    0    |    18   |
|          |       tmp_2_fu_164      |    0    |    18   |
|----------|-------------------------|---------|---------|
|    add   |     memAddr_1_fu_169    |    0    |    25   |
|----------|-------------------------|---------|---------|
|  select  |     p_0_cast_fu_175     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |   size_read_read_fu_74  |    0    |    0    |
|   read   | address_read_read_fu_80 |    0    |    0    |
|          |  value_read_read_fu_86  |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_92   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_34_write_fu_98 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     address1_fu_130     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_4_fu_140      |    0    |    0    |
|   zext   |        tmp_fu_150       |    0    |    0    |
|          |   memAddr_cast_fu_160   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    63   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|MASTER_addr_reg_189|   32   |
| memAddr_1_reg_207 |   18   |
|  memAddr_reg_107  |   18   |
|    p_0_reg_118    |    1   |
| size_read_reg_183 |   32   |
|   tmp_1_reg_200   |    1   |
|    tmp_reg_195    |   32   |
+-------------------+--------+
|       Total       |   134  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_92 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  1.769  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   63   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   134  |   63   |
+-----------+--------+--------+--------+
