<module name="DDRSS0_SS_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRSS_SS_ID_REV_REG" acronym="DDRSS_SS_ID_REV_REG" offset="0x0" width="32" description="The Subsystem ID and Revision Register contains the module ID, major, and minor revisions for the subsystem.">
    <bitfield id="MOD_ID" width="16" begin="31" end="16" resetval="0x6800" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0xF" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="MAJ_REV" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="MIN_REV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_SS_CTL_REG" acronym="DDRSS_SS_CTL_REG" offset="0x4" width="32" description="The Subsystem Control Register contains fields for control functions required for submodules in the subsystem.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="X22_LPDDR4" width="1" begin="16" end="16" resetval="0x0" description="Write 0x1 to enable x22 LPDDR4 mode: 16-bit data plus 6-bit ECC with LPDDR4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTL_ARST" width="1" begin="0" end="0" resetval="0x1" description="DDR controller and DDR PHY requires reset sequencing through software.Write 0 to deassert resets to the controller and PHY during initialization procedure. Write 1 to assert the resets.NOTE:This bit must only be used for the reset deassertion sequence during power-up. It must not be used for reset assertion after power-up, since it only resets the DDR controller and PHY, and does not reset the MSMC2DDR bridge or other DDRSS submodules. The MSMC2DDR bridge and the DDR controller use a credit based scheme for the HIF interface. Resetting just the DDR controller and not resetting the MSMC2DDR bridge will cause credit counts in the bridge to go out of sync with respect to the DDR controller, potentially causing a hang." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_CTL_REG" acronym="DDRSS_V2H_CTL_REG" offset="0x20" width="32" description="The MSMC2DDR Bridge Control register contains control functions required for the MSMC2DDR bridge.">
    <bitfield id="RMW_EN" width="1" begin="31" end="31" resetval="0x0" description="Enables the ability for the MSMC2DDR bridge to create RMW operations for the DDR controller for sub DDR bus-width quanta writes.That is if a write occurs and the byte enables do not cover an entire DDR bus-width quanta a RMW operation is requested. This must be set to 1 if ECC and/or DBI is enabled in the DDR controller." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CRIT_THRESH" width="5" begin="16" end="12" resetval="0x7" description="Critical threshold.The MSMC2DDR bridge will give back global credits on the VBUSM.C interface only if the available credits on the LPR/NPW queues in the DDR controller are greater than this value. It must be ensured that this value is less than the SCHED.lpr_num_entries+1 in the DDR controller. The reset values of this field and SCHED.lpr_num_entries are optimal however, they can be changed for better traffic shaping." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDRAM_IDX" width="5" begin="9" end="5" resetval="0x1F" description="SDRAM Index = log2(connected SDRAM size) - 16.The sdram_idx describes the number of address bits minus 16 that are used to determine the mask used to detect memory rollover and prevent aliasing and false coherency issues." range="" rwaccess="RW"/>
    <bitfield id="REGION_IDX" width="5" begin="4" end="0" resetval="0x1F" description="Region Index = log2(CBA region size) - 16.The region_idx describes the number of address bits minus 16 that are used to determine the mask used to detect memory rollover and prevent aliasing and false coherency issues." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_R1_MAT_REG" acronym="DDRSS_V2H_R1_MAT_REG" offset="0x24" width="32" description="The Range 1 Match Register allows a single master to a range of masters to change their priority mapping. This allows selective masters to be increased or decreased in effective priority. Range 1 Match Register uses the associated Range 1 Priority Map Register. The highest Range Match Register will take priority and will be used in case of multiple range matches.">
    <bitfield id="RANGE1_RANGEEN_A" width="1" begin="31" end="31" resetval="0x0" description="The range1_rangeen_a enables the RouteId AND'd with range1_mask_a to match the range1_routeid_a" range="" rwaccess="RW"/>
    <bitfield id="RANGE1_MASK_A" width="3" begin="30" end="28" resetval="0x0" description="The range1_mask_a allows a number of least significant bits to be ignored prior to the match of the routeid_a" range="" rwaccess="RW"/>
    <bitfield id="RANGE1_ROUTEID_A" width="12" begin="27" end="16" resetval="0x0" description="The range1_routeid_a is the value that is compared to the RouteId arriving on the command interface" range="" rwaccess="RW"/>
    <bitfield id="RANGE1_RANGEEN_B" width="1" begin="15" end="15" resetval="0x0" description="The range1_rangeen_b enables the RouteId AND'd with range1_mask_b to match the range1_routeid_b" range="" rwaccess="RW"/>
    <bitfield id="RANGE1_MASK_B" width="3" begin="14" end="12" resetval="0x0" description="The range1_mask_b allows a number of least significant bits to be ignored prior to the match of the routeid_b" range="" rwaccess="RW"/>
    <bitfield id="RANGE1_ROUTEID_B" width="12" begin="11" end="0" resetval="0x0" description="The range1_routeid_b is the value that is compared to the RouteId arriving on the command interface" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_R2_MAT_REG" acronym="DDRSS_V2H_R2_MAT_REG" offset="0x28" width="32" description="The Range 2 Match Register allows a single master to a range of masters to change their priority mapping. This allows selective masters to be increased or decreased in effective priority. Range 2 Match Register uses the associated Range 2 Priority Map Register. The highest Range Match Register will take priority and will be used in case of multiple range matches.">
    <bitfield id="RANGE2_RANGEEN_A" width="1" begin="31" end="31" resetval="0x0" description="The range2_rangeen_a enables the RouteId AND'd with range2_mask_a to match the range2_routeid_a" range="" rwaccess="RW"/>
    <bitfield id="RANGE2_MASK_A" width="3" begin="30" end="28" resetval="0x0" description="The range2_mask_a allows a number of least significant bits to be ignored prior to the match of the routeid_a" range="" rwaccess="RW"/>
    <bitfield id="RANGE2_ROUTEID_A" width="12" begin="27" end="16" resetval="0x0" description="The range2_routeid_a is the value that is compared to the RouteId arriving on the command interface" range="" rwaccess="RW"/>
    <bitfield id="RANGE2_RANGEEN_B" width="1" begin="15" end="15" resetval="0x0" description="The range2_rangeen_b enables the RouteId AND'd with range2_mask_b to match the range2_routeid_b" range="" rwaccess="RW"/>
    <bitfield id="RANGE2_MASK_B" width="3" begin="14" end="12" resetval="0x0" description="The range2_mask_b allows a number of least significant bits to be ignored prior to the match of the routeid_b" range="" rwaccess="RW"/>
    <bitfield id="RANGE2_ROUTEID_B" width="12" begin="11" end="0" resetval="0x0" description="The range2_routeid_b is the value that is compared to the RouteId arriving on the command interface" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_R3_MAT_REG" acronym="DDRSS_V2H_R3_MAT_REG" offset="0x2C" width="32" description="The Range 3 Match Register allows a single master to a range of masters to change their priority mapping. This allows selective masters to be increased or decreased in effective priority. Range 3 Match Register uses the associated Range 3 Priority Map Register. The highest Range Match Register will take priority and will be used in case of multiple range matches.">
    <bitfield id="RANGE3_RANGEEN_A" width="1" begin="31" end="31" resetval="0x0" description="The range3_rangeen_a enables the RouteId AND'd with range3_mask_a to match the range3_routeid_a" range="" rwaccess="RW"/>
    <bitfield id="RANGE3_MASK_A" width="3" begin="30" end="28" resetval="0x0" description="The range3_mask_a allows a number of least significant bits to be ignored prior to the match of the routeid_a" range="" rwaccess="RW"/>
    <bitfield id="RANGE3_ROUTEID_A" width="12" begin="27" end="16" resetval="0x0" description="The range3_routeid_a is the value that is compared to the RouteId arriving on the command interface" range="" rwaccess="RW"/>
    <bitfield id="RANGE3_RANGEEN_B" width="1" begin="15" end="15" resetval="0x0" description="The range3_rangeen_b enables the RouteId AND'd with range3_mask_b to match the range3_routeid_b" range="" rwaccess="RW"/>
    <bitfield id="RANGE3_MASK_B" width="3" begin="14" end="12" resetval="0x0" description="The range3_mask_b allows a number of least significant bits to be ignored prior to the match of the routeid_b" range="" rwaccess="RW"/>
    <bitfield id="RANGE3_ROUTEID_B" width="12" begin="11" end="0" resetval="0x0" description="The range3_routeid_b is the value that is compared to the RouteId arriving on the command interface" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_LPT_DEF_PRI_MAP_REG" acronym="DDRSS_V2H_LPT_DEF_PRI_MAP_REG" offset="0x30" width="32" description="The LPT Default Priority Mapping Register is used for accesses arriving on the Low Priority Thread on the VBUSM.C interface. The lpt_primapX is defined {HPR,cos_level} where the HPR (High Priority Read) bit will force a high priority read and the cos_level is 1-3 where 0 is Low Priority Read/Normal Priority Write (LPR/NPW). The cos_level 1-3 will apply the latency for the associated Class Latency Register to the HIF using Variable Priority Read/Write (VPR/VPW).">
    <bitfield id="LPT_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0" range="" rwaccess="RW"/>
    <bitfield id="LPT_PRIMAP1" width="4" begin="27" end="24" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_PRIMAP2" width="4" begin="23" end="20" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_PRIMAP3" width="4" begin="19" end="16" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_PRIMAP4" width="4" begin="15" end="12" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 4" range="" rwaccess="RW"/>
    <bitfield id="LPT_PRIMAP5" width="4" begin="11" end="8" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 5" range="" rwaccess="RW"/>
    <bitfield id="LPT_PRIMAP6" width="4" begin="7" end="4" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 6" range="" rwaccess="RW"/>
    <bitfield id="LPT_PRIMAP7" width="4" begin="3" end="0" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 7" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_LPT_R1_PRI_MAP_REG" acronym="DDRSS_V2H_LPT_R1_PRI_MAP_REG" offset="0x34" width="32" description="The LPT Range 1 Priority Mapping Register is used to map the inbound priority on the Low Priority Thread to the latency class when a RouteId match 1 occurs. This allows the CoS level to be changed from the LPT Default Priority Mapping value.">
    <bitfield id="LPT_RANGE1_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE1_PRIMAP1" width="4" begin="27" end="24" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 1 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE1_PRIMAP2" width="4" begin="23" end="20" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 2 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE1_PRIMAP3" width="4" begin="19" end="16" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 3 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE1_PRIMAP4" width="4" begin="15" end="12" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 4 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE1_PRIMAP5" width="4" begin="11" end="8" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 5 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE1_PRIMAP6" width="4" begin="7" end="4" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 6 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE1_PRIMAP7" width="4" begin="3" end="0" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 7 for range match 1" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_LPT_R2_PRI_MAP_REG" acronym="DDRSS_V2H_LPT_R2_PRI_MAP_REG" offset="0x38" width="32" description="The LPT Range 2 Priority Mapping Register is used to map the inbound priority on the Low Priority Thread to the latency class when a RouteId match 2 occurs. This allows the CoS level to be changed from the LPT Default Priority Mapping value.">
    <bitfield id="LPT_RANGE2_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE2_PRIMAP1" width="4" begin="27" end="24" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 1 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE2_PRIMAP2" width="4" begin="23" end="20" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 2 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE2_PRIMAP3" width="4" begin="19" end="16" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 3 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE2_PRIMAP4" width="4" begin="15" end="12" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 4 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE2_PRIMAP5" width="4" begin="11" end="8" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 5 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE2_PRIMAP6" width="4" begin="7" end="4" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 6 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE2_PRIMAP7" width="4" begin="3" end="0" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 7 for range match 2" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_LPT_R3_PRI_MAP_REG" acronym="DDRSS_V2H_LPT_R3_PRI_MAP_REG" offset="0x3C" width="32" description="The LPT Range 3 Priority Mapping Register is used to map the inbound priority on the Low Priority Thread to the latency class when a RouteId match 3 occurs. This allows the CoS level to be changed from the LPT Default Priority Mapping value.">
    <bitfield id="LPT_RANGE3_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE3_PRIMAP1" width="4" begin="27" end="24" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 1 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE3_PRIMAP2" width="4" begin="23" end="20" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 2 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE3_PRIMAP3" width="4" begin="19" end="16" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 3 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE3_PRIMAP4" width="4" begin="15" end="12" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 4 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE3_PRIMAP5" width="4" begin="11" end="8" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 5 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE3_PRIMAP6" width="4" begin="7" end="4" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 6 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="LPT_RANGE3_PRIMAP7" width="4" begin="3" end="0" resetval="0x0" description="The field contains the HPR and cos_level for the VBUSM.C priority 7 for range match 3" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_C1_LAT_REG" acronym="DDRSS_V2H_C1_LAT_REG" offset="0x40" width="32" description="The Class 1 Latency Register is used to control how long a command may stay in the memory controller before it is executed without regard to performance impact of the DDR. The user must be careful when using small values as the smaller the value are, the more DDR thrashing could occur reducing overall system throughput.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLASS1_LATENCY" width="11" begin="10" end="0" resetval="0x3FF" description="The field contains the latency given in ddrss_ctl_clk cycles when the resulting priority map matches this class number.A value of zero causes that class of service to be disabled." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_C2_LAT_REG" acronym="DDRSS_V2H_C2_LAT_REG" offset="0x44" width="32" description="The Class 2 Latency Register is used to control how long a command may stay in the memory controller before it is executed without regard to performance impact of the DDR. The user must be careful when using small values as the smaller the value are, the more DDR thrashing could occur reducing overall system throughput.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLASS2_LATENCY" width="11" begin="10" end="0" resetval="0x3FF" description="The field contains the latency given in ddrss_ctl_clk cycles when the resulting priority map matches this class number.A value of zero causes that class of service to be disabled." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_C3_LAT_REG" acronym="DDRSS_V2H_C3_LAT_REG" offset="0x48" width="32" description="The Class 3 Latency Register is used to control how long a command may stay in the memory controller before it is executed without regard to performance impact of the DDR. The user must be careful when using small values as the smaller the value are, the more DDR thrashing could occur reducing overall system throughput.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLASS3_LATENCY" width="11" begin="10" end="0" resetval="0x3FF" description="The field contains the latency given in ddrss_ctl_clk cycles when the resulting priority map matches this class number.A value of zero causes that class of service to be disabled." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_HPT_DEF_PRI_MAP_REG" acronym="DDRSS_V2H_HPT_DEF_PRI_MAP_REG" offset="0x4C" width="32" description="The HPT Default Priority Mapping Register is used for accesses arriving on the High Priority Thread on the VBUSM.C interface. The hpt_primapX is defined {HPR,cos_level} where the HPR (High Priority Read) bit will force a high priority read and the cos_level is 1-3 where 0 is Low Priority Read/Normal Priority Write (LPR/NPW). The cos_level 1-3 will apply the latency for the associated Class Latency Register to the HIF using Variable Priority Read/Write (VPR/VPW).">
    <bitfield id="HPT_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0" range="" rwaccess="RW"/>
    <bitfield id="HPT_PRIMAP1" width="4" begin="27" end="24" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_PRIMAP2" width="4" begin="23" end="20" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_PRIMAP3" width="4" begin="19" end="16" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_PRIMAP4" width="4" begin="15" end="12" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 4" range="" rwaccess="RW"/>
    <bitfield id="HPT_PRIMAP5" width="4" begin="11" end="8" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 5" range="" rwaccess="RW"/>
    <bitfield id="HPT_PRIMAP6" width="4" begin="7" end="4" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 6" range="" rwaccess="RW"/>
    <bitfield id="HPT_PRIMAP7" width="4" begin="3" end="0" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 7" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_HPT_R1_PRI_MAP_REG" acronym="DDRSS_V2H_HPT_R1_PRI_MAP_REG" offset="0x50" width="32" description="The HPT Range 1 Priority Mapping Register is used to map the inbound priority on the High Priority Thread to the latency class when a RouteId match 1 occurs. This allows the CoS level to be changed from the HPT Default Priority Mapping value.">
    <bitfield id="HPT_RANGE1_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE1_PRIMAP1" width="4" begin="27" end="24" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 1 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE1_PRIMAP2" width="4" begin="23" end="20" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 2 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE1_PRIMAP3" width="4" begin="19" end="16" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 3 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE1_PRIMAP4" width="4" begin="15" end="12" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 4 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE1_PRIMAP5" width="4" begin="11" end="8" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 5 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE1_PRIMAP6" width="4" begin="7" end="4" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 6 for range match 1" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE1_PRIMAP7" width="4" begin="3" end="0" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 7 for range match 1" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_HPT_R2_PRI_MAP_REG" acronym="DDRSS_V2H_HPT_R2_PRI_MAP_REG" offset="0x54" width="32" description="The HPT Range 2 Priority Mapping Register is used to map the inbound priority on the High Priority Thread to the latency class when a RouteId match 2 occurs. This allows the CoS level to be changed from the HPT Default Priority Mapping value.">
    <bitfield id="HPT_RANGE2_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE2_PRIMAP1" width="4" begin="27" end="24" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 1 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE2_PRIMAP2" width="4" begin="23" end="20" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 2 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE2_PRIMAP3" width="4" begin="19" end="16" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 3 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE2_PRIMAP4" width="4" begin="15" end="12" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 4 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE2_PRIMAP5" width="4" begin="11" end="8" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 5 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE2_PRIMAP6" width="4" begin="7" end="4" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 6 for range match 2" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE2_PRIMAP7" width="4" begin="3" end="0" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 7 for range match 2" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_HPT_R3_PRI_MAP_REG" acronym="DDRSS_V2H_HPT_R3_PRI_MAP_REG" offset="0x58" width="32" description="The HPT Range 3 Priority Mapping Register is used to map the inbound priority on the High Priority Thread to the latency class when a RouteId match 3 occurs. This allows the CoS level to be changed from the HPT Default Priority Mapping value.">
    <bitfield id="HPT_RANGE3_PRIMAP0" width="4" begin="31" end="28" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 0 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE3_PRIMAP1" width="4" begin="27" end="24" resetval="0xB" description="The field contains the HPR and cos_level for the VBUSM.C priority 1 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE3_PRIMAP2" width="4" begin="23" end="20" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 2 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE3_PRIMAP3" width="4" begin="19" end="16" resetval="0x3" description="The field contains the HPR and cos_level for the VBUSM.C priority 3 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE3_PRIMAP4" width="4" begin="15" end="12" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 4 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE3_PRIMAP5" width="4" begin="11" end="8" resetval="0x2" description="The field contains the HPR and cos_level for the VBUSM.C priority 5 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE3_PRIMAP6" width="4" begin="7" end="4" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 6 for range match 3" range="" rwaccess="RW"/>
    <bitfield id="HPT_RANGE3_PRIMAP7" width="4" begin="3" end="0" resetval="0x1" description="The field contains the HPR and cos_level for the VBUSM.C priority 7 for range match 3" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_V2H_AERR_LOG1_REG" acronym="DDRSS_V2H_AERR_LOG1_REG" offset="0x70" width="32" description="The Address Error Log 1 register displays the routeID and lsb of the address for the first VBUSM.C command that was outside the programmed addressing range. Writing a 0x1 will clear all fields. Writing any other value has no effect. The Address Error Log 2 register will also be cleared upon writing this register.">
    <bitfield id="AERR_ADDR_LSB" width="20" begin="31" end="12" resetval="0x0" description="Address[19:0] of the VBUSM.C command" range="" rwaccess="RW1C"/>
    <bitfield id="AERR_ROUTE_ID" width="12" begin="11" end="0" resetval="0x0" description="RouteID of the VBUSM.C write command" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_V2H_AERR_LOG2_REG" acronym="DDRSS_V2H_AERR_LOG2_REG" offset="0x74" width="32" description="The Address Error Log 2 registers displays the msb of the address for the first VBUSM.C command that was outside the programmed addressing range. This register will be cleared upon writing the Address Error Log 1 register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="AERR_ADDR_MSB" width="28" begin="27" end="0" resetval="0x0" description="Address[47:20] of the VBUSM.C command" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_V2H_OERR_LOG_REG" acronym="DDRSS_V2H_OERR_LOG_REG" offset="0x78" width="32" description="The Opcode Error Log register displays the routeID and opcode for the first VBUSM.C command that had an unsupported opcode. Writing a 0x1 will clear all fields. Writing any other value has no effect.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OERR_OP_CODE" width="6" begin="17" end="12" resetval="0x0" description="Opcode of the VBUSM.C command" range="" rwaccess="RW1C"/>
    <bitfield id="OERR_ROUTE_ID" width="12" begin="11" end="0" resetval="0x0" description="RouteID of the VBUSM.C command" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_V2H_1B_ERR_CNT_REG" acronym="DDRSS_V2H_1B_ERR_CNT_REG" offset="0x80" width="32" description="MSMC2DDR Bridge 1-Bit EDC Error Count Register">
    <bitfield id="EDC_1B_ERR_CNT" width="32" begin="31" end="0" resetval="0x0" description="32-bit counter that displays number of 1-bit EDC errors on write data received on the VBUSM.C interface.Writing a 0x1 will clear this count. Writing any other value has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_V2H_1B_ERR_LOG1_REG" acronym="DDRSS_V2H_1B_ERR_LOG1_REG" offset="0x84" width="32" description="The 1-Bit EDC Error Log 1 register displays the routeID, error position, and lsb of the address for the first VBUSM.C write that incurred 1-bit EDC error. Writing a 0x1 will clear all fields. Writing any other value has no effect. The 1-Bit EDC Error Log 2 register will also be cleared upon writing this register.">
    <bitfield id="ADDR_LSB_1B" width="11" begin="31" end="21" resetval="0x0" description="Address[15:5] of the VBUSM.C write command" range="" rwaccess="RW1C"/>
    <bitfield id="ERR_POS_1B" width="9" begin="20" end="12" resetval="0x0" description="Bit error position" range="" rwaccess="RW1C"/>
    <bitfield id="ROUTE_ID_1B" width="12" begin="11" end="0" resetval="0x0" description="RouteID of the VBUSM.C write command" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_V2H_1B_ERR_LOG2_REG" acronym="DDRSS_V2H_1B_ERR_LOG2_REG" offset="0x88" width="32" description="The 1-Bit EDC Error Log 2 registers displays the msb of the address for the first VBUSM.C write that incurred 1-bit EDC error. This register will be cleared upon writing the 1-Bit EDC Error Log 1 register.">
    <bitfield id="ADDR_MSB_1B" width="32" begin="31" end="0" resetval="0x0" description="Address[47:16] of the VBUSM.C write command" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_V2H_2B_ERR_LOG1_REG" acronym="DDRSS_V2H_2B_ERR_LOG1_REG" offset="0x8C" width="32" description="The 2-Bit EDC Error Log 1 register displays the routeID, error position, and address of the first VBUSM.C write that incurs 2-bit EDC error. Writing a 0x1 clear all fields. Writing any other value has no effect. The 2-Bit EDC Error Log 2 register will also be cleared upon writing this register.">
    <bitfield id="ADR_LSB_2B" width="11" begin="31" end="21" resetval="0x0" description="Address[15:5] of the VBUSM.C write command" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="9" begin="20" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ROUTE_ID_2B" width="12" begin="11" end="0" resetval="0x0" description="RouteID of the VBUSM.C write command" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_V2H_2B_ERR_LOG2_REG" acronym="DDRSS_V2H_2B_ERR_LOG2_REG" offset="0x90" width="32" description="The 2-Bit EDC Error Log 1 register displays the address of the first VBUSM.C write that incurs 2-bit EDC error. This register will be cleared upon writing the 2-Bit EDC Error Log 1 register.">
    <bitfield id="ADR_MSB_2B" width="32" begin="31" end="0" resetval="0x0" description="Address[47:16] of the VBUSM.C write command" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_V2H_INT_RAW_REG" acronym="DDRSS_V2H_INT_RAW_REG" offset="0xA0" width="32" description="MSMC2DDR Bridge Interrupt Raw Status Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AERR" width="1" begin="1" end="1" resetval="0x0" description="Raw status of MSMC2DDR bridge interrupt for VBUSM.C address outside the programmed range.Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="OERR" width="1" begin="0" end="0" resetval="0x0" description="Raw status of MSMC2DDR bridge interrupt for VBUSM.C unsupported opcode.Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_V2H_INT_STAT_REG" acronym="DDRSS_V2H_INT_STAT_REG" offset="0xA4" width="32" description="MSMC2DDR Bridge Interrupt Status Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled status of MSMC2DDR bridge interrupt for VBUSM.C address outside the programmed range.Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="OERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled status of MSMC2DDR bridge interrupt for VBUSM.C unsupported opcode.Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_V2H_INT_SET_REG" acronym="DDRSS_V2H_INT_SET_REG" offset="0xA8" width="32" description="MSMC2DDR Bridge Interrupt Enable Set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable set for MSMC2DDR bridge interrupt for VBUSM.C address outside the programmed range.Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="OERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable set for MSMC2DDR bridge interrupt for VBUSM.C unsupported opcode.Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="DDRSS_V2H_INT_CLR_REG" acronym="DDRSS_V2H_INT_CLR_REG" offset="0xAC" width="32" description="MSMC2DDR Bridge Interrupt Enable Clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="AERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable clear for MSMC2DDR bridge interrupt for VBUSM.C address outside the programmed range.Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="OERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable clear for MSMC2DDR bridge interrupt for VBUSM.C unsupported opcode.Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_V2H_EOI_REG" acronym="DDRSS_V2H_EOI_REG" offset="0xB0" width="32" description="MSMC2DDR Bridge End of Interrupt Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="EOI" width="2" begin="1" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control.Write 0 for MSMC2DDR bridge aerr/oerr interrupt. Write 1 for MSMC2DDR bridge 1-bit EDC interrupt. Write 2 for MSMC2DDR bridge 2-bit EDC interrupt. This field always reads 0 (no EOI memory)." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PERF_CNT_SEL_REG" acronym="DDRSS_PERF_CNT_SEL_REG" offset="0x100" width="32" description="The Performance Counter Select register is used to select the statistic type to be counted in the corresponding Performance Counter register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CNT4_SEL" width="6" begin="29" end="24" resetval="0x13" description="Statistic select for Performance Counter 4 register.0x0 = Counts Read or Write commands send to the DDR controller. 0x1 = Counts every Write command send to the DDR controller. 0x2 = Counts every Read command send to the DDR controller. 0x3 = Counts every RMW command send to the DDR controller. 0x4 = Counts every High-Priority Read command send to the DDR controller. 0x6 = Counts every read data beat transfer on the DFI interface coming from SDRAM. 0x7 = Counts every High Priority Read transaction that is scheduled when the High Priority Queue is in Critical state in the DDR controller. 0x8 = Counts every Low Priority Read transaction that is scheduled when the Low Priority Queue is in Critical state in the DDR controller. 0x9 = Counts every Write transaction that is scheduled when the Write Queue is in Critical state in the DDR controller. 0xA = Counts every Activate that is issued for commands going through CAM in the DDR controller. 0xB = Counts every Read or Write that is issued for commands going through CAM in the DDR controller. 0xC = Counts every Read Activate that is issued for commands going through CAM in the DDR controller. 0xD = Counts every Read that is issued for commands going through CAM in the DDR controller. 0xE = Counts every Write that is issued for commands going through CAM in the DDR controller. 0xF = Counts every Masked Write that is issued for commands going through CAM in the DDR controller. 0x10 = Counts every Precharge that is issued by the DDR controller. 0x11 = Counts every Precharge that is issued by the DDR controller for Read or Write commands. 0x12 = Counts every Precharge that is issued by the DDR controller due to requests other than Read or Write (for eg: Refresh, ZQ Calib, MRW, MRR, tRAS(max)). 0x13 = Counts every Read to Write and Write to Read bus-turn-around that happens in the DDR controller. 0x14 = Counts every Write Combine operation that happens in the DDR controller. 0x15 = Counts every Write-after-Read collision tkhat happens in the DDR controller. 0x16 = Counts every Read-after-Write collision that happens in the DDR controller. 0x17 = Counts every Write-after-Write collision that happens in the DDR controller. Is valid only when Write Combine is turned off. 0x18 = Counts every entry into Self-Refresh mode. 0x19 = Counts every entry into PowerDown mode. 0x1A = Counts every entry into Deep-PowerDown mode. 0x1B = Counts every entry into Maximum Power Savings mode. 0x1C = Counts every cycle for which the DDR controller stays in Self-Refresh mode. 0x1D = Counts every Refresh command that is issued by the DDR controller. 0x1E = Counts every Load Mode operation (MRW or MRR) that is issued by the DDR controller. 0x1F = Counts every ZQ Calib Long command that is issued by the DDR controller. 0x20 = Counts every ZQ Calib Short command that is issued by the DDR controller. 0x21-0x2F = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CNT3_SEL" width="6" begin="21" end="16" resetval="0xB" description="Statistic select for Performance Counter 3 register.0x0 = Counts Read or Write commands send to the DDR controller. 0x1 = Counts every Write command send to the DDR controller. 0x2 = Counts every Read command send to the DDR controller. 0x3 = Counts every RMW command send to the DDR controller. 0x4 = Counts every High-Priority Read command send to the DDR controller. 0x6 = Counts every read data beat transfer on the DFI interface coming from SDRAM. 0x7 = Counts every High Priority Read transaction that is scheduled when the High Priority Queue is in Critical state in the DDR controller. 0x8 = Counts every Low Priority Read transaction that is scheduled when the Low Priority Queue is in Critical state in the DDR controller. 0x9 = Counts every Write transaction that is scheduled when the Write Queue is in Critical state in the DDR controller. 0xA = Counts every Activate that is issued for commands going through CAM in the DDR controller. 0xB = Counts every Read or Write that is issued for commands going through CAM in the DDR controller. 0xC = Counts every Read Activate that is issued for commands going through CAM in the DDR controller. 0xD = Counts every Read that is issued for commands going through CAM in the DDR controller. 0xE = Counts every Write that is issued for commands going through CAM in the DDR controller. 0xF = Counts every Masked Write that is issued for commands going through CAM in the DDR controller. 0x10 = Counts every Precharge that is issued by the DDR controller. 0x11 = Counts every Precharge that is issued by the DDR controller for Read or Write commands. 0x12 = Counts every Precharge that is issued by the DDR controller due to requests other than Read or Write (for eg: Refresh, ZQ Calib, MRW, MRR, tRAS(max)). 0x13 = Counts every Read to Write and Write to Read bus-turn-around that happens in the DDR controller. 0x14 = Counts every Write Combine operation that happens in the DDR controller. 0x15 = Counts every Write-after-Read collision tkhat happens in the DDR controller. 0x16 = Counts every Read-after-Write collision that happens in the DDR controller. 0x17 = Counts every Write-after-Write collision that happens in the DDR controller. Is valid only when Write Combine is turned off. 0x18 = Counts every entry into Self-Refresh mode. 0x19 = Counts every entry into PowerDown mode. 0x1A = Counts every entry into Deep-PowerDown mode. 0x1B = Counts every entry into Maximum Power Savings mode. 0x1C = Counts every cycle for which the DDR controller stays in Self-Refresh mode. 0x1D = Counts every Refresh command that is issued by the DDR controller. 0x1E = Counts every Load Mode operation (MRW or MRR) that is issued by the DDR controller. 0x1F = Counts every ZQ Calib Long command that is issued by the DDR controller. 0x20 = Counts every ZQ Calib Short command that is issued by the DDR controller. 0x21-0x2F = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CNT2_SEL" width="6" begin="13" end="8" resetval="0xA" description="Statistic select for Performance Counter 2 register.0x0 = Counts Read or Write commands send to the DDR controller. 0x1 = Counts every Write command send to the DDR controller. 0x2 = Counts every Read command send to the DDR controller. 0x3 = Counts every RMW command send to the DDR controller. 0x4 = Counts every High-Priority Read command send to the DDR controller. 0x6 = Counts every read data beat transfer on the DFI interface coming from SDRAM. 0x7 = Counts every High Priority Read transaction that is scheduled when the High Priority Queue is in Critical state in the DDR controller. 0x8 = Counts every Low Priority Read transaction that is scheduled when the Low Priority Queue is in Critical state in the DDR controller. 0x9 = Counts every Write transaction that is scheduled when the Write Queue is in Critical state in the DDR controller. 0xA = Counts every Activate that is issued for commands going through CAM in the DDR controller. 0xB = Counts every Read or Write that is issued for commands going through CAM in the DDR controller. 0xC = Counts every Read Activate that is issued for commands going through CAM in the DDR controller. 0xD = Counts every Read that is issued for commands going through CAM in the DDR controller. 0xE = Counts every Write that is issued for commands going through CAM in the DDR controller. 0xF = Counts every Masked Write that is issued for commands going through CAM in the DDR controller. 0x10 = Counts every Precharge that is issued by the DDR controller. 0x11 = Counts every Precharge that is issued by the DDR controller for Read or Write commands. 0x12 = Counts every Precharge that is issued by the DDR controller due to requests other than Read or Write (for eg: Refresh, ZQ Calib, MRW, MRR, tRAS(max)). 0x13 = Counts every Read to Write and Write to Read bus-turn-around that happens in the DDR controller. 0x14 = Counts every Write Combine operation that happens in the DDR controller. 0x15 = Counts every Write-after-Read collision tkhat happens in the DDR controller. 0x16 = Counts every Read-after-Write collision that happens in the DDR controller. 0x17 = Counts every Write-after-Write collision that happens in the DDR controller. Is valid only when Write Combine is turned off. 0x18 = Counts every entry into Self-Refresh mode. 0x19 = Counts every entry into PowerDown mode. 0x1A = Counts every entry into Deep-PowerDown mode. 0x1B = Counts every entry into Maximum Power Savings mode. 0x1C = Counts every cycle for which the DDR controller stays in Self-Refresh mode. 0x1D = Counts every Refresh command that is issued by the DDR controller. 0x1E = Counts every Load Mode operation (MRW or MRR) that is issued by the DDR controller. 0x1F = Counts every ZQ Calib Long command that is issued by the DDR controller. 0x20 = Counts every ZQ Calib Short command that is issued by the DDR controller. 0x21-0x2F = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CNT1_SEL" width="6" begin="5" end="0" resetval="0x3" description="Statistic select for Performance Counter 1 register.0x0 = Counts Read or Write commands send to the DDR controller. 0x1 = Counts every Write command send to the DDR controller. 0x2 = Counts every Read command send to the DDR controller. 0x3 = Counts every RMW command send to the DDR controller. 0x4 = Counts every High-Priority Read command send to the DDR controller. 0x6 = Counts every read data beat transfer on the DFI interface coming from SDRAM. 0x7 = Counts every High Priority Read transaction that is scheduled when the High Priority Queue is in Critical state in the DDR controller. 0x8 = Counts every Low Priority Read transaction that is scheduled when the Low Priority Queue is in Critical state in the DDR controller. 0x9 = Counts every Write transaction that is scheduled when the Write Queue is in Critical state in the DDR controller. 0xA = Counts every Activate that is issued for commands going through CAM in the DDR controller. 0xB = Counts every Read or Write that is issued for commands going through CAM in the DDR controller. 0xC = Counts every Read Activate that is issued for commands going through CAM in the DDR controller. 0xD = Counts every Read that is issued for commands going through CAM in the DDR controller. 0xE = Counts every Write that is issued for commands going through CAM in the DDR controller. 0xF = Counts every Masked Write that is issued for commands going through CAM in the DDR controller. 0x10 = Counts every Precharge that is issued by the DDR controller. 0x11 = Counts every Precharge that is issued by the DDR controller for Read or Write commands. 0x12 = Counts every Precharge that is issued by the DDR controller due to requests other than Read or Write (for eg: Refresh, ZQ Calib, MRW, MRR, tRAS(max)). 0x13 = Counts every Read to Write and Write to Read bus-turn-around that happens in the DDR controller. 0x14 = Counts every Write Combine operation that happens in the DDR controller. 0x15 = Counts every Write-after-Read collision tkhat happens in the DDR controller. 0x16 = Counts every Read-after-Write collision that happens in the DDR controller. 0x17 = Counts every Write-after-Write collision that happens in the DDR controller. Is valid only when Write Combine is turned off. 0x18 = Counts every entry into Self-Refresh mode. 0x19 = Counts every entry into PowerDown mode. 0x1A = Counts every entry into Deep-PowerDown mode. 0x1B = Counts every entry into Maximum Power Savings mode. 0x1C = Counts every cycle for which the DDR controller stays in Self-Refresh mode. 0x1D = Counts every Refresh command that is issued by the DDR controller. 0x1E = Counts every Load Mode operation (MRW or MRR) that is issued by the DDR controller. 0x1F = Counts every ZQ Calib Long command that is issued by the DDR controller. 0x20 = Counts every ZQ Calib Short command that is issued by the DDR controller. 0x21-0x2F = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PERF_CNT1_REG" acronym="DDRSS_PERF_CNT1_REG" offset="0x104" width="32" description="Performance Counter 1 Register">
    <bitfield id="CNT1" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PERF_CNT2_REG" acronym="DDRSS_PERF_CNT2_REG" offset="0x108" width="32" description="Performance Counter 2 Register">
    <bitfield id="CNT2" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PERF_CNT3_REG" acronym="DDRSS_PERF_CNT3_REG" offset="0x10C" width="32" description="Performance Counter 3 Register">
    <bitfield id="CNT3" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PERF_CNT4_REG" acronym="DDRSS_PERF_CNT4_REG" offset="0x110" width="32" description="Performance Counter 4 Register">
    <bitfield id="CNT4" width="32" begin="31" end="0" resetval="0x0" description="Soft 32-bit counter that can be configured as specified in the Performance Counter Select Register." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_STAT_REG" acronym="DDRSS_HIF_MRR_STAT_REG" offset="0x150" width="32" description="The HIF MRR Status register is used in conjunction with the HIF MRR Lane Data registers for Multi Purpose Register (MPR) read for DDR4 and Mode Register Read (MRR) for LPDDR4. The HIF MRR Lane Data registers display the data sent by the SDRAM as a result of the MPR or MRR.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA2_VLD" width="1" begin="1" end="1" resetval="0x0" description="Value of 1 indicates HIF MRR Data 2 registers have valid data.This is used for MPR (DDR4) and MRR (LPDDR4)." range="" rwaccess="R"/>
    <bitfield id="DATA1_VLD" width="1" begin="0" end="0" resetval="0x0" description="Value of 1 indicates HIF MRR Data 1 registers have valid data.This is used for MPR (DDR4) and MRR (LPDDR4). Writing a 0x1 will clear this field and data2_vld field, and all the HIF MRR Data registers. Writing any other value has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN0_DATA1_REG" acronym="DDRSS_HIF_MRR_LN0_DATA1_REG" offset="0x154" width="32" description="The HIF MRR Lane 0 Data 1 register displays the data sent by the SDRAM on byte lane 0 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L0_B3" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 0 burst beat 3" range="" rwaccess="R"/>
    <bitfield id="DATA_L0_B2" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 0 burst beat 2" range="" rwaccess="R"/>
    <bitfield id="DATA_L0_B1" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 0 burst beat 1" range="" rwaccess="R"/>
    <bitfield id="DATA_L0_B0" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 0 burst beat 0" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN0_DATA2_REG" acronym="DDRSS_HIF_MRR_LN0_DATA2_REG" offset="0x158" width="32" description="The HIF MRR Lane 0 Data 2 register displays the data sent by the SDRAM on byte lane 0 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L0_B7" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 0 burst beat 7" range="" rwaccess="R"/>
    <bitfield id="DATA_L0_B6" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 0 burst beat 6" range="" rwaccess="R"/>
    <bitfield id="DATA_L0_B5" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 0 burst beat 5" range="" rwaccess="R"/>
    <bitfield id="DATA_L0_B4" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 0 burst beat 4" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN1_DATA1_REG" acronym="DDRSS_HIF_MRR_LN1_DATA1_REG" offset="0x15C" width="32" description="The HIF MRR Lane 1 Data 1 register displays the data sent by the SDRAM on byte lane 1 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L1_B3" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 1 burst beat 3" range="" rwaccess="R"/>
    <bitfield id="DATA_L1_B2" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 1 burst beat 2" range="" rwaccess="R"/>
    <bitfield id="DATA_L1_B1" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 1 burst beat 1" range="" rwaccess="R"/>
    <bitfield id="DATA_L1_B0" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 1 burst beat 0" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN1_DATA2_REG" acronym="DDRSS_HIF_MRR_LN1_DATA2_REG" offset="0x160" width="32" description="The HIF MRR Lane 1 Data 2 register displays the data sent by the SDRAM on byte lane 1 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L1_B7" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 1 burst beat 7" range="" rwaccess="R"/>
    <bitfield id="DATA_L1_B6" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 1 burst beat 6" range="" rwaccess="R"/>
    <bitfield id="DATA_L1_B5" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 1 burst beat 5" range="" rwaccess="R"/>
    <bitfield id="DATA_L1_B4" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 1 burst beat 4" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN2_DATA1_REG" acronym="DDRSS_HIF_MRR_LN2_DATA1_REG" offset="0x164" width="32" description="The HIF MRR Lane 2 Data 1 register displays the data sent by the SDRAM on byte lane 2 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L2_B3" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 2 burst beat 3" range="" rwaccess="R"/>
    <bitfield id="DATA_L2_B2" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 2 burst beat 2" range="" rwaccess="R"/>
    <bitfield id="DATA_L2_B1" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 2 burst beat 1" range="" rwaccess="R"/>
    <bitfield id="DATA_L2_B0" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 2 burst beat 0" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN2_DATA2_REG" acronym="DDRSS_HIF_MRR_LN2_DATA2_REG" offset="0x168" width="32" description="The HIF MRR Lane 2 Data 2 register displays the data sent by the SDRAM on byte lane 2 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L2_B7" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 2 burst beat 7" range="" rwaccess="R"/>
    <bitfield id="DATA_L2_B6" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 2 burst beat 6" range="" rwaccess="R"/>
    <bitfield id="DATA_L2_B5" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 2 burst beat 5" range="" rwaccess="R"/>
    <bitfield id="DATA_L2_B4" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 2 burst beat 4" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN3_DATA1_REG" acronym="DDRSS_HIF_MRR_LN3_DATA1_REG" offset="0x16C" width="32" description="The HIF MRR Lane 3 Data 1 register displays the data sent by the SDRAM on byte lane 3 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L3_B3" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 3 burst beat 3" range="" rwaccess="R"/>
    <bitfield id="DATA_L3_B2" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 3 burst beat 2" range="" rwaccess="R"/>
    <bitfield id="DATA_L3_B1" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 3 burst beat 1" range="" rwaccess="R"/>
    <bitfield id="DATA_L3_B0" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 3 burst beat 0" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN3_DATA2_REG" acronym="DDRSS_HIF_MRR_LN3_DATA2_REG" offset="0x170" width="32" description="The HIF MRR Lane 3 Data 2 register displays the data sent by the SDRAM on byte lane 3 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L3_B7" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 3 burst beat 7" range="" rwaccess="R"/>
    <bitfield id="DATA_L3_B6" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 3 burst beat 6" range="" rwaccess="R"/>
    <bitfield id="DATA_L3_B5" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 3 burst beat 5" range="" rwaccess="R"/>
    <bitfield id="DATA_L3_B4" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 3 burst beat 4" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN4_DATA1_REG" acronym="DDRSS_HIF_MRR_LN4_DATA1_REG" offset="0x174" width="32" description="The HIF MRR Lane 4 Data 1 register displays the data sent by the SDRAM on byte lane 4 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L4_B3" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 4 burst beat 3" range="" rwaccess="R"/>
    <bitfield id="DATA_L4_B2" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 4 burst beat 2" range="" rwaccess="R"/>
    <bitfield id="DATA_L4_B1" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 4 burst beat 1" range="" rwaccess="R"/>
    <bitfield id="DATA_L4_B0" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 4 burst beat 0" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_HIF_MRR_LN4_DATA2_REG" acronym="DDRSS_HIF_MRR_LN4_DATA2_REG" offset="0x178" width="32" description="The HIF MRR Lane 4 Data 2 register displays the data sent by the SDRAM on byte lane 4 as a result of the MPR or MRR. The beat represents the position of the data in the SDRAM burst.">
    <bitfield id="DATA_L4_B7" width="8" begin="31" end="24" resetval="0x0" description="Data for byte lane 4 burst beat 7" range="" rwaccess="R"/>
    <bitfield id="DATA_L4_B6" width="8" begin="23" end="16" resetval="0x0" description="Data for byte lane 4 burst beat 6" range="" rwaccess="R"/>
    <bitfield id="DATA_L4_B5" width="8" begin="15" end="8" resetval="0x0" description="Data for byte lane 4 burst beat 5" range="" rwaccess="R"/>
    <bitfield id="DATA_L4_B4" width="8" begin="7" end="0" resetval="0x0" description="Data for byte lane 4 burst beat 4" range="" rwaccess="R"/>
  </register>
</module>
