-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accel_softmax_10u_128u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dense_feature_map_stream128_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_feature_map_stream128_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dense_feature_map_stream128_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dense_feature_map_stream128_empty_n : IN STD_LOGIC;
    dense_feature_map_stream128_read : OUT STD_LOGIC;
    weights_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weights_0_ce0 : OUT STD_LOGIC;
    weights_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weights_0_ce1 : OUT STD_LOGIC;
    weights_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weights_1_ce0 : OUT STD_LOGIC;
    weights_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weights_1_ce1 : OUT STD_LOGIC;
    weights_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weights_2_ce0 : OUT STD_LOGIC;
    weights_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weights_2_ce1 : OUT STD_LOGIC;
    weights_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    biases_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    biases_ce0 : OUT STD_LOGIC;
    biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    softmax_f_map_out135_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    softmax_f_map_out135_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    softmax_f_map_out135_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    softmax_f_map_out135_full_n : IN STD_LOGIC;
    softmax_f_map_out135_write : OUT STD_LOGIC );
end;


architecture behav of accel_softmax_10u_128u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_FF800000 : STD_LOGIC_VECTOR (31 downto 0) := "11111111100000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_ln478_fu_265_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln478_1_fu_277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_1_reg_543 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal select_ln478_2_fu_288_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_2_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal select_ln478_3_fu_299_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_3_reg_561 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal select_ln478_4_fu_310_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_4_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal select_ln478_5_fu_321_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_5_reg_579 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal select_ln478_6_fu_332_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_6_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal select_ln478_7_fu_343_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_7_reg_597 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal select_ln478_8_fu_354_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_8_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal select_ln478_9_fu_361_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln478_9_reg_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_621 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_203_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal constant_reg_626 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_done : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_idle : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_ready : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_biases_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_biases_ce0 : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_9_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_8_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_7_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_6_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_5_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_4_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_3_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_2_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_1_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_done : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_idle : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_ready : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_dense_feature_map_stream128_read : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_ce0 : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_ce1 : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_ce0 : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_ce1 : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_ce0 : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_ce1 : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_ce : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_done : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_idle : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_ready : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_softmax_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_softmax_sum_out_ap_vld : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_ce : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_ce : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_idle : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_ready : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_softmax_f_map_out135_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_softmax_f_map_out135_write : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_ce : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_ce : STD_LOGIC;
    signal grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call23 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_203_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_203_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_fu_207_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_203_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_203_ce : STD_LOGIC;
    signal grp_fu_631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_631_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_631_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accel_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        biases_ce0 : OUT STD_LOGIC;
        biases_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_9_out_ap_vld : OUT STD_LOGIC;
        sum_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_8_out_ap_vld : OUT STD_LOGIC;
        sum_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_7_out_ap_vld : OUT STD_LOGIC;
        sum_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_6_out_ap_vld : OUT STD_LOGIC;
        sum_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_5_out_ap_vld : OUT STD_LOGIC;
        sum_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_4_out_ap_vld : OUT STD_LOGIC;
        sum_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_3_out_ap_vld : OUT STD_LOGIC;
        sum_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_2_out_ap_vld : OUT STD_LOGIC;
        sum_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_1_out_ap_vld : OUT STD_LOGIC;
        sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC );
    end component;


    component accel_softmax_10u_128u_Pipeline_calc_sums_and_max IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_feature_map_stream128_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_feature_map_stream128_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dense_feature_map_stream128_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dense_feature_map_stream128_empty_n : IN STD_LOGIC;
        dense_feature_map_stream128_read : OUT STD_LOGIC;
        weights_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_0_ce0 : OUT STD_LOGIC;
        weights_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_0_ce1 : OUT STD_LOGIC;
        weights_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_1_ce0 : OUT STD_LOGIC;
        weights_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_1_ce1 : OUT STD_LOGIC;
        weights_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_2_ce0 : OUT STD_LOGIC;
        weights_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weights_2_ce1 : OUT STD_LOGIC;
        weights_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_945_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_945_out_ap_vld : OUT STD_LOGIC;
        add18_843_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_843_out_ap_vld : OUT STD_LOGIC;
        add18_741_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_741_out_ap_vld : OUT STD_LOGIC;
        add18_639_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_639_out_ap_vld : OUT STD_LOGIC;
        add18_537_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_537_out_ap_vld : OUT STD_LOGIC;
        add18_435_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_435_out_ap_vld : OUT STD_LOGIC;
        add18_333_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_333_out_ap_vld : OUT STD_LOGIC;
        add18_231_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_231_out_ap_vld : OUT STD_LOGIC;
        add18_129_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_129_out_ap_vld : OUT STD_LOGIC;
        add1827_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add1827_out_ap_vld : OUT STD_LOGIC;
        grp_fu_203_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_203_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_ce : OUT STD_LOGIC );
    end component;


    component accel_softmax_10u_128u_Pipeline_calc_exp_sum IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add1827_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_129_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_231_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_333_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_435_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_537_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_639_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_741_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_843_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_945_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln478_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        softmax_sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_203_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_203_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_ce : OUT STD_LOGIC;
        grp_fu_631_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_631_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_631_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_631_p_ce : OUT STD_LOGIC );
    end component;


    component accel_softmax_10u_128u_Pipeline_feature_map IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        softmax_f_map_out135_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        softmax_f_map_out135_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        softmax_f_map_out135_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        softmax_f_map_out135_full_n : IN STD_LOGIC;
        softmax_f_map_out135_write : OUT STD_LOGIC;
        add1827_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_129_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_231_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_333_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_435_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_537_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_639_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_741_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_843_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add18_945_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        constant_r : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_203_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_203_p_ce : OUT STD_LOGIC;
        grp_fu_631_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_631_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_631_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_631_p_ce : OUT STD_LOGIC );
    end component;


    component accel_faddfsub_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component accel_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accel_flog_32ns_32ns_32_6_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component accel_fexp_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122 : component accel_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start,
        ap_done => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_done,
        ap_idle => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_idle,
        ap_ready => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_ready,
        biases_address0 => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_biases_address0,
        biases_ce0 => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_biases_ce0,
        biases_q0 => biases_q0,
        sum_9_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_9_out,
        sum_9_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_9_out_ap_vld,
        sum_8_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_8_out,
        sum_8_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_8_out_ap_vld,
        sum_7_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_7_out,
        sum_7_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_7_out_ap_vld,
        sum_6_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_6_out,
        sum_6_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_6_out_ap_vld,
        sum_5_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_5_out,
        sum_5_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_5_out_ap_vld,
        sum_4_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_4_out,
        sum_4_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_4_out_ap_vld,
        sum_3_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_3_out,
        sum_3_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_3_out_ap_vld,
        sum_2_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_2_out,
        sum_2_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_2_out_ap_vld,
        sum_1_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_1_out,
        sum_1_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_1_out_ap_vld,
        sum_out => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_out,
        sum_out_ap_vld => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_out_ap_vld);

    grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138 : component accel_softmax_10u_128u_Pipeline_calc_sums_and_max
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start,
        ap_done => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_done,
        ap_idle => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_idle,
        ap_ready => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_ready,
        sum_9_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_9_out,
        sum_8_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_8_out,
        sum_7_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_7_out,
        sum_6_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_6_out,
        sum_5_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_5_out,
        sum_4_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_4_out,
        sum_3_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_3_out,
        sum_2_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_2_out,
        sum_1_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_1_out,
        sum_reload => grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_sum_out,
        dense_feature_map_stream128_dout => dense_feature_map_stream128_dout,
        dense_feature_map_stream128_num_data_valid => ap_const_lv3_0,
        dense_feature_map_stream128_fifo_cap => ap_const_lv3_0,
        dense_feature_map_stream128_empty_n => dense_feature_map_stream128_empty_n,
        dense_feature_map_stream128_read => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_dense_feature_map_stream128_read,
        weights_0_address0 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_address0,
        weights_0_ce0 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_ce0,
        weights_0_q0 => weights_0_q0,
        weights_0_address1 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_address1,
        weights_0_ce1 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_ce1,
        weights_0_q1 => weights_0_q1,
        weights_1_address0 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_address0,
        weights_1_ce0 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_ce0,
        weights_1_q0 => weights_1_q0,
        weights_1_address1 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_address1,
        weights_1_ce1 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_ce1,
        weights_1_q1 => weights_1_q1,
        weights_2_address0 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_address0,
        weights_2_ce0 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_ce0,
        weights_2_q0 => weights_2_q0,
        weights_2_address1 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_address1,
        weights_2_ce1 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_ce1,
        weights_2_q1 => weights_2_q1,
        add18_945_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out,
        add18_945_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out_ap_vld,
        add18_843_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out,
        add18_843_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out_ap_vld,
        add18_741_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out,
        add18_741_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out_ap_vld,
        add18_639_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out,
        add18_639_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out_ap_vld,
        add18_537_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out,
        add18_537_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out_ap_vld,
        add18_435_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out,
        add18_435_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out_ap_vld,
        add18_333_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out,
        add18_333_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out_ap_vld,
        add18_231_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out,
        add18_231_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out_ap_vld,
        add18_129_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out,
        add18_129_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out_ap_vld,
        add1827_out => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out,
        add1827_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out_ap_vld,
        grp_fu_203_p_din0 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din0,
        grp_fu_203_p_din1 => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din1,
        grp_fu_203_p_opcode => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_opcode,
        grp_fu_203_p_dout0 => grp_fu_203_p2,
        grp_fu_203_p_ce => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_ce);

    grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170 : component accel_softmax_10u_128u_Pipeline_calc_exp_sum
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start,
        ap_done => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_done,
        ap_idle => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_idle,
        ap_ready => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_ready,
        add1827_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out,
        add18_129_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out,
        add18_231_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out,
        add18_333_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out,
        add18_435_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out,
        add18_537_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out,
        add18_639_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out,
        add18_741_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out,
        add18_843_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out,
        add18_945_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out,
        select_ln478_9 => select_ln478_9_reg_612,
        softmax_sum_out => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_softmax_sum_out,
        softmax_sum_out_ap_vld => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_softmax_sum_out_ap_vld,
        grp_fu_203_p_din0 => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din0,
        grp_fu_203_p_din1 => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din1,
        grp_fu_203_p_opcode => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_opcode,
        grp_fu_203_p_dout0 => grp_fu_203_p2,
        grp_fu_203_p_ce => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_ce,
        grp_fu_631_p_din0 => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din0,
        grp_fu_631_p_din1 => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din1,
        grp_fu_631_p_dout0 => grp_fu_631_p2,
        grp_fu_631_p_ce => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_ce);

    grp_softmax_10u_128u_Pipeline_feature_map_fu_186 : component accel_softmax_10u_128u_Pipeline_feature_map
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start,
        ap_done => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done,
        ap_idle => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_idle,
        ap_ready => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_ready,
        softmax_f_map_out135_din => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_softmax_f_map_out135_din,
        softmax_f_map_out135_num_data_valid => ap_const_lv5_0,
        softmax_f_map_out135_fifo_cap => ap_const_lv5_0,
        softmax_f_map_out135_full_n => softmax_f_map_out135_full_n,
        softmax_f_map_out135_write => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_softmax_f_map_out135_write,
        add1827_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out,
        add18_129_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out,
        add18_231_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out,
        add18_333_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out,
        add18_435_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out,
        add18_537_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out,
        add18_639_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out,
        add18_741_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out,
        add18_843_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out,
        add18_945_reload => grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out,
        constant_r => constant_reg_626,
        grp_fu_203_p_din0 => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din0,
        grp_fu_203_p_din1 => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din1,
        grp_fu_203_p_opcode => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_opcode,
        grp_fu_203_p_dout0 => grp_fu_203_p2,
        grp_fu_203_p_ce => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_ce,
        grp_fu_631_p_din0 => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din0,
        grp_fu_631_p_din1 => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din1,
        grp_fu_631_p_dout0 => grp_fu_631_p2,
        grp_fu_631_p_ce => grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_ce);

    faddfsub_32ns_32ns_32_3_full_dsp_1_U20437 : component accel_faddfsub_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_203_p0,
        din1 => grp_fu_203_p1,
        opcode => grp_fu_203_opcode,
        ce => grp_fu_203_ce,
        dout => grp_fu_203_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U20438 : component accel_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_207_p0,
        din1 => grp_fu_207_p1,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_207_p2);

    flog_32ns_32ns_32_6_full_dsp_1_U20439 : component accel_flog_32ns_32ns_32_6_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_softmax_sum_out,
        ce => ap_const_logic_1,
        dout => grp_fu_212_p2);

    fexp_32ns_32ns_32_5_full_dsp_1_U20440 : component accel_fexp_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_631_p0,
        din1 => grp_fu_631_p1,
        ce => grp_fu_631_ce,
        dout => grp_fu_631_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                constant_reg_626 <= grp_fu_203_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                select_ln478_1_reg_543 <= select_ln478_1_fu_277_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                select_ln478_2_reg_552 <= select_ln478_2_fu_288_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                select_ln478_3_reg_561 <= select_ln478_3_fu_299_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                select_ln478_4_reg_570 <= select_ln478_4_fu_310_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                select_ln478_5_reg_579 <= select_ln478_5_fu_321_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                select_ln478_6_reg_588 <= select_ln478_6_fu_332_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                select_ln478_7_reg_597 <= select_ln478_7_fu_343_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                select_ln478_8_reg_606 <= select_ln478_8_fu_354_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                select_ln478_9_reg_612 <= select_ln478_9_fu_361_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                select_ln478_reg_534 <= select_ln478_fu_265_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                tmp_5_reg_621 <= grp_fu_212_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_done, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_done, grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_done, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_done)
    begin
        if ((grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done)
    begin
        if ((grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_done)
    begin
        if ((grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_done)
    begin
        if ((grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call23_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call23 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done, ap_CS_fsm_state27)
    begin
        if (((grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done, ap_CS_fsm_state27)
    begin
        if (((grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    biases_address0 <= grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_biases_address0;
    biases_ce0 <= grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_biases_ce0;

    dense_feature_map_stream128_read_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_dense_feature_map_stream128_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_feature_map_stream128_read <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_dense_feature_map_stream128_read;
        else 
            dense_feature_map_stream128_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_203_ce_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_ce, grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_ce, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_203_ce <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_203_ce <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_203_ce <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_ce;
        else 
            grp_fu_203_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_203_opcode_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_opcode, grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_opcode, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_203_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_203_opcode <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_203_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_203_opcode <= ap_const_lv2_0;
        else 
            grp_fu_203_opcode <= "XX";
        end if; 
    end process;


    grp_fu_203_p0_assign_proc : process(select_ln478_9_reg_612, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din0, grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din0, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_203_p0 <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_203_p0 <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_203_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_203_p0 <= select_ln478_9_reg_612;
        else 
            grp_fu_203_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_203_p1_assign_proc : process(tmp_5_reg_621, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din1, grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din1, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state16, ap_CS_fsm_state27, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_203_p1 <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_203_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_203_p1 <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_203_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_203_p1 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_grp_fu_203_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_203_p1 <= tmp_5_reg_621;
        else 
            grp_fu_203_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_207_p0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out, grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_207_p0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out;
        else 
            grp_fu_207_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_207_p1_assign_proc : process(select_ln478_fu_265_p3, ap_CS_fsm_state6, select_ln478_1_fu_277_p3, ap_CS_fsm_state7, select_ln478_2_fu_288_p3, ap_CS_fsm_state8, select_ln478_3_fu_299_p3, ap_CS_fsm_state9, select_ln478_4_fu_310_p3, ap_CS_fsm_state10, select_ln478_5_fu_321_p3, ap_CS_fsm_state11, select_ln478_6_fu_332_p3, ap_CS_fsm_state12, select_ln478_7_fu_343_p3, ap_CS_fsm_state13, select_ln478_8_fu_354_p3, ap_CS_fsm_state14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_207_p1 <= select_ln478_8_fu_354_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_207_p1 <= select_ln478_7_fu_343_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_207_p1 <= select_ln478_6_fu_332_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_207_p1 <= select_ln478_5_fu_321_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_207_p1 <= select_ln478_4_fu_310_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_207_p1 <= select_ln478_3_fu_299_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_207_p1 <= select_ln478_2_fu_288_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_207_p1 <= select_ln478_1_fu_277_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_207_p1 <= select_ln478_fu_265_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_207_p1 <= ap_const_lv32_FF800000;
        else 
            grp_fu_207_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_631_ce_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_ce, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_ce, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_631_ce <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_631_ce <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_ce;
        else 
            grp_fu_631_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_631_p0_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din0, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din0, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_631_p0 <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_631_p0 <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din0;
        else 
            grp_fu_631_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_631_p1_assign_proc : process(grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din1, grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din1, ap_CS_fsm_state16, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fu_631_p1 <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_grp_fu_631_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_631_p1 <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_grp_fu_631_p_din1;
        else 
            grp_fu_631_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start <= grp_softmax_10u_128u_Pipeline_VITIS_LOOP_463_1_fu_122_ap_start_reg;
    grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start <= grp_softmax_10u_128u_Pipeline_calc_exp_sum_fu_170_ap_start_reg;
    grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_ap_start_reg;
    grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_ap_start_reg;
    select_ln478_1_fu_277_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_129_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_reg_534;
    select_ln478_2_fu_288_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_231_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_1_reg_543;
    select_ln478_3_fu_299_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_333_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_2_reg_552;
    select_ln478_4_fu_310_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_435_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_3_reg_561;
    select_ln478_5_fu_321_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_537_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_4_reg_570;
    select_ln478_6_fu_332_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_639_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_5_reg_579;
    select_ln478_7_fu_343_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_741_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_6_reg_588;
    select_ln478_8_fu_354_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_843_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_7_reg_597;
    select_ln478_9_fu_361_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add18_945_out when (grp_fu_207_p2(0) = '1') else 
        select_ln478_8_reg_606;
    select_ln478_fu_265_p3 <= 
        grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_add1827_out when (grp_fu_207_p2(0) = '1') else 
        ap_const_lv32_FF800000;
    softmax_f_map_out135_din <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_softmax_f_map_out135_din;

    softmax_f_map_out135_write_assign_proc : process(grp_softmax_10u_128u_Pipeline_feature_map_fu_186_softmax_f_map_out135_write, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            softmax_f_map_out135_write <= grp_softmax_10u_128u_Pipeline_feature_map_fu_186_softmax_f_map_out135_write;
        else 
            softmax_f_map_out135_write <= ap_const_logic_0;
        end if; 
    end process;

    weights_0_address0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_address0;
    weights_0_address1 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_address1;
    weights_0_ce0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_ce0;
    weights_0_ce1 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_0_ce1;
    weights_1_address0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_address0;
    weights_1_address1 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_address1;
    weights_1_ce0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_ce0;
    weights_1_ce1 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_1_ce1;
    weights_2_address0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_address0;
    weights_2_address1 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_address1;
    weights_2_ce0 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_ce0;
    weights_2_ce1 <= grp_softmax_10u_128u_Pipeline_calc_sums_and_max_fu_138_weights_2_ce1;
end behav;
