#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun May  4 19:39:25 2025
# Process ID         : 6328
# Current directory  : C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip/vivado.log
# Journal file       : C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip\vivado.jou
# Running On         : XPSi9-Desk
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900K
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 34066 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36214 MB
# Available Virtual  : 15763 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/hls_data.json outdir=C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip srcdir=C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip/misc
INFO: Copied 5 verilog file(s) to C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip/hdl/verilog
INFO: Copied 3 vhdl file(s) to C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip/hdl/vhdl
INFO: Import ports from HDL: C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip/hdl/vhdl/processor.vhd (processor)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface pc_in
INFO: Add data interface main_memory_out
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface opcode_out
INFO: Add data interface op_value_1_out
INFO: Add data interface op_value_2_out
INFO: Add data interface result_out
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/impl/ip/xilinx_com_hls_processor_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun May  4 19:39:31 2025...
