#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 24 22:33:30 2023
# Process ID: 19672
# Current directory: D:/VivadoProjects/ricsv_pipeline_0824
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10644 D:\VivadoProjects\ricsv_pipeline_0824\pipeline_cpu_riscv.xpr
# Log file: D:/VivadoProjects/ricsv_pipeline_0824/vivado.log
# Journal file: D:/VivadoProjects/ricsv_pipeline_0824\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.xci]
export_ip_user_files -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.xci] -directory D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg
source testbench.tcl
run 2 us
run 2 us
relaunch_sim
update_compile_order -fileset sources_1
run 2 us
relaunch_sim
run 2 us
save_wave_config {D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg}
close_sim
set_property -dict [list CONFIG.coefficient_file {D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/inst.coe}] [get_ips instruction_mem]
generate_target all [get_files  D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci]
catch { config_ip_cache -export [get_ips -all instruction_mem] }
export_ip_user_files -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -no_script -sync -force -quiet
reset_run instruction_mem_synth_1
launch_runs -jobs 8 instruction_mem_synth_1
export_simulation -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -directory D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg
source testbench.tcl
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
set_property -dict [list CONFIG.coefficient_file {D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/inst.coe}] [get_ips instruction_mem]
generate_target all [get_files  D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci]
catch { config_ip_cache -export [get_ips -all instruction_mem] }
export_ip_user_files -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -no_script -sync -force -quiet
reset_run instruction_mem_synth_1
launch_runs -jobs 8 instruction_mem_synth_1
export_simulation -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -directory D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
