Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1619
design__instance__area,11976.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,21
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003040120645891875
power__switching__total,0.00014055136125534773
power__leakage__total,1.2711138808185751E-8
power__total,0.0004445761442184448
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2612923285030119
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2607631406833578
timing__hold__ws__corner:nom_tt_025C_1v80,0.32725634239900775
timing__setup__ws__corner:nom_tt_025C_1v80,13.021716518087365
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.327256
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.766864
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,122
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.267700619249114
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2671947461136364
timing__hold__ws__corner:nom_ss_100C_1v60,0.8765441953708362
timing__setup__ws__corner:nom_ss_100C_1v60,7.87893772525732
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.876544
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.878938
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2582772402386136
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25773869878971256
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12234319459356899
timing__setup__ws__corner:nom_ff_n40C_1v95,14.003559597162225
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.122343
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.746769
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,166
design__max_fanout_violation__count,11
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.25686037357451524
clock__skew__worst_setup,0.2565452922712155
timing__hold__ws,0.11915141432980442
timing__setup__ws,7.633940806681411
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119151
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.633941
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1619
design__instance__area__stdcell,11976.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.726142
design__instance__utilization__stdcell,0.726142
design__instance__count__class:buffer,3
design__instance__count__class:inverter,33
design__instance__count__class:sequential_cell,96
design__instance__count__class:multi_input_combinational_cell,1045
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,894
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46899.6
design__violations,0
design__instance__count__class:timing_repair_buffer,182
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,57
antenna__violating__nets,4
antenna__violating__pins,5
route__antenna_violation__count,4
antenna_diodes_count,19
design__instance__count__class:antenna_cell,19
route__net,1387
route__net__special,2
route__drc_errors__iter:1,3285
route__wirelength__iter:1,63573
route__drc_errors__iter:2,2492
route__wirelength__iter:2,62469
route__drc_errors__iter:3,2249
route__wirelength__iter:3,61730
route__drc_errors__iter:4,1725
route__wirelength__iter:4,61585
route__drc_errors__iter:5,1463
route__wirelength__iter:5,61602
route__drc_errors__iter:6,1127
route__wirelength__iter:6,61652
route__drc_errors__iter:7,946
route__wirelength__iter:7,61546
route__drc_errors__iter:8,754
route__wirelength__iter:8,61548
route__drc_errors__iter:9,675
route__wirelength__iter:9,61503
route__drc_errors__iter:10,480
route__wirelength__iter:10,61412
route__drc_errors__iter:11,298
route__wirelength__iter:11,61458
route__drc_errors__iter:12,295
route__wirelength__iter:12,61533
route__drc_errors__iter:13,231
route__wirelength__iter:13,61578
route__drc_errors__iter:14,91
route__wirelength__iter:14,61545
route__drc_errors__iter:15,88
route__wirelength__iter:15,61533
route__drc_errors__iter:16,88
route__wirelength__iter:16,61545
route__drc_errors__iter:17,55
route__wirelength__iter:17,61538
route__drc_errors__iter:18,55
route__wirelength__iter:18,61538
route__drc_errors__iter:19,33
route__wirelength__iter:19,61524
route__drc_errors__iter:20,15
route__wirelength__iter:20,61527
route__drc_errors__iter:21,11
route__wirelength__iter:21,61540
route__drc_errors__iter:22,10
route__wirelength__iter:22,61541
route__drc_errors__iter:23,10
route__wirelength__iter:23,61541
route__drc_errors__iter:24,10
route__wirelength__iter:24,61541
route__drc_errors__iter:25,8
route__wirelength__iter:25,61540
route__drc_errors__iter:26,8
route__wirelength__iter:26,61540
route__drc_errors__iter:27,8
route__wirelength__iter:27,61540
route__drc_errors__iter:28,4
route__wirelength__iter:28,61651
route__drc_errors__iter:29,0
route__wirelength__iter:29,61646
route__drc_errors,0
route__wirelength,61646
route__vias,13736
route__vias__singlecut,13736
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,380.88
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,9
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2595329025149772
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2592237053938744
timing__hold__ws__corner:min_tt_025C_1v80,0.3221281110809254
timing__setup__ws__corner:min_tt_025C_1v80,13.20651891892252
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.322128
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.929728
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,94
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2651330063874463
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2648385197218358
timing__hold__ws__corner:min_ss_100C_1v60,0.8700825306513157
timing__setup__ws__corner:min_ss_100C_1v60,8.1732560810525
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.870083
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,8.173256
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25686037357451524
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2565452922712155
timing__hold__ws__corner:min_ff_n40C_1v95,0.11915141432980442
timing__setup__ws__corner:min_ff_n40C_1v95,14.121445745786232
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.119151
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.778103
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,21
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26406227951663996
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2627031166958785
timing__hold__ws__corner:max_tt_025C_1v80,0.33220654945005657
timing__setup__ws__corner:max_tt_025C_1v80,12.894963684048726
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.332207
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.626219
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,166
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2714158141726412
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.27010969225838133
timing__hold__ws__corner:max_ss_100C_1v60,0.8830976200259371
timing__setup__ws__corner:max_ss_100C_1v60,7.633940806681411
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.883098
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.633941
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2605396527821801
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25915981205700017
timing__hold__ws__corner:max_ff_n40C_1v95,0.12596296584543096
timing__setup__ws__corner:max_ff_n40C_1v95,13.922060343065585
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.125963
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.726267
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000709998
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000558018
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000721144
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000558018
design_powergrid__voltage__worst,0.0000558018
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000709998
design_powergrid__drop__worst__net:VPWR,0.0000709998
design_powergrid__voltage__worst__net:VGND,0.0000558018
design_powergrid__drop__worst__net:VGND,0.0000558018
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000074900000000000002857501561759345776181362452916800975799560546875
ir__drop__worst,0.000071000000000000004622170701740202503060572780668735504150390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
