
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Nov 25 01:26:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43089
Command: open_checkpoint /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1690.773 ; gain = 0.000 ; free physical = 1771 ; free virtual = 20528
INFO: [Netlist 29-17] Analyzing 610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1765.523 ; gain = 2.000 ; free physical = 1672 ; free virtual = 20421
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2338.195 ; gain = 0.000 ; free physical = 1188 ; free virtual = 19930
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2338.230 ; gain = 848.629 ; free physical = 1188 ; free virtual = 19930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2496.508 ; gain = 149.406 ; free physical = 1185 ; free virtual = 19935

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 188231cf8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2496.508 ; gain = 0.000 ; free physical = 1184 ; free virtual = 19936

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 188231cf8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19626

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 188231cf8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19626
Phase 1 Initialization | Checksum: 188231cf8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19626

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 188231cf8

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19625

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 188231cf8

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 863 ; free virtual = 19618
Phase 2 Timer Update And Timing Data Collection | Checksum: 188231cf8

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 863 ; free virtual = 19618

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17f49dfb2

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2789.316 ; gain = 56.027 ; free physical = 862 ; free virtual = 19617
Retarget | Checksum: 17f49dfb2
INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 88 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f4cc6603

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2789.316 ; gain = 56.027 ; free physical = 861 ; free virtual = 19616
Constant propagation | Checksum: 1f4cc6603
INFO: [Opt 31-389] Phase Constant propagation created 305 cells and removed 1028 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.316 ; gain = 0.000 ; free physical = 861 ; free virtual = 19616
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.316 ; gain = 0.000 ; free physical = 861 ; free virtual = 19615
Phase 5 Sweep | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2789.316 ; gain = 56.027 ; free physical = 860 ; free virtual = 19615
Sweep | Checksum: 1926ed6e0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19612
BUFG optimization | Checksum: 1926ed6e0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19612
Shift Register Optimization | Checksum: 1926ed6e0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611
Post Processing Netlist | Checksum: 1926ed6e0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 856 ; free virtual = 19611

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.332 ; gain = 0.000 ; free physical = 857 ; free virtual = 19611
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611
Phase 9 Finalization | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              24  |              88  |                                              0  |
|  Constant propagation         |             305  |            1028  |                                              0  |
|  Sweep                        |               0  |             100  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 1 Total Ports: 54
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 23200d964

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396
Ending Power Optimization Task | Checksum: 23200d964

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 315.336 ; free physical = 652 ; free virtual = 19396

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23200d964

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396
Ending Netlist Obfuscation Task | Checksum: 237fd1a35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 789.566 ; free physical = 652 ; free virtual = 19396
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 628 ; free virtual = 19381
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 613 ; free virtual = 19370
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15b660a77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 613 ; free virtual = 19370
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 613 ; free virtual = 19370

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a82676a5

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19378

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182619ff6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19378

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182619ff6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19378
Phase 1 Placer Initialization | Checksum: 182619ff6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19378

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e078bcfa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 614 ; free virtual = 19373

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 138091ff1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 644 ; free virtual = 19403

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 138091ff1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 644 ; free virtual = 19403

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1154eaf46

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 645 ; free virtual = 19403

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1154eaf46

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19406

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 345 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 160 nets or LUTs. Breaked 0 LUT, combined 160 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 646 ; free virtual = 19404

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            160  |                   160  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            160  |                   160  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1a4c72892

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19407
Phase 2.5 Global Place Phase2 | Checksum: 1a4013897

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19407
Phase 2 Global Placement | Checksum: 1a4013897

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19407

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f4194fb3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 651 ; free virtual = 19409

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9a47f08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 642 ; free virtual = 19409

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207bd1c27

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 642 ; free virtual = 19409

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d27f2a36

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 642 ; free virtual = 19409

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19373c189

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 634 ; free virtual = 19403

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1913cd50f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cdcb0b34

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403
Phase 3 Detail Placement | Checksum: 1cdcb0b34

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4da8b91

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.888 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b3dfb424

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21ed29d3e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f4da8b91

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.888. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405
Phase 4.1 Post Commit Optimization | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405
Phase 4.3 Placer Reporting | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 640 ; free virtual = 19408

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 640 ; free virtual = 19408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 265bd6020

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19405
Ending Placer Task | Checksum: 172bc9c06

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19405
74 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 644 ; free virtual = 19406
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 648 ; free virtual = 19410
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 646 ; free virtual = 19410
Wrote PlaceDB: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19411
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19412
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19412
Write Physdb Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19412
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 641 ; free virtual = 19416
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.888 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 641 ; free virtual = 19418
Wrote PlaceDB: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19423
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19423
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19423
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19424
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19425
Write Physdb Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19425
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7d108ad4 ConstDB: 0 ShapeSum: 552ab4db RouteDB: a0815c57
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 9e7030b1 | NumContArr: cc17237d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2efd94968

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 682 ; free virtual = 19451

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2efd94968

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 682 ; free virtual = 19451

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2efd94968

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 682 ; free virtual = 19451
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bf4c1d0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 679 ; free virtual = 19448
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.082  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2962b2cf1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 679 ; free virtual = 19444

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9475
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9475
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a18910ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19438

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a18910ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19438

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25d133b46

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19437
Phase 4 Initial Routing | Checksum: 25d133b46

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19437

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 500
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.032  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409
Phase 5 Rip-up And Reroute | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409
Phase 6 Delay and Skew Optimization | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.032  | TNS=0.000  | WHS=0.070  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409
Phase 7 Post Hold Fix | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.42677 %
  Global Horizontal Routing Utilization  = 2.99141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 628 ; free virtual = 19409

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19406

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2c236c5db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2c236c5db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.032  | TNS=0.000  | WHS=0.070  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2c236c5db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397
Total Elapsed time in route_design: 11.96 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1193633fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1193633fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3193.840 ; gain = 57.172 ; free physical = 499 ; free virtual = 19277
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 499 ; free virtual = 19279
Wrote PlaceDB: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19281
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19281
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19282
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19283
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19283
Write Physdb Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19283
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 01:26:56 2025...
