// -------------------------------------------------------------
// 
// File Name: hdlsrc\fft_new\fft_sub1.v
// Created: 2025-06-03 11:25:58
// 
// Generated by MATLAB 9.12 and HDL Coder 3.20
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: fft_sub1
// Source Path: fft_new/fft_sub1
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module fft_sub1
          (clk,
           reset,
           enb,
           enb_const_rate,
           DATA_B_re,
           DATA_B_im,
           rst,
           ENA,
           Out1_re,
           Out1_im,
           Out2_re,
           Out2_im,
           valid);


  input   clk;
  input   reset;
  input   enb;
  input   enb_const_rate;
  input   [7:0] DATA_B_re;  // uint8
  input   [7:0] DATA_B_im;  // uint8
  input   rst;
  input   ENA;
  output  signed [15:0] Out1_re;  // sfix16_En7
  output  signed [15:0] Out1_im;  // sfix16_En7
  output  signed [15:0] Out2_re;  // sfix16_En7
  output  signed [15:0] Out2_im;  // sfix16_En7
  output  valid;


  wire [9:0] count_step;  // ufix10
  wire [9:0] count_from;  // ufix10
  wire [9:0] count_reset;  // ufix10
  reg [9:0] HDL_Counter_out1;  // ufix10
  wire [9:0] count;  // ufix10
  wire need_to_wrap;
  wire [9:0] count_value;  // ufix10
  wire [9:0] count_1;  // ufix10
  wire [9:0] count_2;  // ufix10
  wire Compare_To_Constant_out1;
  wire switch_compare_1;
  wire [7:0] Constant4_out1;  // uint8
  wire [7:0] Constant5_out1;  // uint8
  wire [7:0] Switch2_out1_re;  // uint8
  wire [7:0] Switch2_out1_im;  // uint8
  reg [7:0] Delay_bypass_delay_re;  // ufix8
  reg [7:0] Delay_bypass_delay_im;  // ufix8
  reg [7:0] Delay_reg_re [0:511];  // ufix8 [512]
  reg [7:0] Delay_reg_im [0:511];  // ufix8 [512]
  wire [7:0] Delay_bypass_delay_next_re;  // ufix8
  wire [7:0] Delay_bypass_delay_next_im;  // ufix8
  wire [7:0] Delay_reg_next_re [0:511];  // ufix8 [512]
  wire [7:0] Delay_reg_next_im [0:511];  // ufix8 [512]
  wire [7:0] Delay_out1_re;  // uint8
  wire [7:0] Delay_out1_im;  // uint8
  wire signed [15:0] Data_Type_Conversion2_out1_re;  // sfix16_En7
  wire signed [15:0] Data_Type_Conversion2_out1_im;  // sfix16_En7
  wire switch_compare_1_1;
  wire [7:0] Switch1_out1_re;  // uint8
  wire [7:0] Switch1_out1_im;  // uint8
  wire signed [15:0] Data_Type_Conversion1_out1_re;  // sfix16_En7
  wire signed [15:0] Data_Type_Conversion1_out1_im;  // sfix16_En7
  wire [8:0] Bit_Slice_out1;  // ufix9
  wire [9:0] Constant7_out1 [0:7];  // ufix10 [8]
  wire [8:0] Delay4_out1 [0:7];  // ufix9 [8]
  wire [8:0] For_Each_Subsystem1_out1 [0:7];  // ufix9 [8]
  wire [8:0] For_Each_Subsystem1_out1_7;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_6;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_5;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_4;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_3;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_2;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_1;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_0;  // ufix9
  wire [8:0] For_Each_Subsystem1_out1_8 [0:7];  // ufix9 [8]
  reg [8:0] Delay4_bypass_delay [0:7];  // ufix9 [8]
  reg [8:0] Delay4_reg [0:7];  // ufix9 [8]
  wire [8:0] Delay4_bypass_delay_next [0:7];  // ufix9 [8]
  wire [8:0] Delay4_reg_next [0:7];  // ufix9 [8]
  wire [8:0] Vector_Concatenate2_out1 [0:7];  // ufix9 [8]
  reg [8:0] Delay3_bypass_delay [0:7];  // ufix9 [8]
  reg [8:0] Delay3_reg [0:7];  // ufix9 [8]
  wire [8:0] Delay3_bypass_delay_next [0:7];  // ufix9 [8]
  wire [8:0] Delay3_reg_next [0:7];  // ufix9 [8]
  wire [8:0] Delay3_out1 [0:7];  // ufix9 [8]
  wire [9:0] Constant_out1 [0:7];  // ufix10 [8]
  wire [9:0] Constant1_out1 [0:7];  // ufix10 [8]
  wire signed [15:0] REGA_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] REGA_im_1 [0:7];  // sfix16_En7 [8]
  wire signed [15:0] REGA_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Subsystem_out2_im_0;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im_1;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im_2;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im_3;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im_4;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im_5;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im_6;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im_7;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Subsystem_out2_re_0;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re_1;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re_2;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re_3;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re_4;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re_5;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re_6;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re_7;  // sfix16_En7
  wire signed [15:0] Subsystem_out2_re [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay1_bypass_delay_re [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay1_bypass_delay_im [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay1_reg_re [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay1_reg_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay1_bypass_delay_next_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay1_bypass_delay_next_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay1_reg_next_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay1_reg_next_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay1_out1_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay1_out1_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Subsystem_out1_im_0;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im_1;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im_2;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im_3;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im_4;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im_5;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im_6;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im_7;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] For_Each_Subsystem_out2_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] For_Each_Subsystem_out2_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay2_out1_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay2_out1_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Subsystem_out1_re_0;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re_1;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re_2;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re_3;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re_4;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re_5;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re_6;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re_7;  // sfix16_En7
  wire signed [15:0] Subsystem_out1_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] REGA_re_1 [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay2_bypass_delay_re [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay2_bypass_delay_im [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay2_reg_re [0:7];  // sfix16_En7 [8]
  reg signed [15:0] Delay2_reg_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay2_bypass_delay_next_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay2_bypass_delay_next_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay2_reg_next_re [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Delay2_reg_next_im [0:7];  // sfix16_En7 [8]
  wire signed [15:0] Subsystem1_out1_re;  // sfix16_En7
  wire signed [15:0] Subsystem1_out1_im;  // sfix16_En7
  wire signed [15:0] Subsystem1_out2_re;  // sfix16_En7
  wire signed [15:0] Subsystem1_out2_im;  // sfix16_En7
  wire [9:0] Constant3_out1;  // ufix10
  wire Relational_Operator_relop1;
  wire [9:0] Constant2_out1;  // ufix10
  wire Relational_Operator1_relop1;
  wire [9:0] Constant8_out1;  // ufix10
  wire Relational_Operator2_relop1;
  wire Constant6_out1;
  reg  Delay5_bypass;  // ufix1
  reg  Delay5_reg;  // ufix1
  wire Delay5_bypass_next;  // ufix1
  wire Delay5_delay_out;  // ufix1
  wire valid_1;
  reg  Delay6_bypass_delay;  // ufix1
  reg  Delay6_reg;  // ufix1
  wire valid_2;


  // Count limited, Unsigned Counter
  //  initial value   = 0
  //  step value      = 1
  //  count to value  = 1023
  assign count_step = 10'b0000000001;



  assign count_from = 10'b0000000000;



  assign count_reset = 10'b0000000000;



  assign count = HDL_Counter_out1 + count_step;



  assign need_to_wrap = HDL_Counter_out1 == 10'b1111111111;



  assign count_value = (need_to_wrap == 1'b0 ? count :
              count_from);



  assign count_1 = (ENA == 1'b0 ? HDL_Counter_out1 :
              count_value);



  assign count_2 = (rst == 1'b0 ? count_1 :
              count_reset);



  always @(posedge clk or posedge reset)
    begin : HDL_Counter_process
      if (reset == 1'b1) begin
        HDL_Counter_out1 <= 10'b0000000000;
      end
      else begin
        if (enb) begin
          HDL_Counter_out1 <= count_2;
        end
      end
    end



  Compare_To_Constant u_Compare_To_Constant (.u(HDL_Counter_out1),  // ufix10
                                             .y(Compare_To_Constant_out1)
                                             );

  assign switch_compare_1 = Compare_To_Constant_out1 > 1'b0;



  assign Constant4_out1 = 8'b00000000;



  assign Constant5_out1 = 8'b00000000;



  assign Switch2_out1_re = (switch_compare_1 == 1'b0 ? Constant4_out1 :
              DATA_B_re);
  assign Switch2_out1_im = (switch_compare_1 == 1'b0 ? Constant5_out1 :
              DATA_B_im);



  always @(posedge clk or posedge reset)
    begin : Delay_process
      if (reset == 1'b1) begin
        Delay_bypass_delay_re <= 8'b00000000;
        Delay_bypass_delay_im <= 8'b00000000;
        Delay_reg_re[0] <= 8'b00000000;
        Delay_reg_im[0] <= 8'b00000000;
        Delay_reg_re[1] <= 8'b00000000;
        Delay_reg_im[1] <= 8'b00000000;
        Delay_reg_re[2] <= 8'b00000000;
        Delay_reg_im[2] <= 8'b00000000;
        Delay_reg_re[3] <= 8'b00000000;
        Delay_reg_im[3] <= 8'b00000000;
        Delay_reg_re[4] <= 8'b00000000;
        Delay_reg_im[4] <= 8'b00000000;
        Delay_reg_re[5] <= 8'b00000000;
        Delay_reg_im[5] <= 8'b00000000;
        Delay_reg_re[6] <= 8'b00000000;
        Delay_reg_im[6] <= 8'b00000000;
        Delay_reg_re[7] <= 8'b00000000;
        Delay_reg_im[7] <= 8'b00000000;
        Delay_reg_re[8] <= 8'b00000000;
        Delay_reg_im[8] <= 8'b00000000;
        Delay_reg_re[9] <= 8'b00000000;
        Delay_reg_im[9] <= 8'b00000000;
        Delay_reg_re[10] <= 8'b00000000;
        Delay_reg_im[10] <= 8'b00000000;
        Delay_reg_re[11] <= 8'b00000000;
        Delay_reg_im[11] <= 8'b00000000;
        Delay_reg_re[12] <= 8'b00000000;
        Delay_reg_im[12] <= 8'b00000000;
        Delay_reg_re[13] <= 8'b00000000;
        Delay_reg_im[13] <= 8'b00000000;
        Delay_reg_re[14] <= 8'b00000000;
        Delay_reg_im[14] <= 8'b00000000;
        Delay_reg_re[15] <= 8'b00000000;
        Delay_reg_im[15] <= 8'b00000000;
        Delay_reg_re[16] <= 8'b00000000;
        Delay_reg_im[16] <= 8'b00000000;
        Delay_reg_re[17] <= 8'b00000000;
        Delay_reg_im[17] <= 8'b00000000;
        Delay_reg_re[18] <= 8'b00000000;
        Delay_reg_im[18] <= 8'b00000000;
        Delay_reg_re[19] <= 8'b00000000;
        Delay_reg_im[19] <= 8'b00000000;
        Delay_reg_re[20] <= 8'b00000000;
        Delay_reg_im[20] <= 8'b00000000;
        Delay_reg_re[21] <= 8'b00000000;
        Delay_reg_im[21] <= 8'b00000000;
        Delay_reg_re[22] <= 8'b00000000;
        Delay_reg_im[22] <= 8'b00000000;
        Delay_reg_re[23] <= 8'b00000000;
        Delay_reg_im[23] <= 8'b00000000;
        Delay_reg_re[24] <= 8'b00000000;
        Delay_reg_im[24] <= 8'b00000000;
        Delay_reg_re[25] <= 8'b00000000;
        Delay_reg_im[25] <= 8'b00000000;
        Delay_reg_re[26] <= 8'b00000000;
        Delay_reg_im[26] <= 8'b00000000;
        Delay_reg_re[27] <= 8'b00000000;
        Delay_reg_im[27] <= 8'b00000000;
        Delay_reg_re[28] <= 8'b00000000;
        Delay_reg_im[28] <= 8'b00000000;
        Delay_reg_re[29] <= 8'b00000000;
        Delay_reg_im[29] <= 8'b00000000;
        Delay_reg_re[30] <= 8'b00000000;
        Delay_reg_im[30] <= 8'b00000000;
        Delay_reg_re[31] <= 8'b00000000;
        Delay_reg_im[31] <= 8'b00000000;
        Delay_reg_re[32] <= 8'b00000000;
        Delay_reg_im[32] <= 8'b00000000;
        Delay_reg_re[33] <= 8'b00000000;
        Delay_reg_im[33] <= 8'b00000000;
        Delay_reg_re[34] <= 8'b00000000;
        Delay_reg_im[34] <= 8'b00000000;
        Delay_reg_re[35] <= 8'b00000000;
        Delay_reg_im[35] <= 8'b00000000;
        Delay_reg_re[36] <= 8'b00000000;
        Delay_reg_im[36] <= 8'b00000000;
        Delay_reg_re[37] <= 8'b00000000;
        Delay_reg_im[37] <= 8'b00000000;
        Delay_reg_re[38] <= 8'b00000000;
        Delay_reg_im[38] <= 8'b00000000;
        Delay_reg_re[39] <= 8'b00000000;
        Delay_reg_im[39] <= 8'b00000000;
        Delay_reg_re[40] <= 8'b00000000;
        Delay_reg_im[40] <= 8'b00000000;
        Delay_reg_re[41] <= 8'b00000000;
        Delay_reg_im[41] <= 8'b00000000;
        Delay_reg_re[42] <= 8'b00000000;
        Delay_reg_im[42] <= 8'b00000000;
        Delay_reg_re[43] <= 8'b00000000;
        Delay_reg_im[43] <= 8'b00000000;
        Delay_reg_re[44] <= 8'b00000000;
        Delay_reg_im[44] <= 8'b00000000;
        Delay_reg_re[45] <= 8'b00000000;
        Delay_reg_im[45] <= 8'b00000000;
        Delay_reg_re[46] <= 8'b00000000;
        Delay_reg_im[46] <= 8'b00000000;
        Delay_reg_re[47] <= 8'b00000000;
        Delay_reg_im[47] <= 8'b00000000;
        Delay_reg_re[48] <= 8'b00000000;
        Delay_reg_im[48] <= 8'b00000000;
        Delay_reg_re[49] <= 8'b00000000;
        Delay_reg_im[49] <= 8'b00000000;
        Delay_reg_re[50] <= 8'b00000000;
        Delay_reg_im[50] <= 8'b00000000;
        Delay_reg_re[51] <= 8'b00000000;
        Delay_reg_im[51] <= 8'b00000000;
        Delay_reg_re[52] <= 8'b00000000;
        Delay_reg_im[52] <= 8'b00000000;
        Delay_reg_re[53] <= 8'b00000000;
        Delay_reg_im[53] <= 8'b00000000;
        Delay_reg_re[54] <= 8'b00000000;
        Delay_reg_im[54] <= 8'b00000000;
        Delay_reg_re[55] <= 8'b00000000;
        Delay_reg_im[55] <= 8'b00000000;
        Delay_reg_re[56] <= 8'b00000000;
        Delay_reg_im[56] <= 8'b00000000;
        Delay_reg_re[57] <= 8'b00000000;
        Delay_reg_im[57] <= 8'b00000000;
        Delay_reg_re[58] <= 8'b00000000;
        Delay_reg_im[58] <= 8'b00000000;
        Delay_reg_re[59] <= 8'b00000000;
        Delay_reg_im[59] <= 8'b00000000;
        Delay_reg_re[60] <= 8'b00000000;
        Delay_reg_im[60] <= 8'b00000000;
        Delay_reg_re[61] <= 8'b00000000;
        Delay_reg_im[61] <= 8'b00000000;
        Delay_reg_re[62] <= 8'b00000000;
        Delay_reg_im[62] <= 8'b00000000;
        Delay_reg_re[63] <= 8'b00000000;
        Delay_reg_im[63] <= 8'b00000000;
        Delay_reg_re[64] <= 8'b00000000;
        Delay_reg_im[64] <= 8'b00000000;
        Delay_reg_re[65] <= 8'b00000000;
        Delay_reg_im[65] <= 8'b00000000;
        Delay_reg_re[66] <= 8'b00000000;
        Delay_reg_im[66] <= 8'b00000000;
        Delay_reg_re[67] <= 8'b00000000;
        Delay_reg_im[67] <= 8'b00000000;
        Delay_reg_re[68] <= 8'b00000000;
        Delay_reg_im[68] <= 8'b00000000;
        Delay_reg_re[69] <= 8'b00000000;
        Delay_reg_im[69] <= 8'b00000000;
        Delay_reg_re[70] <= 8'b00000000;
        Delay_reg_im[70] <= 8'b00000000;
        Delay_reg_re[71] <= 8'b00000000;
        Delay_reg_im[71] <= 8'b00000000;
        Delay_reg_re[72] <= 8'b00000000;
        Delay_reg_im[72] <= 8'b00000000;
        Delay_reg_re[73] <= 8'b00000000;
        Delay_reg_im[73] <= 8'b00000000;
        Delay_reg_re[74] <= 8'b00000000;
        Delay_reg_im[74] <= 8'b00000000;
        Delay_reg_re[75] <= 8'b00000000;
        Delay_reg_im[75] <= 8'b00000000;
        Delay_reg_re[76] <= 8'b00000000;
        Delay_reg_im[76] <= 8'b00000000;
        Delay_reg_re[77] <= 8'b00000000;
        Delay_reg_im[77] <= 8'b00000000;
        Delay_reg_re[78] <= 8'b00000000;
        Delay_reg_im[78] <= 8'b00000000;
        Delay_reg_re[79] <= 8'b00000000;
        Delay_reg_im[79] <= 8'b00000000;
        Delay_reg_re[80] <= 8'b00000000;
        Delay_reg_im[80] <= 8'b00000000;
        Delay_reg_re[81] <= 8'b00000000;
        Delay_reg_im[81] <= 8'b00000000;
        Delay_reg_re[82] <= 8'b00000000;
        Delay_reg_im[82] <= 8'b00000000;
        Delay_reg_re[83] <= 8'b00000000;
        Delay_reg_im[83] <= 8'b00000000;
        Delay_reg_re[84] <= 8'b00000000;
        Delay_reg_im[84] <= 8'b00000000;
        Delay_reg_re[85] <= 8'b00000000;
        Delay_reg_im[85] <= 8'b00000000;
        Delay_reg_re[86] <= 8'b00000000;
        Delay_reg_im[86] <= 8'b00000000;
        Delay_reg_re[87] <= 8'b00000000;
        Delay_reg_im[87] <= 8'b00000000;
        Delay_reg_re[88] <= 8'b00000000;
        Delay_reg_im[88] <= 8'b00000000;
        Delay_reg_re[89] <= 8'b00000000;
        Delay_reg_im[89] <= 8'b00000000;
        Delay_reg_re[90] <= 8'b00000000;
        Delay_reg_im[90] <= 8'b00000000;
        Delay_reg_re[91] <= 8'b00000000;
        Delay_reg_im[91] <= 8'b00000000;
        Delay_reg_re[92] <= 8'b00000000;
        Delay_reg_im[92] <= 8'b00000000;
        Delay_reg_re[93] <= 8'b00000000;
        Delay_reg_im[93] <= 8'b00000000;
        Delay_reg_re[94] <= 8'b00000000;
        Delay_reg_im[94] <= 8'b00000000;
        Delay_reg_re[95] <= 8'b00000000;
        Delay_reg_im[95] <= 8'b00000000;
        Delay_reg_re[96] <= 8'b00000000;
        Delay_reg_im[96] <= 8'b00000000;
        Delay_reg_re[97] <= 8'b00000000;
        Delay_reg_im[97] <= 8'b00000000;
        Delay_reg_re[98] <= 8'b00000000;
        Delay_reg_im[98] <= 8'b00000000;
        Delay_reg_re[99] <= 8'b00000000;
        Delay_reg_im[99] <= 8'b00000000;
        Delay_reg_re[100] <= 8'b00000000;
        Delay_reg_im[100] <= 8'b00000000;
        Delay_reg_re[101] <= 8'b00000000;
        Delay_reg_im[101] <= 8'b00000000;
        Delay_reg_re[102] <= 8'b00000000;
        Delay_reg_im[102] <= 8'b00000000;
        Delay_reg_re[103] <= 8'b00000000;
        Delay_reg_im[103] <= 8'b00000000;
        Delay_reg_re[104] <= 8'b00000000;
        Delay_reg_im[104] <= 8'b00000000;
        Delay_reg_re[105] <= 8'b00000000;
        Delay_reg_im[105] <= 8'b00000000;
        Delay_reg_re[106] <= 8'b00000000;
        Delay_reg_im[106] <= 8'b00000000;
        Delay_reg_re[107] <= 8'b00000000;
        Delay_reg_im[107] <= 8'b00000000;
        Delay_reg_re[108] <= 8'b00000000;
        Delay_reg_im[108] <= 8'b00000000;
        Delay_reg_re[109] <= 8'b00000000;
        Delay_reg_im[109] <= 8'b00000000;
        Delay_reg_re[110] <= 8'b00000000;
        Delay_reg_im[110] <= 8'b00000000;
        Delay_reg_re[111] <= 8'b00000000;
        Delay_reg_im[111] <= 8'b00000000;
        Delay_reg_re[112] <= 8'b00000000;
        Delay_reg_im[112] <= 8'b00000000;
        Delay_reg_re[113] <= 8'b00000000;
        Delay_reg_im[113] <= 8'b00000000;
        Delay_reg_re[114] <= 8'b00000000;
        Delay_reg_im[114] <= 8'b00000000;
        Delay_reg_re[115] <= 8'b00000000;
        Delay_reg_im[115] <= 8'b00000000;
        Delay_reg_re[116] <= 8'b00000000;
        Delay_reg_im[116] <= 8'b00000000;
        Delay_reg_re[117] <= 8'b00000000;
        Delay_reg_im[117] <= 8'b00000000;
        Delay_reg_re[118] <= 8'b00000000;
        Delay_reg_im[118] <= 8'b00000000;
        Delay_reg_re[119] <= 8'b00000000;
        Delay_reg_im[119] <= 8'b00000000;
        Delay_reg_re[120] <= 8'b00000000;
        Delay_reg_im[120] <= 8'b00000000;
        Delay_reg_re[121] <= 8'b00000000;
        Delay_reg_im[121] <= 8'b00000000;
        Delay_reg_re[122] <= 8'b00000000;
        Delay_reg_im[122] <= 8'b00000000;
        Delay_reg_re[123] <= 8'b00000000;
        Delay_reg_im[123] <= 8'b00000000;
        Delay_reg_re[124] <= 8'b00000000;
        Delay_reg_im[124] <= 8'b00000000;
        Delay_reg_re[125] <= 8'b00000000;
        Delay_reg_im[125] <= 8'b00000000;
        Delay_reg_re[126] <= 8'b00000000;
        Delay_reg_im[126] <= 8'b00000000;
        Delay_reg_re[127] <= 8'b00000000;
        Delay_reg_im[127] <= 8'b00000000;
        Delay_reg_re[128] <= 8'b00000000;
        Delay_reg_im[128] <= 8'b00000000;
        Delay_reg_re[129] <= 8'b00000000;
        Delay_reg_im[129] <= 8'b00000000;
        Delay_reg_re[130] <= 8'b00000000;
        Delay_reg_im[130] <= 8'b00000000;
        Delay_reg_re[131] <= 8'b00000000;
        Delay_reg_im[131] <= 8'b00000000;
        Delay_reg_re[132] <= 8'b00000000;
        Delay_reg_im[132] <= 8'b00000000;
        Delay_reg_re[133] <= 8'b00000000;
        Delay_reg_im[133] <= 8'b00000000;
        Delay_reg_re[134] <= 8'b00000000;
        Delay_reg_im[134] <= 8'b00000000;
        Delay_reg_re[135] <= 8'b00000000;
        Delay_reg_im[135] <= 8'b00000000;
        Delay_reg_re[136] <= 8'b00000000;
        Delay_reg_im[136] <= 8'b00000000;
        Delay_reg_re[137] <= 8'b00000000;
        Delay_reg_im[137] <= 8'b00000000;
        Delay_reg_re[138] <= 8'b00000000;
        Delay_reg_im[138] <= 8'b00000000;
        Delay_reg_re[139] <= 8'b00000000;
        Delay_reg_im[139] <= 8'b00000000;
        Delay_reg_re[140] <= 8'b00000000;
        Delay_reg_im[140] <= 8'b00000000;
        Delay_reg_re[141] <= 8'b00000000;
        Delay_reg_im[141] <= 8'b00000000;
        Delay_reg_re[142] <= 8'b00000000;
        Delay_reg_im[142] <= 8'b00000000;
        Delay_reg_re[143] <= 8'b00000000;
        Delay_reg_im[143] <= 8'b00000000;
        Delay_reg_re[144] <= 8'b00000000;
        Delay_reg_im[144] <= 8'b00000000;
        Delay_reg_re[145] <= 8'b00000000;
        Delay_reg_im[145] <= 8'b00000000;
        Delay_reg_re[146] <= 8'b00000000;
        Delay_reg_im[146] <= 8'b00000000;
        Delay_reg_re[147] <= 8'b00000000;
        Delay_reg_im[147] <= 8'b00000000;
        Delay_reg_re[148] <= 8'b00000000;
        Delay_reg_im[148] <= 8'b00000000;
        Delay_reg_re[149] <= 8'b00000000;
        Delay_reg_im[149] <= 8'b00000000;
        Delay_reg_re[150] <= 8'b00000000;
        Delay_reg_im[150] <= 8'b00000000;
        Delay_reg_re[151] <= 8'b00000000;
        Delay_reg_im[151] <= 8'b00000000;
        Delay_reg_re[152] <= 8'b00000000;
        Delay_reg_im[152] <= 8'b00000000;
        Delay_reg_re[153] <= 8'b00000000;
        Delay_reg_im[153] <= 8'b00000000;
        Delay_reg_re[154] <= 8'b00000000;
        Delay_reg_im[154] <= 8'b00000000;
        Delay_reg_re[155] <= 8'b00000000;
        Delay_reg_im[155] <= 8'b00000000;
        Delay_reg_re[156] <= 8'b00000000;
        Delay_reg_im[156] <= 8'b00000000;
        Delay_reg_re[157] <= 8'b00000000;
        Delay_reg_im[157] <= 8'b00000000;
        Delay_reg_re[158] <= 8'b00000000;
        Delay_reg_im[158] <= 8'b00000000;
        Delay_reg_re[159] <= 8'b00000000;
        Delay_reg_im[159] <= 8'b00000000;
        Delay_reg_re[160] <= 8'b00000000;
        Delay_reg_im[160] <= 8'b00000000;
        Delay_reg_re[161] <= 8'b00000000;
        Delay_reg_im[161] <= 8'b00000000;
        Delay_reg_re[162] <= 8'b00000000;
        Delay_reg_im[162] <= 8'b00000000;
        Delay_reg_re[163] <= 8'b00000000;
        Delay_reg_im[163] <= 8'b00000000;
        Delay_reg_re[164] <= 8'b00000000;
        Delay_reg_im[164] <= 8'b00000000;
        Delay_reg_re[165] <= 8'b00000000;
        Delay_reg_im[165] <= 8'b00000000;
        Delay_reg_re[166] <= 8'b00000000;
        Delay_reg_im[166] <= 8'b00000000;
        Delay_reg_re[167] <= 8'b00000000;
        Delay_reg_im[167] <= 8'b00000000;
        Delay_reg_re[168] <= 8'b00000000;
        Delay_reg_im[168] <= 8'b00000000;
        Delay_reg_re[169] <= 8'b00000000;
        Delay_reg_im[169] <= 8'b00000000;
        Delay_reg_re[170] <= 8'b00000000;
        Delay_reg_im[170] <= 8'b00000000;
        Delay_reg_re[171] <= 8'b00000000;
        Delay_reg_im[171] <= 8'b00000000;
        Delay_reg_re[172] <= 8'b00000000;
        Delay_reg_im[172] <= 8'b00000000;
        Delay_reg_re[173] <= 8'b00000000;
        Delay_reg_im[173] <= 8'b00000000;
        Delay_reg_re[174] <= 8'b00000000;
        Delay_reg_im[174] <= 8'b00000000;
        Delay_reg_re[175] <= 8'b00000000;
        Delay_reg_im[175] <= 8'b00000000;
        Delay_reg_re[176] <= 8'b00000000;
        Delay_reg_im[176] <= 8'b00000000;
        Delay_reg_re[177] <= 8'b00000000;
        Delay_reg_im[177] <= 8'b00000000;
        Delay_reg_re[178] <= 8'b00000000;
        Delay_reg_im[178] <= 8'b00000000;
        Delay_reg_re[179] <= 8'b00000000;
        Delay_reg_im[179] <= 8'b00000000;
        Delay_reg_re[180] <= 8'b00000000;
        Delay_reg_im[180] <= 8'b00000000;
        Delay_reg_re[181] <= 8'b00000000;
        Delay_reg_im[181] <= 8'b00000000;
        Delay_reg_re[182] <= 8'b00000000;
        Delay_reg_im[182] <= 8'b00000000;
        Delay_reg_re[183] <= 8'b00000000;
        Delay_reg_im[183] <= 8'b00000000;
        Delay_reg_re[184] <= 8'b00000000;
        Delay_reg_im[184] <= 8'b00000000;
        Delay_reg_re[185] <= 8'b00000000;
        Delay_reg_im[185] <= 8'b00000000;
        Delay_reg_re[186] <= 8'b00000000;
        Delay_reg_im[186] <= 8'b00000000;
        Delay_reg_re[187] <= 8'b00000000;
        Delay_reg_im[187] <= 8'b00000000;
        Delay_reg_re[188] <= 8'b00000000;
        Delay_reg_im[188] <= 8'b00000000;
        Delay_reg_re[189] <= 8'b00000000;
        Delay_reg_im[189] <= 8'b00000000;
        Delay_reg_re[190] <= 8'b00000000;
        Delay_reg_im[190] <= 8'b00000000;
        Delay_reg_re[191] <= 8'b00000000;
        Delay_reg_im[191] <= 8'b00000000;
        Delay_reg_re[192] <= 8'b00000000;
        Delay_reg_im[192] <= 8'b00000000;
        Delay_reg_re[193] <= 8'b00000000;
        Delay_reg_im[193] <= 8'b00000000;
        Delay_reg_re[194] <= 8'b00000000;
        Delay_reg_im[194] <= 8'b00000000;
        Delay_reg_re[195] <= 8'b00000000;
        Delay_reg_im[195] <= 8'b00000000;
        Delay_reg_re[196] <= 8'b00000000;
        Delay_reg_im[196] <= 8'b00000000;
        Delay_reg_re[197] <= 8'b00000000;
        Delay_reg_im[197] <= 8'b00000000;
        Delay_reg_re[198] <= 8'b00000000;
        Delay_reg_im[198] <= 8'b00000000;
        Delay_reg_re[199] <= 8'b00000000;
        Delay_reg_im[199] <= 8'b00000000;
        Delay_reg_re[200] <= 8'b00000000;
        Delay_reg_im[200] <= 8'b00000000;
        Delay_reg_re[201] <= 8'b00000000;
        Delay_reg_im[201] <= 8'b00000000;
        Delay_reg_re[202] <= 8'b00000000;
        Delay_reg_im[202] <= 8'b00000000;
        Delay_reg_re[203] <= 8'b00000000;
        Delay_reg_im[203] <= 8'b00000000;
        Delay_reg_re[204] <= 8'b00000000;
        Delay_reg_im[204] <= 8'b00000000;
        Delay_reg_re[205] <= 8'b00000000;
        Delay_reg_im[205] <= 8'b00000000;
        Delay_reg_re[206] <= 8'b00000000;
        Delay_reg_im[206] <= 8'b00000000;
        Delay_reg_re[207] <= 8'b00000000;
        Delay_reg_im[207] <= 8'b00000000;
        Delay_reg_re[208] <= 8'b00000000;
        Delay_reg_im[208] <= 8'b00000000;
        Delay_reg_re[209] <= 8'b00000000;
        Delay_reg_im[209] <= 8'b00000000;
        Delay_reg_re[210] <= 8'b00000000;
        Delay_reg_im[210] <= 8'b00000000;
        Delay_reg_re[211] <= 8'b00000000;
        Delay_reg_im[211] <= 8'b00000000;
        Delay_reg_re[212] <= 8'b00000000;
        Delay_reg_im[212] <= 8'b00000000;
        Delay_reg_re[213] <= 8'b00000000;
        Delay_reg_im[213] <= 8'b00000000;
        Delay_reg_re[214] <= 8'b00000000;
        Delay_reg_im[214] <= 8'b00000000;
        Delay_reg_re[215] <= 8'b00000000;
        Delay_reg_im[215] <= 8'b00000000;
        Delay_reg_re[216] <= 8'b00000000;
        Delay_reg_im[216] <= 8'b00000000;
        Delay_reg_re[217] <= 8'b00000000;
        Delay_reg_im[217] <= 8'b00000000;
        Delay_reg_re[218] <= 8'b00000000;
        Delay_reg_im[218] <= 8'b00000000;
        Delay_reg_re[219] <= 8'b00000000;
        Delay_reg_im[219] <= 8'b00000000;
        Delay_reg_re[220] <= 8'b00000000;
        Delay_reg_im[220] <= 8'b00000000;
        Delay_reg_re[221] <= 8'b00000000;
        Delay_reg_im[221] <= 8'b00000000;
        Delay_reg_re[222] <= 8'b00000000;
        Delay_reg_im[222] <= 8'b00000000;
        Delay_reg_re[223] <= 8'b00000000;
        Delay_reg_im[223] <= 8'b00000000;
        Delay_reg_re[224] <= 8'b00000000;
        Delay_reg_im[224] <= 8'b00000000;
        Delay_reg_re[225] <= 8'b00000000;
        Delay_reg_im[225] <= 8'b00000000;
        Delay_reg_re[226] <= 8'b00000000;
        Delay_reg_im[226] <= 8'b00000000;
        Delay_reg_re[227] <= 8'b00000000;
        Delay_reg_im[227] <= 8'b00000000;
        Delay_reg_re[228] <= 8'b00000000;
        Delay_reg_im[228] <= 8'b00000000;
        Delay_reg_re[229] <= 8'b00000000;
        Delay_reg_im[229] <= 8'b00000000;
        Delay_reg_re[230] <= 8'b00000000;
        Delay_reg_im[230] <= 8'b00000000;
        Delay_reg_re[231] <= 8'b00000000;
        Delay_reg_im[231] <= 8'b00000000;
        Delay_reg_re[232] <= 8'b00000000;
        Delay_reg_im[232] <= 8'b00000000;
        Delay_reg_re[233] <= 8'b00000000;
        Delay_reg_im[233] <= 8'b00000000;
        Delay_reg_re[234] <= 8'b00000000;
        Delay_reg_im[234] <= 8'b00000000;
        Delay_reg_re[235] <= 8'b00000000;
        Delay_reg_im[235] <= 8'b00000000;
        Delay_reg_re[236] <= 8'b00000000;
        Delay_reg_im[236] <= 8'b00000000;
        Delay_reg_re[237] <= 8'b00000000;
        Delay_reg_im[237] <= 8'b00000000;
        Delay_reg_re[238] <= 8'b00000000;
        Delay_reg_im[238] <= 8'b00000000;
        Delay_reg_re[239] <= 8'b00000000;
        Delay_reg_im[239] <= 8'b00000000;
        Delay_reg_re[240] <= 8'b00000000;
        Delay_reg_im[240] <= 8'b00000000;
        Delay_reg_re[241] <= 8'b00000000;
        Delay_reg_im[241] <= 8'b00000000;
        Delay_reg_re[242] <= 8'b00000000;
        Delay_reg_im[242] <= 8'b00000000;
        Delay_reg_re[243] <= 8'b00000000;
        Delay_reg_im[243] <= 8'b00000000;
        Delay_reg_re[244] <= 8'b00000000;
        Delay_reg_im[244] <= 8'b00000000;
        Delay_reg_re[245] <= 8'b00000000;
        Delay_reg_im[245] <= 8'b00000000;
        Delay_reg_re[246] <= 8'b00000000;
        Delay_reg_im[246] <= 8'b00000000;
        Delay_reg_re[247] <= 8'b00000000;
        Delay_reg_im[247] <= 8'b00000000;
        Delay_reg_re[248] <= 8'b00000000;
        Delay_reg_im[248] <= 8'b00000000;
        Delay_reg_re[249] <= 8'b00000000;
        Delay_reg_im[249] <= 8'b00000000;
        Delay_reg_re[250] <= 8'b00000000;
        Delay_reg_im[250] <= 8'b00000000;
        Delay_reg_re[251] <= 8'b00000000;
        Delay_reg_im[251] <= 8'b00000000;
        Delay_reg_re[252] <= 8'b00000000;
        Delay_reg_im[252] <= 8'b00000000;
        Delay_reg_re[253] <= 8'b00000000;
        Delay_reg_im[253] <= 8'b00000000;
        Delay_reg_re[254] <= 8'b00000000;
        Delay_reg_im[254] <= 8'b00000000;
        Delay_reg_re[255] <= 8'b00000000;
        Delay_reg_im[255] <= 8'b00000000;
        Delay_reg_re[256] <= 8'b00000000;
        Delay_reg_im[256] <= 8'b00000000;
        Delay_reg_re[257] <= 8'b00000000;
        Delay_reg_im[257] <= 8'b00000000;
        Delay_reg_re[258] <= 8'b00000000;
        Delay_reg_im[258] <= 8'b00000000;
        Delay_reg_re[259] <= 8'b00000000;
        Delay_reg_im[259] <= 8'b00000000;
        Delay_reg_re[260] <= 8'b00000000;
        Delay_reg_im[260] <= 8'b00000000;
        Delay_reg_re[261] <= 8'b00000000;
        Delay_reg_im[261] <= 8'b00000000;
        Delay_reg_re[262] <= 8'b00000000;
        Delay_reg_im[262] <= 8'b00000000;
        Delay_reg_re[263] <= 8'b00000000;
        Delay_reg_im[263] <= 8'b00000000;
        Delay_reg_re[264] <= 8'b00000000;
        Delay_reg_im[264] <= 8'b00000000;
        Delay_reg_re[265] <= 8'b00000000;
        Delay_reg_im[265] <= 8'b00000000;
        Delay_reg_re[266] <= 8'b00000000;
        Delay_reg_im[266] <= 8'b00000000;
        Delay_reg_re[267] <= 8'b00000000;
        Delay_reg_im[267] <= 8'b00000000;
        Delay_reg_re[268] <= 8'b00000000;
        Delay_reg_im[268] <= 8'b00000000;
        Delay_reg_re[269] <= 8'b00000000;
        Delay_reg_im[269] <= 8'b00000000;
        Delay_reg_re[270] <= 8'b00000000;
        Delay_reg_im[270] <= 8'b00000000;
        Delay_reg_re[271] <= 8'b00000000;
        Delay_reg_im[271] <= 8'b00000000;
        Delay_reg_re[272] <= 8'b00000000;
        Delay_reg_im[272] <= 8'b00000000;
        Delay_reg_re[273] <= 8'b00000000;
        Delay_reg_im[273] <= 8'b00000000;
        Delay_reg_re[274] <= 8'b00000000;
        Delay_reg_im[274] <= 8'b00000000;
        Delay_reg_re[275] <= 8'b00000000;
        Delay_reg_im[275] <= 8'b00000000;
        Delay_reg_re[276] <= 8'b00000000;
        Delay_reg_im[276] <= 8'b00000000;
        Delay_reg_re[277] <= 8'b00000000;
        Delay_reg_im[277] <= 8'b00000000;
        Delay_reg_re[278] <= 8'b00000000;
        Delay_reg_im[278] <= 8'b00000000;
        Delay_reg_re[279] <= 8'b00000000;
        Delay_reg_im[279] <= 8'b00000000;
        Delay_reg_re[280] <= 8'b00000000;
        Delay_reg_im[280] <= 8'b00000000;
        Delay_reg_re[281] <= 8'b00000000;
        Delay_reg_im[281] <= 8'b00000000;
        Delay_reg_re[282] <= 8'b00000000;
        Delay_reg_im[282] <= 8'b00000000;
        Delay_reg_re[283] <= 8'b00000000;
        Delay_reg_im[283] <= 8'b00000000;
        Delay_reg_re[284] <= 8'b00000000;
        Delay_reg_im[284] <= 8'b00000000;
        Delay_reg_re[285] <= 8'b00000000;
        Delay_reg_im[285] <= 8'b00000000;
        Delay_reg_re[286] <= 8'b00000000;
        Delay_reg_im[286] <= 8'b00000000;
        Delay_reg_re[287] <= 8'b00000000;
        Delay_reg_im[287] <= 8'b00000000;
        Delay_reg_re[288] <= 8'b00000000;
        Delay_reg_im[288] <= 8'b00000000;
        Delay_reg_re[289] <= 8'b00000000;
        Delay_reg_im[289] <= 8'b00000000;
        Delay_reg_re[290] <= 8'b00000000;
        Delay_reg_im[290] <= 8'b00000000;
        Delay_reg_re[291] <= 8'b00000000;
        Delay_reg_im[291] <= 8'b00000000;
        Delay_reg_re[292] <= 8'b00000000;
        Delay_reg_im[292] <= 8'b00000000;
        Delay_reg_re[293] <= 8'b00000000;
        Delay_reg_im[293] <= 8'b00000000;
        Delay_reg_re[294] <= 8'b00000000;
        Delay_reg_im[294] <= 8'b00000000;
        Delay_reg_re[295] <= 8'b00000000;
        Delay_reg_im[295] <= 8'b00000000;
        Delay_reg_re[296] <= 8'b00000000;
        Delay_reg_im[296] <= 8'b00000000;
        Delay_reg_re[297] <= 8'b00000000;
        Delay_reg_im[297] <= 8'b00000000;
        Delay_reg_re[298] <= 8'b00000000;
        Delay_reg_im[298] <= 8'b00000000;
        Delay_reg_re[299] <= 8'b00000000;
        Delay_reg_im[299] <= 8'b00000000;
        Delay_reg_re[300] <= 8'b00000000;
        Delay_reg_im[300] <= 8'b00000000;
        Delay_reg_re[301] <= 8'b00000000;
        Delay_reg_im[301] <= 8'b00000000;
        Delay_reg_re[302] <= 8'b00000000;
        Delay_reg_im[302] <= 8'b00000000;
        Delay_reg_re[303] <= 8'b00000000;
        Delay_reg_im[303] <= 8'b00000000;
        Delay_reg_re[304] <= 8'b00000000;
        Delay_reg_im[304] <= 8'b00000000;
        Delay_reg_re[305] <= 8'b00000000;
        Delay_reg_im[305] <= 8'b00000000;
        Delay_reg_re[306] <= 8'b00000000;
        Delay_reg_im[306] <= 8'b00000000;
        Delay_reg_re[307] <= 8'b00000000;
        Delay_reg_im[307] <= 8'b00000000;
        Delay_reg_re[308] <= 8'b00000000;
        Delay_reg_im[308] <= 8'b00000000;
        Delay_reg_re[309] <= 8'b00000000;
        Delay_reg_im[309] <= 8'b00000000;
        Delay_reg_re[310] <= 8'b00000000;
        Delay_reg_im[310] <= 8'b00000000;
        Delay_reg_re[311] <= 8'b00000000;
        Delay_reg_im[311] <= 8'b00000000;
        Delay_reg_re[312] <= 8'b00000000;
        Delay_reg_im[312] <= 8'b00000000;
        Delay_reg_re[313] <= 8'b00000000;
        Delay_reg_im[313] <= 8'b00000000;
        Delay_reg_re[314] <= 8'b00000000;
        Delay_reg_im[314] <= 8'b00000000;
        Delay_reg_re[315] <= 8'b00000000;
        Delay_reg_im[315] <= 8'b00000000;
        Delay_reg_re[316] <= 8'b00000000;
        Delay_reg_im[316] <= 8'b00000000;
        Delay_reg_re[317] <= 8'b00000000;
        Delay_reg_im[317] <= 8'b00000000;
        Delay_reg_re[318] <= 8'b00000000;
        Delay_reg_im[318] <= 8'b00000000;
        Delay_reg_re[319] <= 8'b00000000;
        Delay_reg_im[319] <= 8'b00000000;
        Delay_reg_re[320] <= 8'b00000000;
        Delay_reg_im[320] <= 8'b00000000;
        Delay_reg_re[321] <= 8'b00000000;
        Delay_reg_im[321] <= 8'b00000000;
        Delay_reg_re[322] <= 8'b00000000;
        Delay_reg_im[322] <= 8'b00000000;
        Delay_reg_re[323] <= 8'b00000000;
        Delay_reg_im[323] <= 8'b00000000;
        Delay_reg_re[324] <= 8'b00000000;
        Delay_reg_im[324] <= 8'b00000000;
        Delay_reg_re[325] <= 8'b00000000;
        Delay_reg_im[325] <= 8'b00000000;
        Delay_reg_re[326] <= 8'b00000000;
        Delay_reg_im[326] <= 8'b00000000;
        Delay_reg_re[327] <= 8'b00000000;
        Delay_reg_im[327] <= 8'b00000000;
        Delay_reg_re[328] <= 8'b00000000;
        Delay_reg_im[328] <= 8'b00000000;
        Delay_reg_re[329] <= 8'b00000000;
        Delay_reg_im[329] <= 8'b00000000;
        Delay_reg_re[330] <= 8'b00000000;
        Delay_reg_im[330] <= 8'b00000000;
        Delay_reg_re[331] <= 8'b00000000;
        Delay_reg_im[331] <= 8'b00000000;
        Delay_reg_re[332] <= 8'b00000000;
        Delay_reg_im[332] <= 8'b00000000;
        Delay_reg_re[333] <= 8'b00000000;
        Delay_reg_im[333] <= 8'b00000000;
        Delay_reg_re[334] <= 8'b00000000;
        Delay_reg_im[334] <= 8'b00000000;
        Delay_reg_re[335] <= 8'b00000000;
        Delay_reg_im[335] <= 8'b00000000;
        Delay_reg_re[336] <= 8'b00000000;
        Delay_reg_im[336] <= 8'b00000000;
        Delay_reg_re[337] <= 8'b00000000;
        Delay_reg_im[337] <= 8'b00000000;
        Delay_reg_re[338] <= 8'b00000000;
        Delay_reg_im[338] <= 8'b00000000;
        Delay_reg_re[339] <= 8'b00000000;
        Delay_reg_im[339] <= 8'b00000000;
        Delay_reg_re[340] <= 8'b00000000;
        Delay_reg_im[340] <= 8'b00000000;
        Delay_reg_re[341] <= 8'b00000000;
        Delay_reg_im[341] <= 8'b00000000;
        Delay_reg_re[342] <= 8'b00000000;
        Delay_reg_im[342] <= 8'b00000000;
        Delay_reg_re[343] <= 8'b00000000;
        Delay_reg_im[343] <= 8'b00000000;
        Delay_reg_re[344] <= 8'b00000000;
        Delay_reg_im[344] <= 8'b00000000;
        Delay_reg_re[345] <= 8'b00000000;
        Delay_reg_im[345] <= 8'b00000000;
        Delay_reg_re[346] <= 8'b00000000;
        Delay_reg_im[346] <= 8'b00000000;
        Delay_reg_re[347] <= 8'b00000000;
        Delay_reg_im[347] <= 8'b00000000;
        Delay_reg_re[348] <= 8'b00000000;
        Delay_reg_im[348] <= 8'b00000000;
        Delay_reg_re[349] <= 8'b00000000;
        Delay_reg_im[349] <= 8'b00000000;
        Delay_reg_re[350] <= 8'b00000000;
        Delay_reg_im[350] <= 8'b00000000;
        Delay_reg_re[351] <= 8'b00000000;
        Delay_reg_im[351] <= 8'b00000000;
        Delay_reg_re[352] <= 8'b00000000;
        Delay_reg_im[352] <= 8'b00000000;
        Delay_reg_re[353] <= 8'b00000000;
        Delay_reg_im[353] <= 8'b00000000;
        Delay_reg_re[354] <= 8'b00000000;
        Delay_reg_im[354] <= 8'b00000000;
        Delay_reg_re[355] <= 8'b00000000;
        Delay_reg_im[355] <= 8'b00000000;
        Delay_reg_re[356] <= 8'b00000000;
        Delay_reg_im[356] <= 8'b00000000;
        Delay_reg_re[357] <= 8'b00000000;
        Delay_reg_im[357] <= 8'b00000000;
        Delay_reg_re[358] <= 8'b00000000;
        Delay_reg_im[358] <= 8'b00000000;
        Delay_reg_re[359] <= 8'b00000000;
        Delay_reg_im[359] <= 8'b00000000;
        Delay_reg_re[360] <= 8'b00000000;
        Delay_reg_im[360] <= 8'b00000000;
        Delay_reg_re[361] <= 8'b00000000;
        Delay_reg_im[361] <= 8'b00000000;
        Delay_reg_re[362] <= 8'b00000000;
        Delay_reg_im[362] <= 8'b00000000;
        Delay_reg_re[363] <= 8'b00000000;
        Delay_reg_im[363] <= 8'b00000000;
        Delay_reg_re[364] <= 8'b00000000;
        Delay_reg_im[364] <= 8'b00000000;
        Delay_reg_re[365] <= 8'b00000000;
        Delay_reg_im[365] <= 8'b00000000;
        Delay_reg_re[366] <= 8'b00000000;
        Delay_reg_im[366] <= 8'b00000000;
        Delay_reg_re[367] <= 8'b00000000;
        Delay_reg_im[367] <= 8'b00000000;
        Delay_reg_re[368] <= 8'b00000000;
        Delay_reg_im[368] <= 8'b00000000;
        Delay_reg_re[369] <= 8'b00000000;
        Delay_reg_im[369] <= 8'b00000000;
        Delay_reg_re[370] <= 8'b00000000;
        Delay_reg_im[370] <= 8'b00000000;
        Delay_reg_re[371] <= 8'b00000000;
        Delay_reg_im[371] <= 8'b00000000;
        Delay_reg_re[372] <= 8'b00000000;
        Delay_reg_im[372] <= 8'b00000000;
        Delay_reg_re[373] <= 8'b00000000;
        Delay_reg_im[373] <= 8'b00000000;
        Delay_reg_re[374] <= 8'b00000000;
        Delay_reg_im[374] <= 8'b00000000;
        Delay_reg_re[375] <= 8'b00000000;
        Delay_reg_im[375] <= 8'b00000000;
        Delay_reg_re[376] <= 8'b00000000;
        Delay_reg_im[376] <= 8'b00000000;
        Delay_reg_re[377] <= 8'b00000000;
        Delay_reg_im[377] <= 8'b00000000;
        Delay_reg_re[378] <= 8'b00000000;
        Delay_reg_im[378] <= 8'b00000000;
        Delay_reg_re[379] <= 8'b00000000;
        Delay_reg_im[379] <= 8'b00000000;
        Delay_reg_re[380] <= 8'b00000000;
        Delay_reg_im[380] <= 8'b00000000;
        Delay_reg_re[381] <= 8'b00000000;
        Delay_reg_im[381] <= 8'b00000000;
        Delay_reg_re[382] <= 8'b00000000;
        Delay_reg_im[382] <= 8'b00000000;
        Delay_reg_re[383] <= 8'b00000000;
        Delay_reg_im[383] <= 8'b00000000;
        Delay_reg_re[384] <= 8'b00000000;
        Delay_reg_im[384] <= 8'b00000000;
        Delay_reg_re[385] <= 8'b00000000;
        Delay_reg_im[385] <= 8'b00000000;
        Delay_reg_re[386] <= 8'b00000000;
        Delay_reg_im[386] <= 8'b00000000;
        Delay_reg_re[387] <= 8'b00000000;
        Delay_reg_im[387] <= 8'b00000000;
        Delay_reg_re[388] <= 8'b00000000;
        Delay_reg_im[388] <= 8'b00000000;
        Delay_reg_re[389] <= 8'b00000000;
        Delay_reg_im[389] <= 8'b00000000;
        Delay_reg_re[390] <= 8'b00000000;
        Delay_reg_im[390] <= 8'b00000000;
        Delay_reg_re[391] <= 8'b00000000;
        Delay_reg_im[391] <= 8'b00000000;
        Delay_reg_re[392] <= 8'b00000000;
        Delay_reg_im[392] <= 8'b00000000;
        Delay_reg_re[393] <= 8'b00000000;
        Delay_reg_im[393] <= 8'b00000000;
        Delay_reg_re[394] <= 8'b00000000;
        Delay_reg_im[394] <= 8'b00000000;
        Delay_reg_re[395] <= 8'b00000000;
        Delay_reg_im[395] <= 8'b00000000;
        Delay_reg_re[396] <= 8'b00000000;
        Delay_reg_im[396] <= 8'b00000000;
        Delay_reg_re[397] <= 8'b00000000;
        Delay_reg_im[397] <= 8'b00000000;
        Delay_reg_re[398] <= 8'b00000000;
        Delay_reg_im[398] <= 8'b00000000;
        Delay_reg_re[399] <= 8'b00000000;
        Delay_reg_im[399] <= 8'b00000000;
        Delay_reg_re[400] <= 8'b00000000;
        Delay_reg_im[400] <= 8'b00000000;
        Delay_reg_re[401] <= 8'b00000000;
        Delay_reg_im[401] <= 8'b00000000;
        Delay_reg_re[402] <= 8'b00000000;
        Delay_reg_im[402] <= 8'b00000000;
        Delay_reg_re[403] <= 8'b00000000;
        Delay_reg_im[403] <= 8'b00000000;
        Delay_reg_re[404] <= 8'b00000000;
        Delay_reg_im[404] <= 8'b00000000;
        Delay_reg_re[405] <= 8'b00000000;
        Delay_reg_im[405] <= 8'b00000000;
        Delay_reg_re[406] <= 8'b00000000;
        Delay_reg_im[406] <= 8'b00000000;
        Delay_reg_re[407] <= 8'b00000000;
        Delay_reg_im[407] <= 8'b00000000;
        Delay_reg_re[408] <= 8'b00000000;
        Delay_reg_im[408] <= 8'b00000000;
        Delay_reg_re[409] <= 8'b00000000;
        Delay_reg_im[409] <= 8'b00000000;
        Delay_reg_re[410] <= 8'b00000000;
        Delay_reg_im[410] <= 8'b00000000;
        Delay_reg_re[411] <= 8'b00000000;
        Delay_reg_im[411] <= 8'b00000000;
        Delay_reg_re[412] <= 8'b00000000;
        Delay_reg_im[412] <= 8'b00000000;
        Delay_reg_re[413] <= 8'b00000000;
        Delay_reg_im[413] <= 8'b00000000;
        Delay_reg_re[414] <= 8'b00000000;
        Delay_reg_im[414] <= 8'b00000000;
        Delay_reg_re[415] <= 8'b00000000;
        Delay_reg_im[415] <= 8'b00000000;
        Delay_reg_re[416] <= 8'b00000000;
        Delay_reg_im[416] <= 8'b00000000;
        Delay_reg_re[417] <= 8'b00000000;
        Delay_reg_im[417] <= 8'b00000000;
        Delay_reg_re[418] <= 8'b00000000;
        Delay_reg_im[418] <= 8'b00000000;
        Delay_reg_re[419] <= 8'b00000000;
        Delay_reg_im[419] <= 8'b00000000;
        Delay_reg_re[420] <= 8'b00000000;
        Delay_reg_im[420] <= 8'b00000000;
        Delay_reg_re[421] <= 8'b00000000;
        Delay_reg_im[421] <= 8'b00000000;
        Delay_reg_re[422] <= 8'b00000000;
        Delay_reg_im[422] <= 8'b00000000;
        Delay_reg_re[423] <= 8'b00000000;
        Delay_reg_im[423] <= 8'b00000000;
        Delay_reg_re[424] <= 8'b00000000;
        Delay_reg_im[424] <= 8'b00000000;
        Delay_reg_re[425] <= 8'b00000000;
        Delay_reg_im[425] <= 8'b00000000;
        Delay_reg_re[426] <= 8'b00000000;
        Delay_reg_im[426] <= 8'b00000000;
        Delay_reg_re[427] <= 8'b00000000;
        Delay_reg_im[427] <= 8'b00000000;
        Delay_reg_re[428] <= 8'b00000000;
        Delay_reg_im[428] <= 8'b00000000;
        Delay_reg_re[429] <= 8'b00000000;
        Delay_reg_im[429] <= 8'b00000000;
        Delay_reg_re[430] <= 8'b00000000;
        Delay_reg_im[430] <= 8'b00000000;
        Delay_reg_re[431] <= 8'b00000000;
        Delay_reg_im[431] <= 8'b00000000;
        Delay_reg_re[432] <= 8'b00000000;
        Delay_reg_im[432] <= 8'b00000000;
        Delay_reg_re[433] <= 8'b00000000;
        Delay_reg_im[433] <= 8'b00000000;
        Delay_reg_re[434] <= 8'b00000000;
        Delay_reg_im[434] <= 8'b00000000;
        Delay_reg_re[435] <= 8'b00000000;
        Delay_reg_im[435] <= 8'b00000000;
        Delay_reg_re[436] <= 8'b00000000;
        Delay_reg_im[436] <= 8'b00000000;
        Delay_reg_re[437] <= 8'b00000000;
        Delay_reg_im[437] <= 8'b00000000;
        Delay_reg_re[438] <= 8'b00000000;
        Delay_reg_im[438] <= 8'b00000000;
        Delay_reg_re[439] <= 8'b00000000;
        Delay_reg_im[439] <= 8'b00000000;
        Delay_reg_re[440] <= 8'b00000000;
        Delay_reg_im[440] <= 8'b00000000;
        Delay_reg_re[441] <= 8'b00000000;
        Delay_reg_im[441] <= 8'b00000000;
        Delay_reg_re[442] <= 8'b00000000;
        Delay_reg_im[442] <= 8'b00000000;
        Delay_reg_re[443] <= 8'b00000000;
        Delay_reg_im[443] <= 8'b00000000;
        Delay_reg_re[444] <= 8'b00000000;
        Delay_reg_im[444] <= 8'b00000000;
        Delay_reg_re[445] <= 8'b00000000;
        Delay_reg_im[445] <= 8'b00000000;
        Delay_reg_re[446] <= 8'b00000000;
        Delay_reg_im[446] <= 8'b00000000;
        Delay_reg_re[447] <= 8'b00000000;
        Delay_reg_im[447] <= 8'b00000000;
        Delay_reg_re[448] <= 8'b00000000;
        Delay_reg_im[448] <= 8'b00000000;
        Delay_reg_re[449] <= 8'b00000000;
        Delay_reg_im[449] <= 8'b00000000;
        Delay_reg_re[450] <= 8'b00000000;
        Delay_reg_im[450] <= 8'b00000000;
        Delay_reg_re[451] <= 8'b00000000;
        Delay_reg_im[451] <= 8'b00000000;
        Delay_reg_re[452] <= 8'b00000000;
        Delay_reg_im[452] <= 8'b00000000;
        Delay_reg_re[453] <= 8'b00000000;
        Delay_reg_im[453] <= 8'b00000000;
        Delay_reg_re[454] <= 8'b00000000;
        Delay_reg_im[454] <= 8'b00000000;
        Delay_reg_re[455] <= 8'b00000000;
        Delay_reg_im[455] <= 8'b00000000;
        Delay_reg_re[456] <= 8'b00000000;
        Delay_reg_im[456] <= 8'b00000000;
        Delay_reg_re[457] <= 8'b00000000;
        Delay_reg_im[457] <= 8'b00000000;
        Delay_reg_re[458] <= 8'b00000000;
        Delay_reg_im[458] <= 8'b00000000;
        Delay_reg_re[459] <= 8'b00000000;
        Delay_reg_im[459] <= 8'b00000000;
        Delay_reg_re[460] <= 8'b00000000;
        Delay_reg_im[460] <= 8'b00000000;
        Delay_reg_re[461] <= 8'b00000000;
        Delay_reg_im[461] <= 8'b00000000;
        Delay_reg_re[462] <= 8'b00000000;
        Delay_reg_im[462] <= 8'b00000000;
        Delay_reg_re[463] <= 8'b00000000;
        Delay_reg_im[463] <= 8'b00000000;
        Delay_reg_re[464] <= 8'b00000000;
        Delay_reg_im[464] <= 8'b00000000;
        Delay_reg_re[465] <= 8'b00000000;
        Delay_reg_im[465] <= 8'b00000000;
        Delay_reg_re[466] <= 8'b00000000;
        Delay_reg_im[466] <= 8'b00000000;
        Delay_reg_re[467] <= 8'b00000000;
        Delay_reg_im[467] <= 8'b00000000;
        Delay_reg_re[468] <= 8'b00000000;
        Delay_reg_im[468] <= 8'b00000000;
        Delay_reg_re[469] <= 8'b00000000;
        Delay_reg_im[469] <= 8'b00000000;
        Delay_reg_re[470] <= 8'b00000000;
        Delay_reg_im[470] <= 8'b00000000;
        Delay_reg_re[471] <= 8'b00000000;
        Delay_reg_im[471] <= 8'b00000000;
        Delay_reg_re[472] <= 8'b00000000;
        Delay_reg_im[472] <= 8'b00000000;
        Delay_reg_re[473] <= 8'b00000000;
        Delay_reg_im[473] <= 8'b00000000;
        Delay_reg_re[474] <= 8'b00000000;
        Delay_reg_im[474] <= 8'b00000000;
        Delay_reg_re[475] <= 8'b00000000;
        Delay_reg_im[475] <= 8'b00000000;
        Delay_reg_re[476] <= 8'b00000000;
        Delay_reg_im[476] <= 8'b00000000;
        Delay_reg_re[477] <= 8'b00000000;
        Delay_reg_im[477] <= 8'b00000000;
        Delay_reg_re[478] <= 8'b00000000;
        Delay_reg_im[478] <= 8'b00000000;
        Delay_reg_re[479] <= 8'b00000000;
        Delay_reg_im[479] <= 8'b00000000;
        Delay_reg_re[480] <= 8'b00000000;
        Delay_reg_im[480] <= 8'b00000000;
        Delay_reg_re[481] <= 8'b00000000;
        Delay_reg_im[481] <= 8'b00000000;
        Delay_reg_re[482] <= 8'b00000000;
        Delay_reg_im[482] <= 8'b00000000;
        Delay_reg_re[483] <= 8'b00000000;
        Delay_reg_im[483] <= 8'b00000000;
        Delay_reg_re[484] <= 8'b00000000;
        Delay_reg_im[484] <= 8'b00000000;
        Delay_reg_re[485] <= 8'b00000000;
        Delay_reg_im[485] <= 8'b00000000;
        Delay_reg_re[486] <= 8'b00000000;
        Delay_reg_im[486] <= 8'b00000000;
        Delay_reg_re[487] <= 8'b00000000;
        Delay_reg_im[487] <= 8'b00000000;
        Delay_reg_re[488] <= 8'b00000000;
        Delay_reg_im[488] <= 8'b00000000;
        Delay_reg_re[489] <= 8'b00000000;
        Delay_reg_im[489] <= 8'b00000000;
        Delay_reg_re[490] <= 8'b00000000;
        Delay_reg_im[490] <= 8'b00000000;
        Delay_reg_re[491] <= 8'b00000000;
        Delay_reg_im[491] <= 8'b00000000;
        Delay_reg_re[492] <= 8'b00000000;
        Delay_reg_im[492] <= 8'b00000000;
        Delay_reg_re[493] <= 8'b00000000;
        Delay_reg_im[493] <= 8'b00000000;
        Delay_reg_re[494] <= 8'b00000000;
        Delay_reg_im[494] <= 8'b00000000;
        Delay_reg_re[495] <= 8'b00000000;
        Delay_reg_im[495] <= 8'b00000000;
        Delay_reg_re[496] <= 8'b00000000;
        Delay_reg_im[496] <= 8'b00000000;
        Delay_reg_re[497] <= 8'b00000000;
        Delay_reg_im[497] <= 8'b00000000;
        Delay_reg_re[498] <= 8'b00000000;
        Delay_reg_im[498] <= 8'b00000000;
        Delay_reg_re[499] <= 8'b00000000;
        Delay_reg_im[499] <= 8'b00000000;
        Delay_reg_re[500] <= 8'b00000000;
        Delay_reg_im[500] <= 8'b00000000;
        Delay_reg_re[501] <= 8'b00000000;
        Delay_reg_im[501] <= 8'b00000000;
        Delay_reg_re[502] <= 8'b00000000;
        Delay_reg_im[502] <= 8'b00000000;
        Delay_reg_re[503] <= 8'b00000000;
        Delay_reg_im[503] <= 8'b00000000;
        Delay_reg_re[504] <= 8'b00000000;
        Delay_reg_im[504] <= 8'b00000000;
        Delay_reg_re[505] <= 8'b00000000;
        Delay_reg_im[505] <= 8'b00000000;
        Delay_reg_re[506] <= 8'b00000000;
        Delay_reg_im[506] <= 8'b00000000;
        Delay_reg_re[507] <= 8'b00000000;
        Delay_reg_im[507] <= 8'b00000000;
        Delay_reg_re[508] <= 8'b00000000;
        Delay_reg_im[508] <= 8'b00000000;
        Delay_reg_re[509] <= 8'b00000000;
        Delay_reg_im[509] <= 8'b00000000;
        Delay_reg_re[510] <= 8'b00000000;
        Delay_reg_im[510] <= 8'b00000000;
        Delay_reg_re[511] <= 8'b00000000;
        Delay_reg_im[511] <= 8'b00000000;
      end
      else begin
        if (enb && ENA) begin
          Delay_bypass_delay_re <= Delay_bypass_delay_next_re;
          Delay_bypass_delay_im <= Delay_bypass_delay_next_im;
          Delay_reg_re[0] <= Delay_reg_next_re[0];
          Delay_reg_im[0] <= Delay_reg_next_im[0];
          Delay_reg_re[1] <= Delay_reg_next_re[1];
          Delay_reg_im[1] <= Delay_reg_next_im[1];
          Delay_reg_re[2] <= Delay_reg_next_re[2];
          Delay_reg_im[2] <= Delay_reg_next_im[2];
          Delay_reg_re[3] <= Delay_reg_next_re[3];
          Delay_reg_im[3] <= Delay_reg_next_im[3];
          Delay_reg_re[4] <= Delay_reg_next_re[4];
          Delay_reg_im[4] <= Delay_reg_next_im[4];
          Delay_reg_re[5] <= Delay_reg_next_re[5];
          Delay_reg_im[5] <= Delay_reg_next_im[5];
          Delay_reg_re[6] <= Delay_reg_next_re[6];
          Delay_reg_im[6] <= Delay_reg_next_im[6];
          Delay_reg_re[7] <= Delay_reg_next_re[7];
          Delay_reg_im[7] <= Delay_reg_next_im[7];
          Delay_reg_re[8] <= Delay_reg_next_re[8];
          Delay_reg_im[8] <= Delay_reg_next_im[8];
          Delay_reg_re[9] <= Delay_reg_next_re[9];
          Delay_reg_im[9] <= Delay_reg_next_im[9];
          Delay_reg_re[10] <= Delay_reg_next_re[10];
          Delay_reg_im[10] <= Delay_reg_next_im[10];
          Delay_reg_re[11] <= Delay_reg_next_re[11];
          Delay_reg_im[11] <= Delay_reg_next_im[11];
          Delay_reg_re[12] <= Delay_reg_next_re[12];
          Delay_reg_im[12] <= Delay_reg_next_im[12];
          Delay_reg_re[13] <= Delay_reg_next_re[13];
          Delay_reg_im[13] <= Delay_reg_next_im[13];
          Delay_reg_re[14] <= Delay_reg_next_re[14];
          Delay_reg_im[14] <= Delay_reg_next_im[14];
          Delay_reg_re[15] <= Delay_reg_next_re[15];
          Delay_reg_im[15] <= Delay_reg_next_im[15];
          Delay_reg_re[16] <= Delay_reg_next_re[16];
          Delay_reg_im[16] <= Delay_reg_next_im[16];
          Delay_reg_re[17] <= Delay_reg_next_re[17];
          Delay_reg_im[17] <= Delay_reg_next_im[17];
          Delay_reg_re[18] <= Delay_reg_next_re[18];
          Delay_reg_im[18] <= Delay_reg_next_im[18];
          Delay_reg_re[19] <= Delay_reg_next_re[19];
          Delay_reg_im[19] <= Delay_reg_next_im[19];
          Delay_reg_re[20] <= Delay_reg_next_re[20];
          Delay_reg_im[20] <= Delay_reg_next_im[20];
          Delay_reg_re[21] <= Delay_reg_next_re[21];
          Delay_reg_im[21] <= Delay_reg_next_im[21];
          Delay_reg_re[22] <= Delay_reg_next_re[22];
          Delay_reg_im[22] <= Delay_reg_next_im[22];
          Delay_reg_re[23] <= Delay_reg_next_re[23];
          Delay_reg_im[23] <= Delay_reg_next_im[23];
          Delay_reg_re[24] <= Delay_reg_next_re[24];
          Delay_reg_im[24] <= Delay_reg_next_im[24];
          Delay_reg_re[25] <= Delay_reg_next_re[25];
          Delay_reg_im[25] <= Delay_reg_next_im[25];
          Delay_reg_re[26] <= Delay_reg_next_re[26];
          Delay_reg_im[26] <= Delay_reg_next_im[26];
          Delay_reg_re[27] <= Delay_reg_next_re[27];
          Delay_reg_im[27] <= Delay_reg_next_im[27];
          Delay_reg_re[28] <= Delay_reg_next_re[28];
          Delay_reg_im[28] <= Delay_reg_next_im[28];
          Delay_reg_re[29] <= Delay_reg_next_re[29];
          Delay_reg_im[29] <= Delay_reg_next_im[29];
          Delay_reg_re[30] <= Delay_reg_next_re[30];
          Delay_reg_im[30] <= Delay_reg_next_im[30];
          Delay_reg_re[31] <= Delay_reg_next_re[31];
          Delay_reg_im[31] <= Delay_reg_next_im[31];
          Delay_reg_re[32] <= Delay_reg_next_re[32];
          Delay_reg_im[32] <= Delay_reg_next_im[32];
          Delay_reg_re[33] <= Delay_reg_next_re[33];
          Delay_reg_im[33] <= Delay_reg_next_im[33];
          Delay_reg_re[34] <= Delay_reg_next_re[34];
          Delay_reg_im[34] <= Delay_reg_next_im[34];
          Delay_reg_re[35] <= Delay_reg_next_re[35];
          Delay_reg_im[35] <= Delay_reg_next_im[35];
          Delay_reg_re[36] <= Delay_reg_next_re[36];
          Delay_reg_im[36] <= Delay_reg_next_im[36];
          Delay_reg_re[37] <= Delay_reg_next_re[37];
          Delay_reg_im[37] <= Delay_reg_next_im[37];
          Delay_reg_re[38] <= Delay_reg_next_re[38];
          Delay_reg_im[38] <= Delay_reg_next_im[38];
          Delay_reg_re[39] <= Delay_reg_next_re[39];
          Delay_reg_im[39] <= Delay_reg_next_im[39];
          Delay_reg_re[40] <= Delay_reg_next_re[40];
          Delay_reg_im[40] <= Delay_reg_next_im[40];
          Delay_reg_re[41] <= Delay_reg_next_re[41];
          Delay_reg_im[41] <= Delay_reg_next_im[41];
          Delay_reg_re[42] <= Delay_reg_next_re[42];
          Delay_reg_im[42] <= Delay_reg_next_im[42];
          Delay_reg_re[43] <= Delay_reg_next_re[43];
          Delay_reg_im[43] <= Delay_reg_next_im[43];
          Delay_reg_re[44] <= Delay_reg_next_re[44];
          Delay_reg_im[44] <= Delay_reg_next_im[44];
          Delay_reg_re[45] <= Delay_reg_next_re[45];
          Delay_reg_im[45] <= Delay_reg_next_im[45];
          Delay_reg_re[46] <= Delay_reg_next_re[46];
          Delay_reg_im[46] <= Delay_reg_next_im[46];
          Delay_reg_re[47] <= Delay_reg_next_re[47];
          Delay_reg_im[47] <= Delay_reg_next_im[47];
          Delay_reg_re[48] <= Delay_reg_next_re[48];
          Delay_reg_im[48] <= Delay_reg_next_im[48];
          Delay_reg_re[49] <= Delay_reg_next_re[49];
          Delay_reg_im[49] <= Delay_reg_next_im[49];
          Delay_reg_re[50] <= Delay_reg_next_re[50];
          Delay_reg_im[50] <= Delay_reg_next_im[50];
          Delay_reg_re[51] <= Delay_reg_next_re[51];
          Delay_reg_im[51] <= Delay_reg_next_im[51];
          Delay_reg_re[52] <= Delay_reg_next_re[52];
          Delay_reg_im[52] <= Delay_reg_next_im[52];
          Delay_reg_re[53] <= Delay_reg_next_re[53];
          Delay_reg_im[53] <= Delay_reg_next_im[53];
          Delay_reg_re[54] <= Delay_reg_next_re[54];
          Delay_reg_im[54] <= Delay_reg_next_im[54];
          Delay_reg_re[55] <= Delay_reg_next_re[55];
          Delay_reg_im[55] <= Delay_reg_next_im[55];
          Delay_reg_re[56] <= Delay_reg_next_re[56];
          Delay_reg_im[56] <= Delay_reg_next_im[56];
          Delay_reg_re[57] <= Delay_reg_next_re[57];
          Delay_reg_im[57] <= Delay_reg_next_im[57];
          Delay_reg_re[58] <= Delay_reg_next_re[58];
          Delay_reg_im[58] <= Delay_reg_next_im[58];
          Delay_reg_re[59] <= Delay_reg_next_re[59];
          Delay_reg_im[59] <= Delay_reg_next_im[59];
          Delay_reg_re[60] <= Delay_reg_next_re[60];
          Delay_reg_im[60] <= Delay_reg_next_im[60];
          Delay_reg_re[61] <= Delay_reg_next_re[61];
          Delay_reg_im[61] <= Delay_reg_next_im[61];
          Delay_reg_re[62] <= Delay_reg_next_re[62];
          Delay_reg_im[62] <= Delay_reg_next_im[62];
          Delay_reg_re[63] <= Delay_reg_next_re[63];
          Delay_reg_im[63] <= Delay_reg_next_im[63];
          Delay_reg_re[64] <= Delay_reg_next_re[64];
          Delay_reg_im[64] <= Delay_reg_next_im[64];
          Delay_reg_re[65] <= Delay_reg_next_re[65];
          Delay_reg_im[65] <= Delay_reg_next_im[65];
          Delay_reg_re[66] <= Delay_reg_next_re[66];
          Delay_reg_im[66] <= Delay_reg_next_im[66];
          Delay_reg_re[67] <= Delay_reg_next_re[67];
          Delay_reg_im[67] <= Delay_reg_next_im[67];
          Delay_reg_re[68] <= Delay_reg_next_re[68];
          Delay_reg_im[68] <= Delay_reg_next_im[68];
          Delay_reg_re[69] <= Delay_reg_next_re[69];
          Delay_reg_im[69] <= Delay_reg_next_im[69];
          Delay_reg_re[70] <= Delay_reg_next_re[70];
          Delay_reg_im[70] <= Delay_reg_next_im[70];
          Delay_reg_re[71] <= Delay_reg_next_re[71];
          Delay_reg_im[71] <= Delay_reg_next_im[71];
          Delay_reg_re[72] <= Delay_reg_next_re[72];
          Delay_reg_im[72] <= Delay_reg_next_im[72];
          Delay_reg_re[73] <= Delay_reg_next_re[73];
          Delay_reg_im[73] <= Delay_reg_next_im[73];
          Delay_reg_re[74] <= Delay_reg_next_re[74];
          Delay_reg_im[74] <= Delay_reg_next_im[74];
          Delay_reg_re[75] <= Delay_reg_next_re[75];
          Delay_reg_im[75] <= Delay_reg_next_im[75];
          Delay_reg_re[76] <= Delay_reg_next_re[76];
          Delay_reg_im[76] <= Delay_reg_next_im[76];
          Delay_reg_re[77] <= Delay_reg_next_re[77];
          Delay_reg_im[77] <= Delay_reg_next_im[77];
          Delay_reg_re[78] <= Delay_reg_next_re[78];
          Delay_reg_im[78] <= Delay_reg_next_im[78];
          Delay_reg_re[79] <= Delay_reg_next_re[79];
          Delay_reg_im[79] <= Delay_reg_next_im[79];
          Delay_reg_re[80] <= Delay_reg_next_re[80];
          Delay_reg_im[80] <= Delay_reg_next_im[80];
          Delay_reg_re[81] <= Delay_reg_next_re[81];
          Delay_reg_im[81] <= Delay_reg_next_im[81];
          Delay_reg_re[82] <= Delay_reg_next_re[82];
          Delay_reg_im[82] <= Delay_reg_next_im[82];
          Delay_reg_re[83] <= Delay_reg_next_re[83];
          Delay_reg_im[83] <= Delay_reg_next_im[83];
          Delay_reg_re[84] <= Delay_reg_next_re[84];
          Delay_reg_im[84] <= Delay_reg_next_im[84];
          Delay_reg_re[85] <= Delay_reg_next_re[85];
          Delay_reg_im[85] <= Delay_reg_next_im[85];
          Delay_reg_re[86] <= Delay_reg_next_re[86];
          Delay_reg_im[86] <= Delay_reg_next_im[86];
          Delay_reg_re[87] <= Delay_reg_next_re[87];
          Delay_reg_im[87] <= Delay_reg_next_im[87];
          Delay_reg_re[88] <= Delay_reg_next_re[88];
          Delay_reg_im[88] <= Delay_reg_next_im[88];
          Delay_reg_re[89] <= Delay_reg_next_re[89];
          Delay_reg_im[89] <= Delay_reg_next_im[89];
          Delay_reg_re[90] <= Delay_reg_next_re[90];
          Delay_reg_im[90] <= Delay_reg_next_im[90];
          Delay_reg_re[91] <= Delay_reg_next_re[91];
          Delay_reg_im[91] <= Delay_reg_next_im[91];
          Delay_reg_re[92] <= Delay_reg_next_re[92];
          Delay_reg_im[92] <= Delay_reg_next_im[92];
          Delay_reg_re[93] <= Delay_reg_next_re[93];
          Delay_reg_im[93] <= Delay_reg_next_im[93];
          Delay_reg_re[94] <= Delay_reg_next_re[94];
          Delay_reg_im[94] <= Delay_reg_next_im[94];
          Delay_reg_re[95] <= Delay_reg_next_re[95];
          Delay_reg_im[95] <= Delay_reg_next_im[95];
          Delay_reg_re[96] <= Delay_reg_next_re[96];
          Delay_reg_im[96] <= Delay_reg_next_im[96];
          Delay_reg_re[97] <= Delay_reg_next_re[97];
          Delay_reg_im[97] <= Delay_reg_next_im[97];
          Delay_reg_re[98] <= Delay_reg_next_re[98];
          Delay_reg_im[98] <= Delay_reg_next_im[98];
          Delay_reg_re[99] <= Delay_reg_next_re[99];
          Delay_reg_im[99] <= Delay_reg_next_im[99];
          Delay_reg_re[100] <= Delay_reg_next_re[100];
          Delay_reg_im[100] <= Delay_reg_next_im[100];
          Delay_reg_re[101] <= Delay_reg_next_re[101];
          Delay_reg_im[101] <= Delay_reg_next_im[101];
          Delay_reg_re[102] <= Delay_reg_next_re[102];
          Delay_reg_im[102] <= Delay_reg_next_im[102];
          Delay_reg_re[103] <= Delay_reg_next_re[103];
          Delay_reg_im[103] <= Delay_reg_next_im[103];
          Delay_reg_re[104] <= Delay_reg_next_re[104];
          Delay_reg_im[104] <= Delay_reg_next_im[104];
          Delay_reg_re[105] <= Delay_reg_next_re[105];
          Delay_reg_im[105] <= Delay_reg_next_im[105];
          Delay_reg_re[106] <= Delay_reg_next_re[106];
          Delay_reg_im[106] <= Delay_reg_next_im[106];
          Delay_reg_re[107] <= Delay_reg_next_re[107];
          Delay_reg_im[107] <= Delay_reg_next_im[107];
          Delay_reg_re[108] <= Delay_reg_next_re[108];
          Delay_reg_im[108] <= Delay_reg_next_im[108];
          Delay_reg_re[109] <= Delay_reg_next_re[109];
          Delay_reg_im[109] <= Delay_reg_next_im[109];
          Delay_reg_re[110] <= Delay_reg_next_re[110];
          Delay_reg_im[110] <= Delay_reg_next_im[110];
          Delay_reg_re[111] <= Delay_reg_next_re[111];
          Delay_reg_im[111] <= Delay_reg_next_im[111];
          Delay_reg_re[112] <= Delay_reg_next_re[112];
          Delay_reg_im[112] <= Delay_reg_next_im[112];
          Delay_reg_re[113] <= Delay_reg_next_re[113];
          Delay_reg_im[113] <= Delay_reg_next_im[113];
          Delay_reg_re[114] <= Delay_reg_next_re[114];
          Delay_reg_im[114] <= Delay_reg_next_im[114];
          Delay_reg_re[115] <= Delay_reg_next_re[115];
          Delay_reg_im[115] <= Delay_reg_next_im[115];
          Delay_reg_re[116] <= Delay_reg_next_re[116];
          Delay_reg_im[116] <= Delay_reg_next_im[116];
          Delay_reg_re[117] <= Delay_reg_next_re[117];
          Delay_reg_im[117] <= Delay_reg_next_im[117];
          Delay_reg_re[118] <= Delay_reg_next_re[118];
          Delay_reg_im[118] <= Delay_reg_next_im[118];
          Delay_reg_re[119] <= Delay_reg_next_re[119];
          Delay_reg_im[119] <= Delay_reg_next_im[119];
          Delay_reg_re[120] <= Delay_reg_next_re[120];
          Delay_reg_im[120] <= Delay_reg_next_im[120];
          Delay_reg_re[121] <= Delay_reg_next_re[121];
          Delay_reg_im[121] <= Delay_reg_next_im[121];
          Delay_reg_re[122] <= Delay_reg_next_re[122];
          Delay_reg_im[122] <= Delay_reg_next_im[122];
          Delay_reg_re[123] <= Delay_reg_next_re[123];
          Delay_reg_im[123] <= Delay_reg_next_im[123];
          Delay_reg_re[124] <= Delay_reg_next_re[124];
          Delay_reg_im[124] <= Delay_reg_next_im[124];
          Delay_reg_re[125] <= Delay_reg_next_re[125];
          Delay_reg_im[125] <= Delay_reg_next_im[125];
          Delay_reg_re[126] <= Delay_reg_next_re[126];
          Delay_reg_im[126] <= Delay_reg_next_im[126];
          Delay_reg_re[127] <= Delay_reg_next_re[127];
          Delay_reg_im[127] <= Delay_reg_next_im[127];
          Delay_reg_re[128] <= Delay_reg_next_re[128];
          Delay_reg_im[128] <= Delay_reg_next_im[128];
          Delay_reg_re[129] <= Delay_reg_next_re[129];
          Delay_reg_im[129] <= Delay_reg_next_im[129];
          Delay_reg_re[130] <= Delay_reg_next_re[130];
          Delay_reg_im[130] <= Delay_reg_next_im[130];
          Delay_reg_re[131] <= Delay_reg_next_re[131];
          Delay_reg_im[131] <= Delay_reg_next_im[131];
          Delay_reg_re[132] <= Delay_reg_next_re[132];
          Delay_reg_im[132] <= Delay_reg_next_im[132];
          Delay_reg_re[133] <= Delay_reg_next_re[133];
          Delay_reg_im[133] <= Delay_reg_next_im[133];
          Delay_reg_re[134] <= Delay_reg_next_re[134];
          Delay_reg_im[134] <= Delay_reg_next_im[134];
          Delay_reg_re[135] <= Delay_reg_next_re[135];
          Delay_reg_im[135] <= Delay_reg_next_im[135];
          Delay_reg_re[136] <= Delay_reg_next_re[136];
          Delay_reg_im[136] <= Delay_reg_next_im[136];
          Delay_reg_re[137] <= Delay_reg_next_re[137];
          Delay_reg_im[137] <= Delay_reg_next_im[137];
          Delay_reg_re[138] <= Delay_reg_next_re[138];
          Delay_reg_im[138] <= Delay_reg_next_im[138];
          Delay_reg_re[139] <= Delay_reg_next_re[139];
          Delay_reg_im[139] <= Delay_reg_next_im[139];
          Delay_reg_re[140] <= Delay_reg_next_re[140];
          Delay_reg_im[140] <= Delay_reg_next_im[140];
          Delay_reg_re[141] <= Delay_reg_next_re[141];
          Delay_reg_im[141] <= Delay_reg_next_im[141];
          Delay_reg_re[142] <= Delay_reg_next_re[142];
          Delay_reg_im[142] <= Delay_reg_next_im[142];
          Delay_reg_re[143] <= Delay_reg_next_re[143];
          Delay_reg_im[143] <= Delay_reg_next_im[143];
          Delay_reg_re[144] <= Delay_reg_next_re[144];
          Delay_reg_im[144] <= Delay_reg_next_im[144];
          Delay_reg_re[145] <= Delay_reg_next_re[145];
          Delay_reg_im[145] <= Delay_reg_next_im[145];
          Delay_reg_re[146] <= Delay_reg_next_re[146];
          Delay_reg_im[146] <= Delay_reg_next_im[146];
          Delay_reg_re[147] <= Delay_reg_next_re[147];
          Delay_reg_im[147] <= Delay_reg_next_im[147];
          Delay_reg_re[148] <= Delay_reg_next_re[148];
          Delay_reg_im[148] <= Delay_reg_next_im[148];
          Delay_reg_re[149] <= Delay_reg_next_re[149];
          Delay_reg_im[149] <= Delay_reg_next_im[149];
          Delay_reg_re[150] <= Delay_reg_next_re[150];
          Delay_reg_im[150] <= Delay_reg_next_im[150];
          Delay_reg_re[151] <= Delay_reg_next_re[151];
          Delay_reg_im[151] <= Delay_reg_next_im[151];
          Delay_reg_re[152] <= Delay_reg_next_re[152];
          Delay_reg_im[152] <= Delay_reg_next_im[152];
          Delay_reg_re[153] <= Delay_reg_next_re[153];
          Delay_reg_im[153] <= Delay_reg_next_im[153];
          Delay_reg_re[154] <= Delay_reg_next_re[154];
          Delay_reg_im[154] <= Delay_reg_next_im[154];
          Delay_reg_re[155] <= Delay_reg_next_re[155];
          Delay_reg_im[155] <= Delay_reg_next_im[155];
          Delay_reg_re[156] <= Delay_reg_next_re[156];
          Delay_reg_im[156] <= Delay_reg_next_im[156];
          Delay_reg_re[157] <= Delay_reg_next_re[157];
          Delay_reg_im[157] <= Delay_reg_next_im[157];
          Delay_reg_re[158] <= Delay_reg_next_re[158];
          Delay_reg_im[158] <= Delay_reg_next_im[158];
          Delay_reg_re[159] <= Delay_reg_next_re[159];
          Delay_reg_im[159] <= Delay_reg_next_im[159];
          Delay_reg_re[160] <= Delay_reg_next_re[160];
          Delay_reg_im[160] <= Delay_reg_next_im[160];
          Delay_reg_re[161] <= Delay_reg_next_re[161];
          Delay_reg_im[161] <= Delay_reg_next_im[161];
          Delay_reg_re[162] <= Delay_reg_next_re[162];
          Delay_reg_im[162] <= Delay_reg_next_im[162];
          Delay_reg_re[163] <= Delay_reg_next_re[163];
          Delay_reg_im[163] <= Delay_reg_next_im[163];
          Delay_reg_re[164] <= Delay_reg_next_re[164];
          Delay_reg_im[164] <= Delay_reg_next_im[164];
          Delay_reg_re[165] <= Delay_reg_next_re[165];
          Delay_reg_im[165] <= Delay_reg_next_im[165];
          Delay_reg_re[166] <= Delay_reg_next_re[166];
          Delay_reg_im[166] <= Delay_reg_next_im[166];
          Delay_reg_re[167] <= Delay_reg_next_re[167];
          Delay_reg_im[167] <= Delay_reg_next_im[167];
          Delay_reg_re[168] <= Delay_reg_next_re[168];
          Delay_reg_im[168] <= Delay_reg_next_im[168];
          Delay_reg_re[169] <= Delay_reg_next_re[169];
          Delay_reg_im[169] <= Delay_reg_next_im[169];
          Delay_reg_re[170] <= Delay_reg_next_re[170];
          Delay_reg_im[170] <= Delay_reg_next_im[170];
          Delay_reg_re[171] <= Delay_reg_next_re[171];
          Delay_reg_im[171] <= Delay_reg_next_im[171];
          Delay_reg_re[172] <= Delay_reg_next_re[172];
          Delay_reg_im[172] <= Delay_reg_next_im[172];
          Delay_reg_re[173] <= Delay_reg_next_re[173];
          Delay_reg_im[173] <= Delay_reg_next_im[173];
          Delay_reg_re[174] <= Delay_reg_next_re[174];
          Delay_reg_im[174] <= Delay_reg_next_im[174];
          Delay_reg_re[175] <= Delay_reg_next_re[175];
          Delay_reg_im[175] <= Delay_reg_next_im[175];
          Delay_reg_re[176] <= Delay_reg_next_re[176];
          Delay_reg_im[176] <= Delay_reg_next_im[176];
          Delay_reg_re[177] <= Delay_reg_next_re[177];
          Delay_reg_im[177] <= Delay_reg_next_im[177];
          Delay_reg_re[178] <= Delay_reg_next_re[178];
          Delay_reg_im[178] <= Delay_reg_next_im[178];
          Delay_reg_re[179] <= Delay_reg_next_re[179];
          Delay_reg_im[179] <= Delay_reg_next_im[179];
          Delay_reg_re[180] <= Delay_reg_next_re[180];
          Delay_reg_im[180] <= Delay_reg_next_im[180];
          Delay_reg_re[181] <= Delay_reg_next_re[181];
          Delay_reg_im[181] <= Delay_reg_next_im[181];
          Delay_reg_re[182] <= Delay_reg_next_re[182];
          Delay_reg_im[182] <= Delay_reg_next_im[182];
          Delay_reg_re[183] <= Delay_reg_next_re[183];
          Delay_reg_im[183] <= Delay_reg_next_im[183];
          Delay_reg_re[184] <= Delay_reg_next_re[184];
          Delay_reg_im[184] <= Delay_reg_next_im[184];
          Delay_reg_re[185] <= Delay_reg_next_re[185];
          Delay_reg_im[185] <= Delay_reg_next_im[185];
          Delay_reg_re[186] <= Delay_reg_next_re[186];
          Delay_reg_im[186] <= Delay_reg_next_im[186];
          Delay_reg_re[187] <= Delay_reg_next_re[187];
          Delay_reg_im[187] <= Delay_reg_next_im[187];
          Delay_reg_re[188] <= Delay_reg_next_re[188];
          Delay_reg_im[188] <= Delay_reg_next_im[188];
          Delay_reg_re[189] <= Delay_reg_next_re[189];
          Delay_reg_im[189] <= Delay_reg_next_im[189];
          Delay_reg_re[190] <= Delay_reg_next_re[190];
          Delay_reg_im[190] <= Delay_reg_next_im[190];
          Delay_reg_re[191] <= Delay_reg_next_re[191];
          Delay_reg_im[191] <= Delay_reg_next_im[191];
          Delay_reg_re[192] <= Delay_reg_next_re[192];
          Delay_reg_im[192] <= Delay_reg_next_im[192];
          Delay_reg_re[193] <= Delay_reg_next_re[193];
          Delay_reg_im[193] <= Delay_reg_next_im[193];
          Delay_reg_re[194] <= Delay_reg_next_re[194];
          Delay_reg_im[194] <= Delay_reg_next_im[194];
          Delay_reg_re[195] <= Delay_reg_next_re[195];
          Delay_reg_im[195] <= Delay_reg_next_im[195];
          Delay_reg_re[196] <= Delay_reg_next_re[196];
          Delay_reg_im[196] <= Delay_reg_next_im[196];
          Delay_reg_re[197] <= Delay_reg_next_re[197];
          Delay_reg_im[197] <= Delay_reg_next_im[197];
          Delay_reg_re[198] <= Delay_reg_next_re[198];
          Delay_reg_im[198] <= Delay_reg_next_im[198];
          Delay_reg_re[199] <= Delay_reg_next_re[199];
          Delay_reg_im[199] <= Delay_reg_next_im[199];
          Delay_reg_re[200] <= Delay_reg_next_re[200];
          Delay_reg_im[200] <= Delay_reg_next_im[200];
          Delay_reg_re[201] <= Delay_reg_next_re[201];
          Delay_reg_im[201] <= Delay_reg_next_im[201];
          Delay_reg_re[202] <= Delay_reg_next_re[202];
          Delay_reg_im[202] <= Delay_reg_next_im[202];
          Delay_reg_re[203] <= Delay_reg_next_re[203];
          Delay_reg_im[203] <= Delay_reg_next_im[203];
          Delay_reg_re[204] <= Delay_reg_next_re[204];
          Delay_reg_im[204] <= Delay_reg_next_im[204];
          Delay_reg_re[205] <= Delay_reg_next_re[205];
          Delay_reg_im[205] <= Delay_reg_next_im[205];
          Delay_reg_re[206] <= Delay_reg_next_re[206];
          Delay_reg_im[206] <= Delay_reg_next_im[206];
          Delay_reg_re[207] <= Delay_reg_next_re[207];
          Delay_reg_im[207] <= Delay_reg_next_im[207];
          Delay_reg_re[208] <= Delay_reg_next_re[208];
          Delay_reg_im[208] <= Delay_reg_next_im[208];
          Delay_reg_re[209] <= Delay_reg_next_re[209];
          Delay_reg_im[209] <= Delay_reg_next_im[209];
          Delay_reg_re[210] <= Delay_reg_next_re[210];
          Delay_reg_im[210] <= Delay_reg_next_im[210];
          Delay_reg_re[211] <= Delay_reg_next_re[211];
          Delay_reg_im[211] <= Delay_reg_next_im[211];
          Delay_reg_re[212] <= Delay_reg_next_re[212];
          Delay_reg_im[212] <= Delay_reg_next_im[212];
          Delay_reg_re[213] <= Delay_reg_next_re[213];
          Delay_reg_im[213] <= Delay_reg_next_im[213];
          Delay_reg_re[214] <= Delay_reg_next_re[214];
          Delay_reg_im[214] <= Delay_reg_next_im[214];
          Delay_reg_re[215] <= Delay_reg_next_re[215];
          Delay_reg_im[215] <= Delay_reg_next_im[215];
          Delay_reg_re[216] <= Delay_reg_next_re[216];
          Delay_reg_im[216] <= Delay_reg_next_im[216];
          Delay_reg_re[217] <= Delay_reg_next_re[217];
          Delay_reg_im[217] <= Delay_reg_next_im[217];
          Delay_reg_re[218] <= Delay_reg_next_re[218];
          Delay_reg_im[218] <= Delay_reg_next_im[218];
          Delay_reg_re[219] <= Delay_reg_next_re[219];
          Delay_reg_im[219] <= Delay_reg_next_im[219];
          Delay_reg_re[220] <= Delay_reg_next_re[220];
          Delay_reg_im[220] <= Delay_reg_next_im[220];
          Delay_reg_re[221] <= Delay_reg_next_re[221];
          Delay_reg_im[221] <= Delay_reg_next_im[221];
          Delay_reg_re[222] <= Delay_reg_next_re[222];
          Delay_reg_im[222] <= Delay_reg_next_im[222];
          Delay_reg_re[223] <= Delay_reg_next_re[223];
          Delay_reg_im[223] <= Delay_reg_next_im[223];
          Delay_reg_re[224] <= Delay_reg_next_re[224];
          Delay_reg_im[224] <= Delay_reg_next_im[224];
          Delay_reg_re[225] <= Delay_reg_next_re[225];
          Delay_reg_im[225] <= Delay_reg_next_im[225];
          Delay_reg_re[226] <= Delay_reg_next_re[226];
          Delay_reg_im[226] <= Delay_reg_next_im[226];
          Delay_reg_re[227] <= Delay_reg_next_re[227];
          Delay_reg_im[227] <= Delay_reg_next_im[227];
          Delay_reg_re[228] <= Delay_reg_next_re[228];
          Delay_reg_im[228] <= Delay_reg_next_im[228];
          Delay_reg_re[229] <= Delay_reg_next_re[229];
          Delay_reg_im[229] <= Delay_reg_next_im[229];
          Delay_reg_re[230] <= Delay_reg_next_re[230];
          Delay_reg_im[230] <= Delay_reg_next_im[230];
          Delay_reg_re[231] <= Delay_reg_next_re[231];
          Delay_reg_im[231] <= Delay_reg_next_im[231];
          Delay_reg_re[232] <= Delay_reg_next_re[232];
          Delay_reg_im[232] <= Delay_reg_next_im[232];
          Delay_reg_re[233] <= Delay_reg_next_re[233];
          Delay_reg_im[233] <= Delay_reg_next_im[233];
          Delay_reg_re[234] <= Delay_reg_next_re[234];
          Delay_reg_im[234] <= Delay_reg_next_im[234];
          Delay_reg_re[235] <= Delay_reg_next_re[235];
          Delay_reg_im[235] <= Delay_reg_next_im[235];
          Delay_reg_re[236] <= Delay_reg_next_re[236];
          Delay_reg_im[236] <= Delay_reg_next_im[236];
          Delay_reg_re[237] <= Delay_reg_next_re[237];
          Delay_reg_im[237] <= Delay_reg_next_im[237];
          Delay_reg_re[238] <= Delay_reg_next_re[238];
          Delay_reg_im[238] <= Delay_reg_next_im[238];
          Delay_reg_re[239] <= Delay_reg_next_re[239];
          Delay_reg_im[239] <= Delay_reg_next_im[239];
          Delay_reg_re[240] <= Delay_reg_next_re[240];
          Delay_reg_im[240] <= Delay_reg_next_im[240];
          Delay_reg_re[241] <= Delay_reg_next_re[241];
          Delay_reg_im[241] <= Delay_reg_next_im[241];
          Delay_reg_re[242] <= Delay_reg_next_re[242];
          Delay_reg_im[242] <= Delay_reg_next_im[242];
          Delay_reg_re[243] <= Delay_reg_next_re[243];
          Delay_reg_im[243] <= Delay_reg_next_im[243];
          Delay_reg_re[244] <= Delay_reg_next_re[244];
          Delay_reg_im[244] <= Delay_reg_next_im[244];
          Delay_reg_re[245] <= Delay_reg_next_re[245];
          Delay_reg_im[245] <= Delay_reg_next_im[245];
          Delay_reg_re[246] <= Delay_reg_next_re[246];
          Delay_reg_im[246] <= Delay_reg_next_im[246];
          Delay_reg_re[247] <= Delay_reg_next_re[247];
          Delay_reg_im[247] <= Delay_reg_next_im[247];
          Delay_reg_re[248] <= Delay_reg_next_re[248];
          Delay_reg_im[248] <= Delay_reg_next_im[248];
          Delay_reg_re[249] <= Delay_reg_next_re[249];
          Delay_reg_im[249] <= Delay_reg_next_im[249];
          Delay_reg_re[250] <= Delay_reg_next_re[250];
          Delay_reg_im[250] <= Delay_reg_next_im[250];
          Delay_reg_re[251] <= Delay_reg_next_re[251];
          Delay_reg_im[251] <= Delay_reg_next_im[251];
          Delay_reg_re[252] <= Delay_reg_next_re[252];
          Delay_reg_im[252] <= Delay_reg_next_im[252];
          Delay_reg_re[253] <= Delay_reg_next_re[253];
          Delay_reg_im[253] <= Delay_reg_next_im[253];
          Delay_reg_re[254] <= Delay_reg_next_re[254];
          Delay_reg_im[254] <= Delay_reg_next_im[254];
          Delay_reg_re[255] <= Delay_reg_next_re[255];
          Delay_reg_im[255] <= Delay_reg_next_im[255];
          Delay_reg_re[256] <= Delay_reg_next_re[256];
          Delay_reg_im[256] <= Delay_reg_next_im[256];
          Delay_reg_re[257] <= Delay_reg_next_re[257];
          Delay_reg_im[257] <= Delay_reg_next_im[257];
          Delay_reg_re[258] <= Delay_reg_next_re[258];
          Delay_reg_im[258] <= Delay_reg_next_im[258];
          Delay_reg_re[259] <= Delay_reg_next_re[259];
          Delay_reg_im[259] <= Delay_reg_next_im[259];
          Delay_reg_re[260] <= Delay_reg_next_re[260];
          Delay_reg_im[260] <= Delay_reg_next_im[260];
          Delay_reg_re[261] <= Delay_reg_next_re[261];
          Delay_reg_im[261] <= Delay_reg_next_im[261];
          Delay_reg_re[262] <= Delay_reg_next_re[262];
          Delay_reg_im[262] <= Delay_reg_next_im[262];
          Delay_reg_re[263] <= Delay_reg_next_re[263];
          Delay_reg_im[263] <= Delay_reg_next_im[263];
          Delay_reg_re[264] <= Delay_reg_next_re[264];
          Delay_reg_im[264] <= Delay_reg_next_im[264];
          Delay_reg_re[265] <= Delay_reg_next_re[265];
          Delay_reg_im[265] <= Delay_reg_next_im[265];
          Delay_reg_re[266] <= Delay_reg_next_re[266];
          Delay_reg_im[266] <= Delay_reg_next_im[266];
          Delay_reg_re[267] <= Delay_reg_next_re[267];
          Delay_reg_im[267] <= Delay_reg_next_im[267];
          Delay_reg_re[268] <= Delay_reg_next_re[268];
          Delay_reg_im[268] <= Delay_reg_next_im[268];
          Delay_reg_re[269] <= Delay_reg_next_re[269];
          Delay_reg_im[269] <= Delay_reg_next_im[269];
          Delay_reg_re[270] <= Delay_reg_next_re[270];
          Delay_reg_im[270] <= Delay_reg_next_im[270];
          Delay_reg_re[271] <= Delay_reg_next_re[271];
          Delay_reg_im[271] <= Delay_reg_next_im[271];
          Delay_reg_re[272] <= Delay_reg_next_re[272];
          Delay_reg_im[272] <= Delay_reg_next_im[272];
          Delay_reg_re[273] <= Delay_reg_next_re[273];
          Delay_reg_im[273] <= Delay_reg_next_im[273];
          Delay_reg_re[274] <= Delay_reg_next_re[274];
          Delay_reg_im[274] <= Delay_reg_next_im[274];
          Delay_reg_re[275] <= Delay_reg_next_re[275];
          Delay_reg_im[275] <= Delay_reg_next_im[275];
          Delay_reg_re[276] <= Delay_reg_next_re[276];
          Delay_reg_im[276] <= Delay_reg_next_im[276];
          Delay_reg_re[277] <= Delay_reg_next_re[277];
          Delay_reg_im[277] <= Delay_reg_next_im[277];
          Delay_reg_re[278] <= Delay_reg_next_re[278];
          Delay_reg_im[278] <= Delay_reg_next_im[278];
          Delay_reg_re[279] <= Delay_reg_next_re[279];
          Delay_reg_im[279] <= Delay_reg_next_im[279];
          Delay_reg_re[280] <= Delay_reg_next_re[280];
          Delay_reg_im[280] <= Delay_reg_next_im[280];
          Delay_reg_re[281] <= Delay_reg_next_re[281];
          Delay_reg_im[281] <= Delay_reg_next_im[281];
          Delay_reg_re[282] <= Delay_reg_next_re[282];
          Delay_reg_im[282] <= Delay_reg_next_im[282];
          Delay_reg_re[283] <= Delay_reg_next_re[283];
          Delay_reg_im[283] <= Delay_reg_next_im[283];
          Delay_reg_re[284] <= Delay_reg_next_re[284];
          Delay_reg_im[284] <= Delay_reg_next_im[284];
          Delay_reg_re[285] <= Delay_reg_next_re[285];
          Delay_reg_im[285] <= Delay_reg_next_im[285];
          Delay_reg_re[286] <= Delay_reg_next_re[286];
          Delay_reg_im[286] <= Delay_reg_next_im[286];
          Delay_reg_re[287] <= Delay_reg_next_re[287];
          Delay_reg_im[287] <= Delay_reg_next_im[287];
          Delay_reg_re[288] <= Delay_reg_next_re[288];
          Delay_reg_im[288] <= Delay_reg_next_im[288];
          Delay_reg_re[289] <= Delay_reg_next_re[289];
          Delay_reg_im[289] <= Delay_reg_next_im[289];
          Delay_reg_re[290] <= Delay_reg_next_re[290];
          Delay_reg_im[290] <= Delay_reg_next_im[290];
          Delay_reg_re[291] <= Delay_reg_next_re[291];
          Delay_reg_im[291] <= Delay_reg_next_im[291];
          Delay_reg_re[292] <= Delay_reg_next_re[292];
          Delay_reg_im[292] <= Delay_reg_next_im[292];
          Delay_reg_re[293] <= Delay_reg_next_re[293];
          Delay_reg_im[293] <= Delay_reg_next_im[293];
          Delay_reg_re[294] <= Delay_reg_next_re[294];
          Delay_reg_im[294] <= Delay_reg_next_im[294];
          Delay_reg_re[295] <= Delay_reg_next_re[295];
          Delay_reg_im[295] <= Delay_reg_next_im[295];
          Delay_reg_re[296] <= Delay_reg_next_re[296];
          Delay_reg_im[296] <= Delay_reg_next_im[296];
          Delay_reg_re[297] <= Delay_reg_next_re[297];
          Delay_reg_im[297] <= Delay_reg_next_im[297];
          Delay_reg_re[298] <= Delay_reg_next_re[298];
          Delay_reg_im[298] <= Delay_reg_next_im[298];
          Delay_reg_re[299] <= Delay_reg_next_re[299];
          Delay_reg_im[299] <= Delay_reg_next_im[299];
          Delay_reg_re[300] <= Delay_reg_next_re[300];
          Delay_reg_im[300] <= Delay_reg_next_im[300];
          Delay_reg_re[301] <= Delay_reg_next_re[301];
          Delay_reg_im[301] <= Delay_reg_next_im[301];
          Delay_reg_re[302] <= Delay_reg_next_re[302];
          Delay_reg_im[302] <= Delay_reg_next_im[302];
          Delay_reg_re[303] <= Delay_reg_next_re[303];
          Delay_reg_im[303] <= Delay_reg_next_im[303];
          Delay_reg_re[304] <= Delay_reg_next_re[304];
          Delay_reg_im[304] <= Delay_reg_next_im[304];
          Delay_reg_re[305] <= Delay_reg_next_re[305];
          Delay_reg_im[305] <= Delay_reg_next_im[305];
          Delay_reg_re[306] <= Delay_reg_next_re[306];
          Delay_reg_im[306] <= Delay_reg_next_im[306];
          Delay_reg_re[307] <= Delay_reg_next_re[307];
          Delay_reg_im[307] <= Delay_reg_next_im[307];
          Delay_reg_re[308] <= Delay_reg_next_re[308];
          Delay_reg_im[308] <= Delay_reg_next_im[308];
          Delay_reg_re[309] <= Delay_reg_next_re[309];
          Delay_reg_im[309] <= Delay_reg_next_im[309];
          Delay_reg_re[310] <= Delay_reg_next_re[310];
          Delay_reg_im[310] <= Delay_reg_next_im[310];
          Delay_reg_re[311] <= Delay_reg_next_re[311];
          Delay_reg_im[311] <= Delay_reg_next_im[311];
          Delay_reg_re[312] <= Delay_reg_next_re[312];
          Delay_reg_im[312] <= Delay_reg_next_im[312];
          Delay_reg_re[313] <= Delay_reg_next_re[313];
          Delay_reg_im[313] <= Delay_reg_next_im[313];
          Delay_reg_re[314] <= Delay_reg_next_re[314];
          Delay_reg_im[314] <= Delay_reg_next_im[314];
          Delay_reg_re[315] <= Delay_reg_next_re[315];
          Delay_reg_im[315] <= Delay_reg_next_im[315];
          Delay_reg_re[316] <= Delay_reg_next_re[316];
          Delay_reg_im[316] <= Delay_reg_next_im[316];
          Delay_reg_re[317] <= Delay_reg_next_re[317];
          Delay_reg_im[317] <= Delay_reg_next_im[317];
          Delay_reg_re[318] <= Delay_reg_next_re[318];
          Delay_reg_im[318] <= Delay_reg_next_im[318];
          Delay_reg_re[319] <= Delay_reg_next_re[319];
          Delay_reg_im[319] <= Delay_reg_next_im[319];
          Delay_reg_re[320] <= Delay_reg_next_re[320];
          Delay_reg_im[320] <= Delay_reg_next_im[320];
          Delay_reg_re[321] <= Delay_reg_next_re[321];
          Delay_reg_im[321] <= Delay_reg_next_im[321];
          Delay_reg_re[322] <= Delay_reg_next_re[322];
          Delay_reg_im[322] <= Delay_reg_next_im[322];
          Delay_reg_re[323] <= Delay_reg_next_re[323];
          Delay_reg_im[323] <= Delay_reg_next_im[323];
          Delay_reg_re[324] <= Delay_reg_next_re[324];
          Delay_reg_im[324] <= Delay_reg_next_im[324];
          Delay_reg_re[325] <= Delay_reg_next_re[325];
          Delay_reg_im[325] <= Delay_reg_next_im[325];
          Delay_reg_re[326] <= Delay_reg_next_re[326];
          Delay_reg_im[326] <= Delay_reg_next_im[326];
          Delay_reg_re[327] <= Delay_reg_next_re[327];
          Delay_reg_im[327] <= Delay_reg_next_im[327];
          Delay_reg_re[328] <= Delay_reg_next_re[328];
          Delay_reg_im[328] <= Delay_reg_next_im[328];
          Delay_reg_re[329] <= Delay_reg_next_re[329];
          Delay_reg_im[329] <= Delay_reg_next_im[329];
          Delay_reg_re[330] <= Delay_reg_next_re[330];
          Delay_reg_im[330] <= Delay_reg_next_im[330];
          Delay_reg_re[331] <= Delay_reg_next_re[331];
          Delay_reg_im[331] <= Delay_reg_next_im[331];
          Delay_reg_re[332] <= Delay_reg_next_re[332];
          Delay_reg_im[332] <= Delay_reg_next_im[332];
          Delay_reg_re[333] <= Delay_reg_next_re[333];
          Delay_reg_im[333] <= Delay_reg_next_im[333];
          Delay_reg_re[334] <= Delay_reg_next_re[334];
          Delay_reg_im[334] <= Delay_reg_next_im[334];
          Delay_reg_re[335] <= Delay_reg_next_re[335];
          Delay_reg_im[335] <= Delay_reg_next_im[335];
          Delay_reg_re[336] <= Delay_reg_next_re[336];
          Delay_reg_im[336] <= Delay_reg_next_im[336];
          Delay_reg_re[337] <= Delay_reg_next_re[337];
          Delay_reg_im[337] <= Delay_reg_next_im[337];
          Delay_reg_re[338] <= Delay_reg_next_re[338];
          Delay_reg_im[338] <= Delay_reg_next_im[338];
          Delay_reg_re[339] <= Delay_reg_next_re[339];
          Delay_reg_im[339] <= Delay_reg_next_im[339];
          Delay_reg_re[340] <= Delay_reg_next_re[340];
          Delay_reg_im[340] <= Delay_reg_next_im[340];
          Delay_reg_re[341] <= Delay_reg_next_re[341];
          Delay_reg_im[341] <= Delay_reg_next_im[341];
          Delay_reg_re[342] <= Delay_reg_next_re[342];
          Delay_reg_im[342] <= Delay_reg_next_im[342];
          Delay_reg_re[343] <= Delay_reg_next_re[343];
          Delay_reg_im[343] <= Delay_reg_next_im[343];
          Delay_reg_re[344] <= Delay_reg_next_re[344];
          Delay_reg_im[344] <= Delay_reg_next_im[344];
          Delay_reg_re[345] <= Delay_reg_next_re[345];
          Delay_reg_im[345] <= Delay_reg_next_im[345];
          Delay_reg_re[346] <= Delay_reg_next_re[346];
          Delay_reg_im[346] <= Delay_reg_next_im[346];
          Delay_reg_re[347] <= Delay_reg_next_re[347];
          Delay_reg_im[347] <= Delay_reg_next_im[347];
          Delay_reg_re[348] <= Delay_reg_next_re[348];
          Delay_reg_im[348] <= Delay_reg_next_im[348];
          Delay_reg_re[349] <= Delay_reg_next_re[349];
          Delay_reg_im[349] <= Delay_reg_next_im[349];
          Delay_reg_re[350] <= Delay_reg_next_re[350];
          Delay_reg_im[350] <= Delay_reg_next_im[350];
          Delay_reg_re[351] <= Delay_reg_next_re[351];
          Delay_reg_im[351] <= Delay_reg_next_im[351];
          Delay_reg_re[352] <= Delay_reg_next_re[352];
          Delay_reg_im[352] <= Delay_reg_next_im[352];
          Delay_reg_re[353] <= Delay_reg_next_re[353];
          Delay_reg_im[353] <= Delay_reg_next_im[353];
          Delay_reg_re[354] <= Delay_reg_next_re[354];
          Delay_reg_im[354] <= Delay_reg_next_im[354];
          Delay_reg_re[355] <= Delay_reg_next_re[355];
          Delay_reg_im[355] <= Delay_reg_next_im[355];
          Delay_reg_re[356] <= Delay_reg_next_re[356];
          Delay_reg_im[356] <= Delay_reg_next_im[356];
          Delay_reg_re[357] <= Delay_reg_next_re[357];
          Delay_reg_im[357] <= Delay_reg_next_im[357];
          Delay_reg_re[358] <= Delay_reg_next_re[358];
          Delay_reg_im[358] <= Delay_reg_next_im[358];
          Delay_reg_re[359] <= Delay_reg_next_re[359];
          Delay_reg_im[359] <= Delay_reg_next_im[359];
          Delay_reg_re[360] <= Delay_reg_next_re[360];
          Delay_reg_im[360] <= Delay_reg_next_im[360];
          Delay_reg_re[361] <= Delay_reg_next_re[361];
          Delay_reg_im[361] <= Delay_reg_next_im[361];
          Delay_reg_re[362] <= Delay_reg_next_re[362];
          Delay_reg_im[362] <= Delay_reg_next_im[362];
          Delay_reg_re[363] <= Delay_reg_next_re[363];
          Delay_reg_im[363] <= Delay_reg_next_im[363];
          Delay_reg_re[364] <= Delay_reg_next_re[364];
          Delay_reg_im[364] <= Delay_reg_next_im[364];
          Delay_reg_re[365] <= Delay_reg_next_re[365];
          Delay_reg_im[365] <= Delay_reg_next_im[365];
          Delay_reg_re[366] <= Delay_reg_next_re[366];
          Delay_reg_im[366] <= Delay_reg_next_im[366];
          Delay_reg_re[367] <= Delay_reg_next_re[367];
          Delay_reg_im[367] <= Delay_reg_next_im[367];
          Delay_reg_re[368] <= Delay_reg_next_re[368];
          Delay_reg_im[368] <= Delay_reg_next_im[368];
          Delay_reg_re[369] <= Delay_reg_next_re[369];
          Delay_reg_im[369] <= Delay_reg_next_im[369];
          Delay_reg_re[370] <= Delay_reg_next_re[370];
          Delay_reg_im[370] <= Delay_reg_next_im[370];
          Delay_reg_re[371] <= Delay_reg_next_re[371];
          Delay_reg_im[371] <= Delay_reg_next_im[371];
          Delay_reg_re[372] <= Delay_reg_next_re[372];
          Delay_reg_im[372] <= Delay_reg_next_im[372];
          Delay_reg_re[373] <= Delay_reg_next_re[373];
          Delay_reg_im[373] <= Delay_reg_next_im[373];
          Delay_reg_re[374] <= Delay_reg_next_re[374];
          Delay_reg_im[374] <= Delay_reg_next_im[374];
          Delay_reg_re[375] <= Delay_reg_next_re[375];
          Delay_reg_im[375] <= Delay_reg_next_im[375];
          Delay_reg_re[376] <= Delay_reg_next_re[376];
          Delay_reg_im[376] <= Delay_reg_next_im[376];
          Delay_reg_re[377] <= Delay_reg_next_re[377];
          Delay_reg_im[377] <= Delay_reg_next_im[377];
          Delay_reg_re[378] <= Delay_reg_next_re[378];
          Delay_reg_im[378] <= Delay_reg_next_im[378];
          Delay_reg_re[379] <= Delay_reg_next_re[379];
          Delay_reg_im[379] <= Delay_reg_next_im[379];
          Delay_reg_re[380] <= Delay_reg_next_re[380];
          Delay_reg_im[380] <= Delay_reg_next_im[380];
          Delay_reg_re[381] <= Delay_reg_next_re[381];
          Delay_reg_im[381] <= Delay_reg_next_im[381];
          Delay_reg_re[382] <= Delay_reg_next_re[382];
          Delay_reg_im[382] <= Delay_reg_next_im[382];
          Delay_reg_re[383] <= Delay_reg_next_re[383];
          Delay_reg_im[383] <= Delay_reg_next_im[383];
          Delay_reg_re[384] <= Delay_reg_next_re[384];
          Delay_reg_im[384] <= Delay_reg_next_im[384];
          Delay_reg_re[385] <= Delay_reg_next_re[385];
          Delay_reg_im[385] <= Delay_reg_next_im[385];
          Delay_reg_re[386] <= Delay_reg_next_re[386];
          Delay_reg_im[386] <= Delay_reg_next_im[386];
          Delay_reg_re[387] <= Delay_reg_next_re[387];
          Delay_reg_im[387] <= Delay_reg_next_im[387];
          Delay_reg_re[388] <= Delay_reg_next_re[388];
          Delay_reg_im[388] <= Delay_reg_next_im[388];
          Delay_reg_re[389] <= Delay_reg_next_re[389];
          Delay_reg_im[389] <= Delay_reg_next_im[389];
          Delay_reg_re[390] <= Delay_reg_next_re[390];
          Delay_reg_im[390] <= Delay_reg_next_im[390];
          Delay_reg_re[391] <= Delay_reg_next_re[391];
          Delay_reg_im[391] <= Delay_reg_next_im[391];
          Delay_reg_re[392] <= Delay_reg_next_re[392];
          Delay_reg_im[392] <= Delay_reg_next_im[392];
          Delay_reg_re[393] <= Delay_reg_next_re[393];
          Delay_reg_im[393] <= Delay_reg_next_im[393];
          Delay_reg_re[394] <= Delay_reg_next_re[394];
          Delay_reg_im[394] <= Delay_reg_next_im[394];
          Delay_reg_re[395] <= Delay_reg_next_re[395];
          Delay_reg_im[395] <= Delay_reg_next_im[395];
          Delay_reg_re[396] <= Delay_reg_next_re[396];
          Delay_reg_im[396] <= Delay_reg_next_im[396];
          Delay_reg_re[397] <= Delay_reg_next_re[397];
          Delay_reg_im[397] <= Delay_reg_next_im[397];
          Delay_reg_re[398] <= Delay_reg_next_re[398];
          Delay_reg_im[398] <= Delay_reg_next_im[398];
          Delay_reg_re[399] <= Delay_reg_next_re[399];
          Delay_reg_im[399] <= Delay_reg_next_im[399];
          Delay_reg_re[400] <= Delay_reg_next_re[400];
          Delay_reg_im[400] <= Delay_reg_next_im[400];
          Delay_reg_re[401] <= Delay_reg_next_re[401];
          Delay_reg_im[401] <= Delay_reg_next_im[401];
          Delay_reg_re[402] <= Delay_reg_next_re[402];
          Delay_reg_im[402] <= Delay_reg_next_im[402];
          Delay_reg_re[403] <= Delay_reg_next_re[403];
          Delay_reg_im[403] <= Delay_reg_next_im[403];
          Delay_reg_re[404] <= Delay_reg_next_re[404];
          Delay_reg_im[404] <= Delay_reg_next_im[404];
          Delay_reg_re[405] <= Delay_reg_next_re[405];
          Delay_reg_im[405] <= Delay_reg_next_im[405];
          Delay_reg_re[406] <= Delay_reg_next_re[406];
          Delay_reg_im[406] <= Delay_reg_next_im[406];
          Delay_reg_re[407] <= Delay_reg_next_re[407];
          Delay_reg_im[407] <= Delay_reg_next_im[407];
          Delay_reg_re[408] <= Delay_reg_next_re[408];
          Delay_reg_im[408] <= Delay_reg_next_im[408];
          Delay_reg_re[409] <= Delay_reg_next_re[409];
          Delay_reg_im[409] <= Delay_reg_next_im[409];
          Delay_reg_re[410] <= Delay_reg_next_re[410];
          Delay_reg_im[410] <= Delay_reg_next_im[410];
          Delay_reg_re[411] <= Delay_reg_next_re[411];
          Delay_reg_im[411] <= Delay_reg_next_im[411];
          Delay_reg_re[412] <= Delay_reg_next_re[412];
          Delay_reg_im[412] <= Delay_reg_next_im[412];
          Delay_reg_re[413] <= Delay_reg_next_re[413];
          Delay_reg_im[413] <= Delay_reg_next_im[413];
          Delay_reg_re[414] <= Delay_reg_next_re[414];
          Delay_reg_im[414] <= Delay_reg_next_im[414];
          Delay_reg_re[415] <= Delay_reg_next_re[415];
          Delay_reg_im[415] <= Delay_reg_next_im[415];
          Delay_reg_re[416] <= Delay_reg_next_re[416];
          Delay_reg_im[416] <= Delay_reg_next_im[416];
          Delay_reg_re[417] <= Delay_reg_next_re[417];
          Delay_reg_im[417] <= Delay_reg_next_im[417];
          Delay_reg_re[418] <= Delay_reg_next_re[418];
          Delay_reg_im[418] <= Delay_reg_next_im[418];
          Delay_reg_re[419] <= Delay_reg_next_re[419];
          Delay_reg_im[419] <= Delay_reg_next_im[419];
          Delay_reg_re[420] <= Delay_reg_next_re[420];
          Delay_reg_im[420] <= Delay_reg_next_im[420];
          Delay_reg_re[421] <= Delay_reg_next_re[421];
          Delay_reg_im[421] <= Delay_reg_next_im[421];
          Delay_reg_re[422] <= Delay_reg_next_re[422];
          Delay_reg_im[422] <= Delay_reg_next_im[422];
          Delay_reg_re[423] <= Delay_reg_next_re[423];
          Delay_reg_im[423] <= Delay_reg_next_im[423];
          Delay_reg_re[424] <= Delay_reg_next_re[424];
          Delay_reg_im[424] <= Delay_reg_next_im[424];
          Delay_reg_re[425] <= Delay_reg_next_re[425];
          Delay_reg_im[425] <= Delay_reg_next_im[425];
          Delay_reg_re[426] <= Delay_reg_next_re[426];
          Delay_reg_im[426] <= Delay_reg_next_im[426];
          Delay_reg_re[427] <= Delay_reg_next_re[427];
          Delay_reg_im[427] <= Delay_reg_next_im[427];
          Delay_reg_re[428] <= Delay_reg_next_re[428];
          Delay_reg_im[428] <= Delay_reg_next_im[428];
          Delay_reg_re[429] <= Delay_reg_next_re[429];
          Delay_reg_im[429] <= Delay_reg_next_im[429];
          Delay_reg_re[430] <= Delay_reg_next_re[430];
          Delay_reg_im[430] <= Delay_reg_next_im[430];
          Delay_reg_re[431] <= Delay_reg_next_re[431];
          Delay_reg_im[431] <= Delay_reg_next_im[431];
          Delay_reg_re[432] <= Delay_reg_next_re[432];
          Delay_reg_im[432] <= Delay_reg_next_im[432];
          Delay_reg_re[433] <= Delay_reg_next_re[433];
          Delay_reg_im[433] <= Delay_reg_next_im[433];
          Delay_reg_re[434] <= Delay_reg_next_re[434];
          Delay_reg_im[434] <= Delay_reg_next_im[434];
          Delay_reg_re[435] <= Delay_reg_next_re[435];
          Delay_reg_im[435] <= Delay_reg_next_im[435];
          Delay_reg_re[436] <= Delay_reg_next_re[436];
          Delay_reg_im[436] <= Delay_reg_next_im[436];
          Delay_reg_re[437] <= Delay_reg_next_re[437];
          Delay_reg_im[437] <= Delay_reg_next_im[437];
          Delay_reg_re[438] <= Delay_reg_next_re[438];
          Delay_reg_im[438] <= Delay_reg_next_im[438];
          Delay_reg_re[439] <= Delay_reg_next_re[439];
          Delay_reg_im[439] <= Delay_reg_next_im[439];
          Delay_reg_re[440] <= Delay_reg_next_re[440];
          Delay_reg_im[440] <= Delay_reg_next_im[440];
          Delay_reg_re[441] <= Delay_reg_next_re[441];
          Delay_reg_im[441] <= Delay_reg_next_im[441];
          Delay_reg_re[442] <= Delay_reg_next_re[442];
          Delay_reg_im[442] <= Delay_reg_next_im[442];
          Delay_reg_re[443] <= Delay_reg_next_re[443];
          Delay_reg_im[443] <= Delay_reg_next_im[443];
          Delay_reg_re[444] <= Delay_reg_next_re[444];
          Delay_reg_im[444] <= Delay_reg_next_im[444];
          Delay_reg_re[445] <= Delay_reg_next_re[445];
          Delay_reg_im[445] <= Delay_reg_next_im[445];
          Delay_reg_re[446] <= Delay_reg_next_re[446];
          Delay_reg_im[446] <= Delay_reg_next_im[446];
          Delay_reg_re[447] <= Delay_reg_next_re[447];
          Delay_reg_im[447] <= Delay_reg_next_im[447];
          Delay_reg_re[448] <= Delay_reg_next_re[448];
          Delay_reg_im[448] <= Delay_reg_next_im[448];
          Delay_reg_re[449] <= Delay_reg_next_re[449];
          Delay_reg_im[449] <= Delay_reg_next_im[449];
          Delay_reg_re[450] <= Delay_reg_next_re[450];
          Delay_reg_im[450] <= Delay_reg_next_im[450];
          Delay_reg_re[451] <= Delay_reg_next_re[451];
          Delay_reg_im[451] <= Delay_reg_next_im[451];
          Delay_reg_re[452] <= Delay_reg_next_re[452];
          Delay_reg_im[452] <= Delay_reg_next_im[452];
          Delay_reg_re[453] <= Delay_reg_next_re[453];
          Delay_reg_im[453] <= Delay_reg_next_im[453];
          Delay_reg_re[454] <= Delay_reg_next_re[454];
          Delay_reg_im[454] <= Delay_reg_next_im[454];
          Delay_reg_re[455] <= Delay_reg_next_re[455];
          Delay_reg_im[455] <= Delay_reg_next_im[455];
          Delay_reg_re[456] <= Delay_reg_next_re[456];
          Delay_reg_im[456] <= Delay_reg_next_im[456];
          Delay_reg_re[457] <= Delay_reg_next_re[457];
          Delay_reg_im[457] <= Delay_reg_next_im[457];
          Delay_reg_re[458] <= Delay_reg_next_re[458];
          Delay_reg_im[458] <= Delay_reg_next_im[458];
          Delay_reg_re[459] <= Delay_reg_next_re[459];
          Delay_reg_im[459] <= Delay_reg_next_im[459];
          Delay_reg_re[460] <= Delay_reg_next_re[460];
          Delay_reg_im[460] <= Delay_reg_next_im[460];
          Delay_reg_re[461] <= Delay_reg_next_re[461];
          Delay_reg_im[461] <= Delay_reg_next_im[461];
          Delay_reg_re[462] <= Delay_reg_next_re[462];
          Delay_reg_im[462] <= Delay_reg_next_im[462];
          Delay_reg_re[463] <= Delay_reg_next_re[463];
          Delay_reg_im[463] <= Delay_reg_next_im[463];
          Delay_reg_re[464] <= Delay_reg_next_re[464];
          Delay_reg_im[464] <= Delay_reg_next_im[464];
          Delay_reg_re[465] <= Delay_reg_next_re[465];
          Delay_reg_im[465] <= Delay_reg_next_im[465];
          Delay_reg_re[466] <= Delay_reg_next_re[466];
          Delay_reg_im[466] <= Delay_reg_next_im[466];
          Delay_reg_re[467] <= Delay_reg_next_re[467];
          Delay_reg_im[467] <= Delay_reg_next_im[467];
          Delay_reg_re[468] <= Delay_reg_next_re[468];
          Delay_reg_im[468] <= Delay_reg_next_im[468];
          Delay_reg_re[469] <= Delay_reg_next_re[469];
          Delay_reg_im[469] <= Delay_reg_next_im[469];
          Delay_reg_re[470] <= Delay_reg_next_re[470];
          Delay_reg_im[470] <= Delay_reg_next_im[470];
          Delay_reg_re[471] <= Delay_reg_next_re[471];
          Delay_reg_im[471] <= Delay_reg_next_im[471];
          Delay_reg_re[472] <= Delay_reg_next_re[472];
          Delay_reg_im[472] <= Delay_reg_next_im[472];
          Delay_reg_re[473] <= Delay_reg_next_re[473];
          Delay_reg_im[473] <= Delay_reg_next_im[473];
          Delay_reg_re[474] <= Delay_reg_next_re[474];
          Delay_reg_im[474] <= Delay_reg_next_im[474];
          Delay_reg_re[475] <= Delay_reg_next_re[475];
          Delay_reg_im[475] <= Delay_reg_next_im[475];
          Delay_reg_re[476] <= Delay_reg_next_re[476];
          Delay_reg_im[476] <= Delay_reg_next_im[476];
          Delay_reg_re[477] <= Delay_reg_next_re[477];
          Delay_reg_im[477] <= Delay_reg_next_im[477];
          Delay_reg_re[478] <= Delay_reg_next_re[478];
          Delay_reg_im[478] <= Delay_reg_next_im[478];
          Delay_reg_re[479] <= Delay_reg_next_re[479];
          Delay_reg_im[479] <= Delay_reg_next_im[479];
          Delay_reg_re[480] <= Delay_reg_next_re[480];
          Delay_reg_im[480] <= Delay_reg_next_im[480];
          Delay_reg_re[481] <= Delay_reg_next_re[481];
          Delay_reg_im[481] <= Delay_reg_next_im[481];
          Delay_reg_re[482] <= Delay_reg_next_re[482];
          Delay_reg_im[482] <= Delay_reg_next_im[482];
          Delay_reg_re[483] <= Delay_reg_next_re[483];
          Delay_reg_im[483] <= Delay_reg_next_im[483];
          Delay_reg_re[484] <= Delay_reg_next_re[484];
          Delay_reg_im[484] <= Delay_reg_next_im[484];
          Delay_reg_re[485] <= Delay_reg_next_re[485];
          Delay_reg_im[485] <= Delay_reg_next_im[485];
          Delay_reg_re[486] <= Delay_reg_next_re[486];
          Delay_reg_im[486] <= Delay_reg_next_im[486];
          Delay_reg_re[487] <= Delay_reg_next_re[487];
          Delay_reg_im[487] <= Delay_reg_next_im[487];
          Delay_reg_re[488] <= Delay_reg_next_re[488];
          Delay_reg_im[488] <= Delay_reg_next_im[488];
          Delay_reg_re[489] <= Delay_reg_next_re[489];
          Delay_reg_im[489] <= Delay_reg_next_im[489];
          Delay_reg_re[490] <= Delay_reg_next_re[490];
          Delay_reg_im[490] <= Delay_reg_next_im[490];
          Delay_reg_re[491] <= Delay_reg_next_re[491];
          Delay_reg_im[491] <= Delay_reg_next_im[491];
          Delay_reg_re[492] <= Delay_reg_next_re[492];
          Delay_reg_im[492] <= Delay_reg_next_im[492];
          Delay_reg_re[493] <= Delay_reg_next_re[493];
          Delay_reg_im[493] <= Delay_reg_next_im[493];
          Delay_reg_re[494] <= Delay_reg_next_re[494];
          Delay_reg_im[494] <= Delay_reg_next_im[494];
          Delay_reg_re[495] <= Delay_reg_next_re[495];
          Delay_reg_im[495] <= Delay_reg_next_im[495];
          Delay_reg_re[496] <= Delay_reg_next_re[496];
          Delay_reg_im[496] <= Delay_reg_next_im[496];
          Delay_reg_re[497] <= Delay_reg_next_re[497];
          Delay_reg_im[497] <= Delay_reg_next_im[497];
          Delay_reg_re[498] <= Delay_reg_next_re[498];
          Delay_reg_im[498] <= Delay_reg_next_im[498];
          Delay_reg_re[499] <= Delay_reg_next_re[499];
          Delay_reg_im[499] <= Delay_reg_next_im[499];
          Delay_reg_re[500] <= Delay_reg_next_re[500];
          Delay_reg_im[500] <= Delay_reg_next_im[500];
          Delay_reg_re[501] <= Delay_reg_next_re[501];
          Delay_reg_im[501] <= Delay_reg_next_im[501];
          Delay_reg_re[502] <= Delay_reg_next_re[502];
          Delay_reg_im[502] <= Delay_reg_next_im[502];
          Delay_reg_re[503] <= Delay_reg_next_re[503];
          Delay_reg_im[503] <= Delay_reg_next_im[503];
          Delay_reg_re[504] <= Delay_reg_next_re[504];
          Delay_reg_im[504] <= Delay_reg_next_im[504];
          Delay_reg_re[505] <= Delay_reg_next_re[505];
          Delay_reg_im[505] <= Delay_reg_next_im[505];
          Delay_reg_re[506] <= Delay_reg_next_re[506];
          Delay_reg_im[506] <= Delay_reg_next_im[506];
          Delay_reg_re[507] <= Delay_reg_next_re[507];
          Delay_reg_im[507] <= Delay_reg_next_im[507];
          Delay_reg_re[508] <= Delay_reg_next_re[508];
          Delay_reg_im[508] <= Delay_reg_next_im[508];
          Delay_reg_re[509] <= Delay_reg_next_re[509];
          Delay_reg_im[509] <= Delay_reg_next_im[509];
          Delay_reg_re[510] <= Delay_reg_next_re[510];
          Delay_reg_im[510] <= Delay_reg_next_im[510];
          Delay_reg_re[511] <= Delay_reg_next_re[511];
          Delay_reg_im[511] <= Delay_reg_next_im[511];
        end
      end
    end

  assign Delay_out1_re = (ENA == 1'b1 ? Delay_reg_re[511] :
              Delay_bypass_delay_re);
  assign Delay_out1_im = (ENA == 1'b1 ? Delay_reg_im[511] :
              Delay_bypass_delay_im);
  assign Delay_bypass_delay_next_re = Delay_reg_re[511];
  assign Delay_bypass_delay_next_im = Delay_reg_im[511];
  assign Delay_reg_next_re[0] = Switch2_out1_re;
  assign Delay_reg_next_im[0] = Switch2_out1_im;
  assign Delay_reg_next_re[1] = Delay_reg_re[0];
  assign Delay_reg_next_im[1] = Delay_reg_im[0];
  assign Delay_reg_next_re[2] = Delay_reg_re[1];
  assign Delay_reg_next_im[2] = Delay_reg_im[1];
  assign Delay_reg_next_re[3] = Delay_reg_re[2];
  assign Delay_reg_next_im[3] = Delay_reg_im[2];
  assign Delay_reg_next_re[4] = Delay_reg_re[3];
  assign Delay_reg_next_im[4] = Delay_reg_im[3];
  assign Delay_reg_next_re[5] = Delay_reg_re[4];
  assign Delay_reg_next_im[5] = Delay_reg_im[4];
  assign Delay_reg_next_re[6] = Delay_reg_re[5];
  assign Delay_reg_next_im[6] = Delay_reg_im[5];
  assign Delay_reg_next_re[7] = Delay_reg_re[6];
  assign Delay_reg_next_im[7] = Delay_reg_im[6];
  assign Delay_reg_next_re[8] = Delay_reg_re[7];
  assign Delay_reg_next_im[8] = Delay_reg_im[7];
  assign Delay_reg_next_re[9] = Delay_reg_re[8];
  assign Delay_reg_next_im[9] = Delay_reg_im[8];
  assign Delay_reg_next_re[10] = Delay_reg_re[9];
  assign Delay_reg_next_im[10] = Delay_reg_im[9];
  assign Delay_reg_next_re[11] = Delay_reg_re[10];
  assign Delay_reg_next_im[11] = Delay_reg_im[10];
  assign Delay_reg_next_re[12] = Delay_reg_re[11];
  assign Delay_reg_next_im[12] = Delay_reg_im[11];
  assign Delay_reg_next_re[13] = Delay_reg_re[12];
  assign Delay_reg_next_im[13] = Delay_reg_im[12];
  assign Delay_reg_next_re[14] = Delay_reg_re[13];
  assign Delay_reg_next_im[14] = Delay_reg_im[13];
  assign Delay_reg_next_re[15] = Delay_reg_re[14];
  assign Delay_reg_next_im[15] = Delay_reg_im[14];
  assign Delay_reg_next_re[16] = Delay_reg_re[15];
  assign Delay_reg_next_im[16] = Delay_reg_im[15];
  assign Delay_reg_next_re[17] = Delay_reg_re[16];
  assign Delay_reg_next_im[17] = Delay_reg_im[16];
  assign Delay_reg_next_re[18] = Delay_reg_re[17];
  assign Delay_reg_next_im[18] = Delay_reg_im[17];
  assign Delay_reg_next_re[19] = Delay_reg_re[18];
  assign Delay_reg_next_im[19] = Delay_reg_im[18];
  assign Delay_reg_next_re[20] = Delay_reg_re[19];
  assign Delay_reg_next_im[20] = Delay_reg_im[19];
  assign Delay_reg_next_re[21] = Delay_reg_re[20];
  assign Delay_reg_next_im[21] = Delay_reg_im[20];
  assign Delay_reg_next_re[22] = Delay_reg_re[21];
  assign Delay_reg_next_im[22] = Delay_reg_im[21];
  assign Delay_reg_next_re[23] = Delay_reg_re[22];
  assign Delay_reg_next_im[23] = Delay_reg_im[22];
  assign Delay_reg_next_re[24] = Delay_reg_re[23];
  assign Delay_reg_next_im[24] = Delay_reg_im[23];
  assign Delay_reg_next_re[25] = Delay_reg_re[24];
  assign Delay_reg_next_im[25] = Delay_reg_im[24];
  assign Delay_reg_next_re[26] = Delay_reg_re[25];
  assign Delay_reg_next_im[26] = Delay_reg_im[25];
  assign Delay_reg_next_re[27] = Delay_reg_re[26];
  assign Delay_reg_next_im[27] = Delay_reg_im[26];
  assign Delay_reg_next_re[28] = Delay_reg_re[27];
  assign Delay_reg_next_im[28] = Delay_reg_im[27];
  assign Delay_reg_next_re[29] = Delay_reg_re[28];
  assign Delay_reg_next_im[29] = Delay_reg_im[28];
  assign Delay_reg_next_re[30] = Delay_reg_re[29];
  assign Delay_reg_next_im[30] = Delay_reg_im[29];
  assign Delay_reg_next_re[31] = Delay_reg_re[30];
  assign Delay_reg_next_im[31] = Delay_reg_im[30];
  assign Delay_reg_next_re[32] = Delay_reg_re[31];
  assign Delay_reg_next_im[32] = Delay_reg_im[31];
  assign Delay_reg_next_re[33] = Delay_reg_re[32];
  assign Delay_reg_next_im[33] = Delay_reg_im[32];
  assign Delay_reg_next_re[34] = Delay_reg_re[33];
  assign Delay_reg_next_im[34] = Delay_reg_im[33];
  assign Delay_reg_next_re[35] = Delay_reg_re[34];
  assign Delay_reg_next_im[35] = Delay_reg_im[34];
  assign Delay_reg_next_re[36] = Delay_reg_re[35];
  assign Delay_reg_next_im[36] = Delay_reg_im[35];
  assign Delay_reg_next_re[37] = Delay_reg_re[36];
  assign Delay_reg_next_im[37] = Delay_reg_im[36];
  assign Delay_reg_next_re[38] = Delay_reg_re[37];
  assign Delay_reg_next_im[38] = Delay_reg_im[37];
  assign Delay_reg_next_re[39] = Delay_reg_re[38];
  assign Delay_reg_next_im[39] = Delay_reg_im[38];
  assign Delay_reg_next_re[40] = Delay_reg_re[39];
  assign Delay_reg_next_im[40] = Delay_reg_im[39];
  assign Delay_reg_next_re[41] = Delay_reg_re[40];
  assign Delay_reg_next_im[41] = Delay_reg_im[40];
  assign Delay_reg_next_re[42] = Delay_reg_re[41];
  assign Delay_reg_next_im[42] = Delay_reg_im[41];
  assign Delay_reg_next_re[43] = Delay_reg_re[42];
  assign Delay_reg_next_im[43] = Delay_reg_im[42];
  assign Delay_reg_next_re[44] = Delay_reg_re[43];
  assign Delay_reg_next_im[44] = Delay_reg_im[43];
  assign Delay_reg_next_re[45] = Delay_reg_re[44];
  assign Delay_reg_next_im[45] = Delay_reg_im[44];
  assign Delay_reg_next_re[46] = Delay_reg_re[45];
  assign Delay_reg_next_im[46] = Delay_reg_im[45];
  assign Delay_reg_next_re[47] = Delay_reg_re[46];
  assign Delay_reg_next_im[47] = Delay_reg_im[46];
  assign Delay_reg_next_re[48] = Delay_reg_re[47];
  assign Delay_reg_next_im[48] = Delay_reg_im[47];
  assign Delay_reg_next_re[49] = Delay_reg_re[48];
  assign Delay_reg_next_im[49] = Delay_reg_im[48];
  assign Delay_reg_next_re[50] = Delay_reg_re[49];
  assign Delay_reg_next_im[50] = Delay_reg_im[49];
  assign Delay_reg_next_re[51] = Delay_reg_re[50];
  assign Delay_reg_next_im[51] = Delay_reg_im[50];
  assign Delay_reg_next_re[52] = Delay_reg_re[51];
  assign Delay_reg_next_im[52] = Delay_reg_im[51];
  assign Delay_reg_next_re[53] = Delay_reg_re[52];
  assign Delay_reg_next_im[53] = Delay_reg_im[52];
  assign Delay_reg_next_re[54] = Delay_reg_re[53];
  assign Delay_reg_next_im[54] = Delay_reg_im[53];
  assign Delay_reg_next_re[55] = Delay_reg_re[54];
  assign Delay_reg_next_im[55] = Delay_reg_im[54];
  assign Delay_reg_next_re[56] = Delay_reg_re[55];
  assign Delay_reg_next_im[56] = Delay_reg_im[55];
  assign Delay_reg_next_re[57] = Delay_reg_re[56];
  assign Delay_reg_next_im[57] = Delay_reg_im[56];
  assign Delay_reg_next_re[58] = Delay_reg_re[57];
  assign Delay_reg_next_im[58] = Delay_reg_im[57];
  assign Delay_reg_next_re[59] = Delay_reg_re[58];
  assign Delay_reg_next_im[59] = Delay_reg_im[58];
  assign Delay_reg_next_re[60] = Delay_reg_re[59];
  assign Delay_reg_next_im[60] = Delay_reg_im[59];
  assign Delay_reg_next_re[61] = Delay_reg_re[60];
  assign Delay_reg_next_im[61] = Delay_reg_im[60];
  assign Delay_reg_next_re[62] = Delay_reg_re[61];
  assign Delay_reg_next_im[62] = Delay_reg_im[61];
  assign Delay_reg_next_re[63] = Delay_reg_re[62];
  assign Delay_reg_next_im[63] = Delay_reg_im[62];
  assign Delay_reg_next_re[64] = Delay_reg_re[63];
  assign Delay_reg_next_im[64] = Delay_reg_im[63];
  assign Delay_reg_next_re[65] = Delay_reg_re[64];
  assign Delay_reg_next_im[65] = Delay_reg_im[64];
  assign Delay_reg_next_re[66] = Delay_reg_re[65];
  assign Delay_reg_next_im[66] = Delay_reg_im[65];
  assign Delay_reg_next_re[67] = Delay_reg_re[66];
  assign Delay_reg_next_im[67] = Delay_reg_im[66];
  assign Delay_reg_next_re[68] = Delay_reg_re[67];
  assign Delay_reg_next_im[68] = Delay_reg_im[67];
  assign Delay_reg_next_re[69] = Delay_reg_re[68];
  assign Delay_reg_next_im[69] = Delay_reg_im[68];
  assign Delay_reg_next_re[70] = Delay_reg_re[69];
  assign Delay_reg_next_im[70] = Delay_reg_im[69];
  assign Delay_reg_next_re[71] = Delay_reg_re[70];
  assign Delay_reg_next_im[71] = Delay_reg_im[70];
  assign Delay_reg_next_re[72] = Delay_reg_re[71];
  assign Delay_reg_next_im[72] = Delay_reg_im[71];
  assign Delay_reg_next_re[73] = Delay_reg_re[72];
  assign Delay_reg_next_im[73] = Delay_reg_im[72];
  assign Delay_reg_next_re[74] = Delay_reg_re[73];
  assign Delay_reg_next_im[74] = Delay_reg_im[73];
  assign Delay_reg_next_re[75] = Delay_reg_re[74];
  assign Delay_reg_next_im[75] = Delay_reg_im[74];
  assign Delay_reg_next_re[76] = Delay_reg_re[75];
  assign Delay_reg_next_im[76] = Delay_reg_im[75];
  assign Delay_reg_next_re[77] = Delay_reg_re[76];
  assign Delay_reg_next_im[77] = Delay_reg_im[76];
  assign Delay_reg_next_re[78] = Delay_reg_re[77];
  assign Delay_reg_next_im[78] = Delay_reg_im[77];
  assign Delay_reg_next_re[79] = Delay_reg_re[78];
  assign Delay_reg_next_im[79] = Delay_reg_im[78];
  assign Delay_reg_next_re[80] = Delay_reg_re[79];
  assign Delay_reg_next_im[80] = Delay_reg_im[79];
  assign Delay_reg_next_re[81] = Delay_reg_re[80];
  assign Delay_reg_next_im[81] = Delay_reg_im[80];
  assign Delay_reg_next_re[82] = Delay_reg_re[81];
  assign Delay_reg_next_im[82] = Delay_reg_im[81];
  assign Delay_reg_next_re[83] = Delay_reg_re[82];
  assign Delay_reg_next_im[83] = Delay_reg_im[82];
  assign Delay_reg_next_re[84] = Delay_reg_re[83];
  assign Delay_reg_next_im[84] = Delay_reg_im[83];
  assign Delay_reg_next_re[85] = Delay_reg_re[84];
  assign Delay_reg_next_im[85] = Delay_reg_im[84];
  assign Delay_reg_next_re[86] = Delay_reg_re[85];
  assign Delay_reg_next_im[86] = Delay_reg_im[85];
  assign Delay_reg_next_re[87] = Delay_reg_re[86];
  assign Delay_reg_next_im[87] = Delay_reg_im[86];
  assign Delay_reg_next_re[88] = Delay_reg_re[87];
  assign Delay_reg_next_im[88] = Delay_reg_im[87];
  assign Delay_reg_next_re[89] = Delay_reg_re[88];
  assign Delay_reg_next_im[89] = Delay_reg_im[88];
  assign Delay_reg_next_re[90] = Delay_reg_re[89];
  assign Delay_reg_next_im[90] = Delay_reg_im[89];
  assign Delay_reg_next_re[91] = Delay_reg_re[90];
  assign Delay_reg_next_im[91] = Delay_reg_im[90];
  assign Delay_reg_next_re[92] = Delay_reg_re[91];
  assign Delay_reg_next_im[92] = Delay_reg_im[91];
  assign Delay_reg_next_re[93] = Delay_reg_re[92];
  assign Delay_reg_next_im[93] = Delay_reg_im[92];
  assign Delay_reg_next_re[94] = Delay_reg_re[93];
  assign Delay_reg_next_im[94] = Delay_reg_im[93];
  assign Delay_reg_next_re[95] = Delay_reg_re[94];
  assign Delay_reg_next_im[95] = Delay_reg_im[94];
  assign Delay_reg_next_re[96] = Delay_reg_re[95];
  assign Delay_reg_next_im[96] = Delay_reg_im[95];
  assign Delay_reg_next_re[97] = Delay_reg_re[96];
  assign Delay_reg_next_im[97] = Delay_reg_im[96];
  assign Delay_reg_next_re[98] = Delay_reg_re[97];
  assign Delay_reg_next_im[98] = Delay_reg_im[97];
  assign Delay_reg_next_re[99] = Delay_reg_re[98];
  assign Delay_reg_next_im[99] = Delay_reg_im[98];
  assign Delay_reg_next_re[100] = Delay_reg_re[99];
  assign Delay_reg_next_im[100] = Delay_reg_im[99];
  assign Delay_reg_next_re[101] = Delay_reg_re[100];
  assign Delay_reg_next_im[101] = Delay_reg_im[100];
  assign Delay_reg_next_re[102] = Delay_reg_re[101];
  assign Delay_reg_next_im[102] = Delay_reg_im[101];
  assign Delay_reg_next_re[103] = Delay_reg_re[102];
  assign Delay_reg_next_im[103] = Delay_reg_im[102];
  assign Delay_reg_next_re[104] = Delay_reg_re[103];
  assign Delay_reg_next_im[104] = Delay_reg_im[103];
  assign Delay_reg_next_re[105] = Delay_reg_re[104];
  assign Delay_reg_next_im[105] = Delay_reg_im[104];
  assign Delay_reg_next_re[106] = Delay_reg_re[105];
  assign Delay_reg_next_im[106] = Delay_reg_im[105];
  assign Delay_reg_next_re[107] = Delay_reg_re[106];
  assign Delay_reg_next_im[107] = Delay_reg_im[106];
  assign Delay_reg_next_re[108] = Delay_reg_re[107];
  assign Delay_reg_next_im[108] = Delay_reg_im[107];
  assign Delay_reg_next_re[109] = Delay_reg_re[108];
  assign Delay_reg_next_im[109] = Delay_reg_im[108];
  assign Delay_reg_next_re[110] = Delay_reg_re[109];
  assign Delay_reg_next_im[110] = Delay_reg_im[109];
  assign Delay_reg_next_re[111] = Delay_reg_re[110];
  assign Delay_reg_next_im[111] = Delay_reg_im[110];
  assign Delay_reg_next_re[112] = Delay_reg_re[111];
  assign Delay_reg_next_im[112] = Delay_reg_im[111];
  assign Delay_reg_next_re[113] = Delay_reg_re[112];
  assign Delay_reg_next_im[113] = Delay_reg_im[112];
  assign Delay_reg_next_re[114] = Delay_reg_re[113];
  assign Delay_reg_next_im[114] = Delay_reg_im[113];
  assign Delay_reg_next_re[115] = Delay_reg_re[114];
  assign Delay_reg_next_im[115] = Delay_reg_im[114];
  assign Delay_reg_next_re[116] = Delay_reg_re[115];
  assign Delay_reg_next_im[116] = Delay_reg_im[115];
  assign Delay_reg_next_re[117] = Delay_reg_re[116];
  assign Delay_reg_next_im[117] = Delay_reg_im[116];
  assign Delay_reg_next_re[118] = Delay_reg_re[117];
  assign Delay_reg_next_im[118] = Delay_reg_im[117];
  assign Delay_reg_next_re[119] = Delay_reg_re[118];
  assign Delay_reg_next_im[119] = Delay_reg_im[118];
  assign Delay_reg_next_re[120] = Delay_reg_re[119];
  assign Delay_reg_next_im[120] = Delay_reg_im[119];
  assign Delay_reg_next_re[121] = Delay_reg_re[120];
  assign Delay_reg_next_im[121] = Delay_reg_im[120];
  assign Delay_reg_next_re[122] = Delay_reg_re[121];
  assign Delay_reg_next_im[122] = Delay_reg_im[121];
  assign Delay_reg_next_re[123] = Delay_reg_re[122];
  assign Delay_reg_next_im[123] = Delay_reg_im[122];
  assign Delay_reg_next_re[124] = Delay_reg_re[123];
  assign Delay_reg_next_im[124] = Delay_reg_im[123];
  assign Delay_reg_next_re[125] = Delay_reg_re[124];
  assign Delay_reg_next_im[125] = Delay_reg_im[124];
  assign Delay_reg_next_re[126] = Delay_reg_re[125];
  assign Delay_reg_next_im[126] = Delay_reg_im[125];
  assign Delay_reg_next_re[127] = Delay_reg_re[126];
  assign Delay_reg_next_im[127] = Delay_reg_im[126];
  assign Delay_reg_next_re[128] = Delay_reg_re[127];
  assign Delay_reg_next_im[128] = Delay_reg_im[127];
  assign Delay_reg_next_re[129] = Delay_reg_re[128];
  assign Delay_reg_next_im[129] = Delay_reg_im[128];
  assign Delay_reg_next_re[130] = Delay_reg_re[129];
  assign Delay_reg_next_im[130] = Delay_reg_im[129];
  assign Delay_reg_next_re[131] = Delay_reg_re[130];
  assign Delay_reg_next_im[131] = Delay_reg_im[130];
  assign Delay_reg_next_re[132] = Delay_reg_re[131];
  assign Delay_reg_next_im[132] = Delay_reg_im[131];
  assign Delay_reg_next_re[133] = Delay_reg_re[132];
  assign Delay_reg_next_im[133] = Delay_reg_im[132];
  assign Delay_reg_next_re[134] = Delay_reg_re[133];
  assign Delay_reg_next_im[134] = Delay_reg_im[133];
  assign Delay_reg_next_re[135] = Delay_reg_re[134];
  assign Delay_reg_next_im[135] = Delay_reg_im[134];
  assign Delay_reg_next_re[136] = Delay_reg_re[135];
  assign Delay_reg_next_im[136] = Delay_reg_im[135];
  assign Delay_reg_next_re[137] = Delay_reg_re[136];
  assign Delay_reg_next_im[137] = Delay_reg_im[136];
  assign Delay_reg_next_re[138] = Delay_reg_re[137];
  assign Delay_reg_next_im[138] = Delay_reg_im[137];
  assign Delay_reg_next_re[139] = Delay_reg_re[138];
  assign Delay_reg_next_im[139] = Delay_reg_im[138];
  assign Delay_reg_next_re[140] = Delay_reg_re[139];
  assign Delay_reg_next_im[140] = Delay_reg_im[139];
  assign Delay_reg_next_re[141] = Delay_reg_re[140];
  assign Delay_reg_next_im[141] = Delay_reg_im[140];
  assign Delay_reg_next_re[142] = Delay_reg_re[141];
  assign Delay_reg_next_im[142] = Delay_reg_im[141];
  assign Delay_reg_next_re[143] = Delay_reg_re[142];
  assign Delay_reg_next_im[143] = Delay_reg_im[142];
  assign Delay_reg_next_re[144] = Delay_reg_re[143];
  assign Delay_reg_next_im[144] = Delay_reg_im[143];
  assign Delay_reg_next_re[145] = Delay_reg_re[144];
  assign Delay_reg_next_im[145] = Delay_reg_im[144];
  assign Delay_reg_next_re[146] = Delay_reg_re[145];
  assign Delay_reg_next_im[146] = Delay_reg_im[145];
  assign Delay_reg_next_re[147] = Delay_reg_re[146];
  assign Delay_reg_next_im[147] = Delay_reg_im[146];
  assign Delay_reg_next_re[148] = Delay_reg_re[147];
  assign Delay_reg_next_im[148] = Delay_reg_im[147];
  assign Delay_reg_next_re[149] = Delay_reg_re[148];
  assign Delay_reg_next_im[149] = Delay_reg_im[148];
  assign Delay_reg_next_re[150] = Delay_reg_re[149];
  assign Delay_reg_next_im[150] = Delay_reg_im[149];
  assign Delay_reg_next_re[151] = Delay_reg_re[150];
  assign Delay_reg_next_im[151] = Delay_reg_im[150];
  assign Delay_reg_next_re[152] = Delay_reg_re[151];
  assign Delay_reg_next_im[152] = Delay_reg_im[151];
  assign Delay_reg_next_re[153] = Delay_reg_re[152];
  assign Delay_reg_next_im[153] = Delay_reg_im[152];
  assign Delay_reg_next_re[154] = Delay_reg_re[153];
  assign Delay_reg_next_im[154] = Delay_reg_im[153];
  assign Delay_reg_next_re[155] = Delay_reg_re[154];
  assign Delay_reg_next_im[155] = Delay_reg_im[154];
  assign Delay_reg_next_re[156] = Delay_reg_re[155];
  assign Delay_reg_next_im[156] = Delay_reg_im[155];
  assign Delay_reg_next_re[157] = Delay_reg_re[156];
  assign Delay_reg_next_im[157] = Delay_reg_im[156];
  assign Delay_reg_next_re[158] = Delay_reg_re[157];
  assign Delay_reg_next_im[158] = Delay_reg_im[157];
  assign Delay_reg_next_re[159] = Delay_reg_re[158];
  assign Delay_reg_next_im[159] = Delay_reg_im[158];
  assign Delay_reg_next_re[160] = Delay_reg_re[159];
  assign Delay_reg_next_im[160] = Delay_reg_im[159];
  assign Delay_reg_next_re[161] = Delay_reg_re[160];
  assign Delay_reg_next_im[161] = Delay_reg_im[160];
  assign Delay_reg_next_re[162] = Delay_reg_re[161];
  assign Delay_reg_next_im[162] = Delay_reg_im[161];
  assign Delay_reg_next_re[163] = Delay_reg_re[162];
  assign Delay_reg_next_im[163] = Delay_reg_im[162];
  assign Delay_reg_next_re[164] = Delay_reg_re[163];
  assign Delay_reg_next_im[164] = Delay_reg_im[163];
  assign Delay_reg_next_re[165] = Delay_reg_re[164];
  assign Delay_reg_next_im[165] = Delay_reg_im[164];
  assign Delay_reg_next_re[166] = Delay_reg_re[165];
  assign Delay_reg_next_im[166] = Delay_reg_im[165];
  assign Delay_reg_next_re[167] = Delay_reg_re[166];
  assign Delay_reg_next_im[167] = Delay_reg_im[166];
  assign Delay_reg_next_re[168] = Delay_reg_re[167];
  assign Delay_reg_next_im[168] = Delay_reg_im[167];
  assign Delay_reg_next_re[169] = Delay_reg_re[168];
  assign Delay_reg_next_im[169] = Delay_reg_im[168];
  assign Delay_reg_next_re[170] = Delay_reg_re[169];
  assign Delay_reg_next_im[170] = Delay_reg_im[169];
  assign Delay_reg_next_re[171] = Delay_reg_re[170];
  assign Delay_reg_next_im[171] = Delay_reg_im[170];
  assign Delay_reg_next_re[172] = Delay_reg_re[171];
  assign Delay_reg_next_im[172] = Delay_reg_im[171];
  assign Delay_reg_next_re[173] = Delay_reg_re[172];
  assign Delay_reg_next_im[173] = Delay_reg_im[172];
  assign Delay_reg_next_re[174] = Delay_reg_re[173];
  assign Delay_reg_next_im[174] = Delay_reg_im[173];
  assign Delay_reg_next_re[175] = Delay_reg_re[174];
  assign Delay_reg_next_im[175] = Delay_reg_im[174];
  assign Delay_reg_next_re[176] = Delay_reg_re[175];
  assign Delay_reg_next_im[176] = Delay_reg_im[175];
  assign Delay_reg_next_re[177] = Delay_reg_re[176];
  assign Delay_reg_next_im[177] = Delay_reg_im[176];
  assign Delay_reg_next_re[178] = Delay_reg_re[177];
  assign Delay_reg_next_im[178] = Delay_reg_im[177];
  assign Delay_reg_next_re[179] = Delay_reg_re[178];
  assign Delay_reg_next_im[179] = Delay_reg_im[178];
  assign Delay_reg_next_re[180] = Delay_reg_re[179];
  assign Delay_reg_next_im[180] = Delay_reg_im[179];
  assign Delay_reg_next_re[181] = Delay_reg_re[180];
  assign Delay_reg_next_im[181] = Delay_reg_im[180];
  assign Delay_reg_next_re[182] = Delay_reg_re[181];
  assign Delay_reg_next_im[182] = Delay_reg_im[181];
  assign Delay_reg_next_re[183] = Delay_reg_re[182];
  assign Delay_reg_next_im[183] = Delay_reg_im[182];
  assign Delay_reg_next_re[184] = Delay_reg_re[183];
  assign Delay_reg_next_im[184] = Delay_reg_im[183];
  assign Delay_reg_next_re[185] = Delay_reg_re[184];
  assign Delay_reg_next_im[185] = Delay_reg_im[184];
  assign Delay_reg_next_re[186] = Delay_reg_re[185];
  assign Delay_reg_next_im[186] = Delay_reg_im[185];
  assign Delay_reg_next_re[187] = Delay_reg_re[186];
  assign Delay_reg_next_im[187] = Delay_reg_im[186];
  assign Delay_reg_next_re[188] = Delay_reg_re[187];
  assign Delay_reg_next_im[188] = Delay_reg_im[187];
  assign Delay_reg_next_re[189] = Delay_reg_re[188];
  assign Delay_reg_next_im[189] = Delay_reg_im[188];
  assign Delay_reg_next_re[190] = Delay_reg_re[189];
  assign Delay_reg_next_im[190] = Delay_reg_im[189];
  assign Delay_reg_next_re[191] = Delay_reg_re[190];
  assign Delay_reg_next_im[191] = Delay_reg_im[190];
  assign Delay_reg_next_re[192] = Delay_reg_re[191];
  assign Delay_reg_next_im[192] = Delay_reg_im[191];
  assign Delay_reg_next_re[193] = Delay_reg_re[192];
  assign Delay_reg_next_im[193] = Delay_reg_im[192];
  assign Delay_reg_next_re[194] = Delay_reg_re[193];
  assign Delay_reg_next_im[194] = Delay_reg_im[193];
  assign Delay_reg_next_re[195] = Delay_reg_re[194];
  assign Delay_reg_next_im[195] = Delay_reg_im[194];
  assign Delay_reg_next_re[196] = Delay_reg_re[195];
  assign Delay_reg_next_im[196] = Delay_reg_im[195];
  assign Delay_reg_next_re[197] = Delay_reg_re[196];
  assign Delay_reg_next_im[197] = Delay_reg_im[196];
  assign Delay_reg_next_re[198] = Delay_reg_re[197];
  assign Delay_reg_next_im[198] = Delay_reg_im[197];
  assign Delay_reg_next_re[199] = Delay_reg_re[198];
  assign Delay_reg_next_im[199] = Delay_reg_im[198];
  assign Delay_reg_next_re[200] = Delay_reg_re[199];
  assign Delay_reg_next_im[200] = Delay_reg_im[199];
  assign Delay_reg_next_re[201] = Delay_reg_re[200];
  assign Delay_reg_next_im[201] = Delay_reg_im[200];
  assign Delay_reg_next_re[202] = Delay_reg_re[201];
  assign Delay_reg_next_im[202] = Delay_reg_im[201];
  assign Delay_reg_next_re[203] = Delay_reg_re[202];
  assign Delay_reg_next_im[203] = Delay_reg_im[202];
  assign Delay_reg_next_re[204] = Delay_reg_re[203];
  assign Delay_reg_next_im[204] = Delay_reg_im[203];
  assign Delay_reg_next_re[205] = Delay_reg_re[204];
  assign Delay_reg_next_im[205] = Delay_reg_im[204];
  assign Delay_reg_next_re[206] = Delay_reg_re[205];
  assign Delay_reg_next_im[206] = Delay_reg_im[205];
  assign Delay_reg_next_re[207] = Delay_reg_re[206];
  assign Delay_reg_next_im[207] = Delay_reg_im[206];
  assign Delay_reg_next_re[208] = Delay_reg_re[207];
  assign Delay_reg_next_im[208] = Delay_reg_im[207];
  assign Delay_reg_next_re[209] = Delay_reg_re[208];
  assign Delay_reg_next_im[209] = Delay_reg_im[208];
  assign Delay_reg_next_re[210] = Delay_reg_re[209];
  assign Delay_reg_next_im[210] = Delay_reg_im[209];
  assign Delay_reg_next_re[211] = Delay_reg_re[210];
  assign Delay_reg_next_im[211] = Delay_reg_im[210];
  assign Delay_reg_next_re[212] = Delay_reg_re[211];
  assign Delay_reg_next_im[212] = Delay_reg_im[211];
  assign Delay_reg_next_re[213] = Delay_reg_re[212];
  assign Delay_reg_next_im[213] = Delay_reg_im[212];
  assign Delay_reg_next_re[214] = Delay_reg_re[213];
  assign Delay_reg_next_im[214] = Delay_reg_im[213];
  assign Delay_reg_next_re[215] = Delay_reg_re[214];
  assign Delay_reg_next_im[215] = Delay_reg_im[214];
  assign Delay_reg_next_re[216] = Delay_reg_re[215];
  assign Delay_reg_next_im[216] = Delay_reg_im[215];
  assign Delay_reg_next_re[217] = Delay_reg_re[216];
  assign Delay_reg_next_im[217] = Delay_reg_im[216];
  assign Delay_reg_next_re[218] = Delay_reg_re[217];
  assign Delay_reg_next_im[218] = Delay_reg_im[217];
  assign Delay_reg_next_re[219] = Delay_reg_re[218];
  assign Delay_reg_next_im[219] = Delay_reg_im[218];
  assign Delay_reg_next_re[220] = Delay_reg_re[219];
  assign Delay_reg_next_im[220] = Delay_reg_im[219];
  assign Delay_reg_next_re[221] = Delay_reg_re[220];
  assign Delay_reg_next_im[221] = Delay_reg_im[220];
  assign Delay_reg_next_re[222] = Delay_reg_re[221];
  assign Delay_reg_next_im[222] = Delay_reg_im[221];
  assign Delay_reg_next_re[223] = Delay_reg_re[222];
  assign Delay_reg_next_im[223] = Delay_reg_im[222];
  assign Delay_reg_next_re[224] = Delay_reg_re[223];
  assign Delay_reg_next_im[224] = Delay_reg_im[223];
  assign Delay_reg_next_re[225] = Delay_reg_re[224];
  assign Delay_reg_next_im[225] = Delay_reg_im[224];
  assign Delay_reg_next_re[226] = Delay_reg_re[225];
  assign Delay_reg_next_im[226] = Delay_reg_im[225];
  assign Delay_reg_next_re[227] = Delay_reg_re[226];
  assign Delay_reg_next_im[227] = Delay_reg_im[226];
  assign Delay_reg_next_re[228] = Delay_reg_re[227];
  assign Delay_reg_next_im[228] = Delay_reg_im[227];
  assign Delay_reg_next_re[229] = Delay_reg_re[228];
  assign Delay_reg_next_im[229] = Delay_reg_im[228];
  assign Delay_reg_next_re[230] = Delay_reg_re[229];
  assign Delay_reg_next_im[230] = Delay_reg_im[229];
  assign Delay_reg_next_re[231] = Delay_reg_re[230];
  assign Delay_reg_next_im[231] = Delay_reg_im[230];
  assign Delay_reg_next_re[232] = Delay_reg_re[231];
  assign Delay_reg_next_im[232] = Delay_reg_im[231];
  assign Delay_reg_next_re[233] = Delay_reg_re[232];
  assign Delay_reg_next_im[233] = Delay_reg_im[232];
  assign Delay_reg_next_re[234] = Delay_reg_re[233];
  assign Delay_reg_next_im[234] = Delay_reg_im[233];
  assign Delay_reg_next_re[235] = Delay_reg_re[234];
  assign Delay_reg_next_im[235] = Delay_reg_im[234];
  assign Delay_reg_next_re[236] = Delay_reg_re[235];
  assign Delay_reg_next_im[236] = Delay_reg_im[235];
  assign Delay_reg_next_re[237] = Delay_reg_re[236];
  assign Delay_reg_next_im[237] = Delay_reg_im[236];
  assign Delay_reg_next_re[238] = Delay_reg_re[237];
  assign Delay_reg_next_im[238] = Delay_reg_im[237];
  assign Delay_reg_next_re[239] = Delay_reg_re[238];
  assign Delay_reg_next_im[239] = Delay_reg_im[238];
  assign Delay_reg_next_re[240] = Delay_reg_re[239];
  assign Delay_reg_next_im[240] = Delay_reg_im[239];
  assign Delay_reg_next_re[241] = Delay_reg_re[240];
  assign Delay_reg_next_im[241] = Delay_reg_im[240];
  assign Delay_reg_next_re[242] = Delay_reg_re[241];
  assign Delay_reg_next_im[242] = Delay_reg_im[241];
  assign Delay_reg_next_re[243] = Delay_reg_re[242];
  assign Delay_reg_next_im[243] = Delay_reg_im[242];
  assign Delay_reg_next_re[244] = Delay_reg_re[243];
  assign Delay_reg_next_im[244] = Delay_reg_im[243];
  assign Delay_reg_next_re[245] = Delay_reg_re[244];
  assign Delay_reg_next_im[245] = Delay_reg_im[244];
  assign Delay_reg_next_re[246] = Delay_reg_re[245];
  assign Delay_reg_next_im[246] = Delay_reg_im[245];
  assign Delay_reg_next_re[247] = Delay_reg_re[246];
  assign Delay_reg_next_im[247] = Delay_reg_im[246];
  assign Delay_reg_next_re[248] = Delay_reg_re[247];
  assign Delay_reg_next_im[248] = Delay_reg_im[247];
  assign Delay_reg_next_re[249] = Delay_reg_re[248];
  assign Delay_reg_next_im[249] = Delay_reg_im[248];
  assign Delay_reg_next_re[250] = Delay_reg_re[249];
  assign Delay_reg_next_im[250] = Delay_reg_im[249];
  assign Delay_reg_next_re[251] = Delay_reg_re[250];
  assign Delay_reg_next_im[251] = Delay_reg_im[250];
  assign Delay_reg_next_re[252] = Delay_reg_re[251];
  assign Delay_reg_next_im[252] = Delay_reg_im[251];
  assign Delay_reg_next_re[253] = Delay_reg_re[252];
  assign Delay_reg_next_im[253] = Delay_reg_im[252];
  assign Delay_reg_next_re[254] = Delay_reg_re[253];
  assign Delay_reg_next_im[254] = Delay_reg_im[253];
  assign Delay_reg_next_re[255] = Delay_reg_re[254];
  assign Delay_reg_next_im[255] = Delay_reg_im[254];
  assign Delay_reg_next_re[256] = Delay_reg_re[255];
  assign Delay_reg_next_im[256] = Delay_reg_im[255];
  assign Delay_reg_next_re[257] = Delay_reg_re[256];
  assign Delay_reg_next_im[257] = Delay_reg_im[256];
  assign Delay_reg_next_re[258] = Delay_reg_re[257];
  assign Delay_reg_next_im[258] = Delay_reg_im[257];
  assign Delay_reg_next_re[259] = Delay_reg_re[258];
  assign Delay_reg_next_im[259] = Delay_reg_im[258];
  assign Delay_reg_next_re[260] = Delay_reg_re[259];
  assign Delay_reg_next_im[260] = Delay_reg_im[259];
  assign Delay_reg_next_re[261] = Delay_reg_re[260];
  assign Delay_reg_next_im[261] = Delay_reg_im[260];
  assign Delay_reg_next_re[262] = Delay_reg_re[261];
  assign Delay_reg_next_im[262] = Delay_reg_im[261];
  assign Delay_reg_next_re[263] = Delay_reg_re[262];
  assign Delay_reg_next_im[263] = Delay_reg_im[262];
  assign Delay_reg_next_re[264] = Delay_reg_re[263];
  assign Delay_reg_next_im[264] = Delay_reg_im[263];
  assign Delay_reg_next_re[265] = Delay_reg_re[264];
  assign Delay_reg_next_im[265] = Delay_reg_im[264];
  assign Delay_reg_next_re[266] = Delay_reg_re[265];
  assign Delay_reg_next_im[266] = Delay_reg_im[265];
  assign Delay_reg_next_re[267] = Delay_reg_re[266];
  assign Delay_reg_next_im[267] = Delay_reg_im[266];
  assign Delay_reg_next_re[268] = Delay_reg_re[267];
  assign Delay_reg_next_im[268] = Delay_reg_im[267];
  assign Delay_reg_next_re[269] = Delay_reg_re[268];
  assign Delay_reg_next_im[269] = Delay_reg_im[268];
  assign Delay_reg_next_re[270] = Delay_reg_re[269];
  assign Delay_reg_next_im[270] = Delay_reg_im[269];
  assign Delay_reg_next_re[271] = Delay_reg_re[270];
  assign Delay_reg_next_im[271] = Delay_reg_im[270];
  assign Delay_reg_next_re[272] = Delay_reg_re[271];
  assign Delay_reg_next_im[272] = Delay_reg_im[271];
  assign Delay_reg_next_re[273] = Delay_reg_re[272];
  assign Delay_reg_next_im[273] = Delay_reg_im[272];
  assign Delay_reg_next_re[274] = Delay_reg_re[273];
  assign Delay_reg_next_im[274] = Delay_reg_im[273];
  assign Delay_reg_next_re[275] = Delay_reg_re[274];
  assign Delay_reg_next_im[275] = Delay_reg_im[274];
  assign Delay_reg_next_re[276] = Delay_reg_re[275];
  assign Delay_reg_next_im[276] = Delay_reg_im[275];
  assign Delay_reg_next_re[277] = Delay_reg_re[276];
  assign Delay_reg_next_im[277] = Delay_reg_im[276];
  assign Delay_reg_next_re[278] = Delay_reg_re[277];
  assign Delay_reg_next_im[278] = Delay_reg_im[277];
  assign Delay_reg_next_re[279] = Delay_reg_re[278];
  assign Delay_reg_next_im[279] = Delay_reg_im[278];
  assign Delay_reg_next_re[280] = Delay_reg_re[279];
  assign Delay_reg_next_im[280] = Delay_reg_im[279];
  assign Delay_reg_next_re[281] = Delay_reg_re[280];
  assign Delay_reg_next_im[281] = Delay_reg_im[280];
  assign Delay_reg_next_re[282] = Delay_reg_re[281];
  assign Delay_reg_next_im[282] = Delay_reg_im[281];
  assign Delay_reg_next_re[283] = Delay_reg_re[282];
  assign Delay_reg_next_im[283] = Delay_reg_im[282];
  assign Delay_reg_next_re[284] = Delay_reg_re[283];
  assign Delay_reg_next_im[284] = Delay_reg_im[283];
  assign Delay_reg_next_re[285] = Delay_reg_re[284];
  assign Delay_reg_next_im[285] = Delay_reg_im[284];
  assign Delay_reg_next_re[286] = Delay_reg_re[285];
  assign Delay_reg_next_im[286] = Delay_reg_im[285];
  assign Delay_reg_next_re[287] = Delay_reg_re[286];
  assign Delay_reg_next_im[287] = Delay_reg_im[286];
  assign Delay_reg_next_re[288] = Delay_reg_re[287];
  assign Delay_reg_next_im[288] = Delay_reg_im[287];
  assign Delay_reg_next_re[289] = Delay_reg_re[288];
  assign Delay_reg_next_im[289] = Delay_reg_im[288];
  assign Delay_reg_next_re[290] = Delay_reg_re[289];
  assign Delay_reg_next_im[290] = Delay_reg_im[289];
  assign Delay_reg_next_re[291] = Delay_reg_re[290];
  assign Delay_reg_next_im[291] = Delay_reg_im[290];
  assign Delay_reg_next_re[292] = Delay_reg_re[291];
  assign Delay_reg_next_im[292] = Delay_reg_im[291];
  assign Delay_reg_next_re[293] = Delay_reg_re[292];
  assign Delay_reg_next_im[293] = Delay_reg_im[292];
  assign Delay_reg_next_re[294] = Delay_reg_re[293];
  assign Delay_reg_next_im[294] = Delay_reg_im[293];
  assign Delay_reg_next_re[295] = Delay_reg_re[294];
  assign Delay_reg_next_im[295] = Delay_reg_im[294];
  assign Delay_reg_next_re[296] = Delay_reg_re[295];
  assign Delay_reg_next_im[296] = Delay_reg_im[295];
  assign Delay_reg_next_re[297] = Delay_reg_re[296];
  assign Delay_reg_next_im[297] = Delay_reg_im[296];
  assign Delay_reg_next_re[298] = Delay_reg_re[297];
  assign Delay_reg_next_im[298] = Delay_reg_im[297];
  assign Delay_reg_next_re[299] = Delay_reg_re[298];
  assign Delay_reg_next_im[299] = Delay_reg_im[298];
  assign Delay_reg_next_re[300] = Delay_reg_re[299];
  assign Delay_reg_next_im[300] = Delay_reg_im[299];
  assign Delay_reg_next_re[301] = Delay_reg_re[300];
  assign Delay_reg_next_im[301] = Delay_reg_im[300];
  assign Delay_reg_next_re[302] = Delay_reg_re[301];
  assign Delay_reg_next_im[302] = Delay_reg_im[301];
  assign Delay_reg_next_re[303] = Delay_reg_re[302];
  assign Delay_reg_next_im[303] = Delay_reg_im[302];
  assign Delay_reg_next_re[304] = Delay_reg_re[303];
  assign Delay_reg_next_im[304] = Delay_reg_im[303];
  assign Delay_reg_next_re[305] = Delay_reg_re[304];
  assign Delay_reg_next_im[305] = Delay_reg_im[304];
  assign Delay_reg_next_re[306] = Delay_reg_re[305];
  assign Delay_reg_next_im[306] = Delay_reg_im[305];
  assign Delay_reg_next_re[307] = Delay_reg_re[306];
  assign Delay_reg_next_im[307] = Delay_reg_im[306];
  assign Delay_reg_next_re[308] = Delay_reg_re[307];
  assign Delay_reg_next_im[308] = Delay_reg_im[307];
  assign Delay_reg_next_re[309] = Delay_reg_re[308];
  assign Delay_reg_next_im[309] = Delay_reg_im[308];
  assign Delay_reg_next_re[310] = Delay_reg_re[309];
  assign Delay_reg_next_im[310] = Delay_reg_im[309];
  assign Delay_reg_next_re[311] = Delay_reg_re[310];
  assign Delay_reg_next_im[311] = Delay_reg_im[310];
  assign Delay_reg_next_re[312] = Delay_reg_re[311];
  assign Delay_reg_next_im[312] = Delay_reg_im[311];
  assign Delay_reg_next_re[313] = Delay_reg_re[312];
  assign Delay_reg_next_im[313] = Delay_reg_im[312];
  assign Delay_reg_next_re[314] = Delay_reg_re[313];
  assign Delay_reg_next_im[314] = Delay_reg_im[313];
  assign Delay_reg_next_re[315] = Delay_reg_re[314];
  assign Delay_reg_next_im[315] = Delay_reg_im[314];
  assign Delay_reg_next_re[316] = Delay_reg_re[315];
  assign Delay_reg_next_im[316] = Delay_reg_im[315];
  assign Delay_reg_next_re[317] = Delay_reg_re[316];
  assign Delay_reg_next_im[317] = Delay_reg_im[316];
  assign Delay_reg_next_re[318] = Delay_reg_re[317];
  assign Delay_reg_next_im[318] = Delay_reg_im[317];
  assign Delay_reg_next_re[319] = Delay_reg_re[318];
  assign Delay_reg_next_im[319] = Delay_reg_im[318];
  assign Delay_reg_next_re[320] = Delay_reg_re[319];
  assign Delay_reg_next_im[320] = Delay_reg_im[319];
  assign Delay_reg_next_re[321] = Delay_reg_re[320];
  assign Delay_reg_next_im[321] = Delay_reg_im[320];
  assign Delay_reg_next_re[322] = Delay_reg_re[321];
  assign Delay_reg_next_im[322] = Delay_reg_im[321];
  assign Delay_reg_next_re[323] = Delay_reg_re[322];
  assign Delay_reg_next_im[323] = Delay_reg_im[322];
  assign Delay_reg_next_re[324] = Delay_reg_re[323];
  assign Delay_reg_next_im[324] = Delay_reg_im[323];
  assign Delay_reg_next_re[325] = Delay_reg_re[324];
  assign Delay_reg_next_im[325] = Delay_reg_im[324];
  assign Delay_reg_next_re[326] = Delay_reg_re[325];
  assign Delay_reg_next_im[326] = Delay_reg_im[325];
  assign Delay_reg_next_re[327] = Delay_reg_re[326];
  assign Delay_reg_next_im[327] = Delay_reg_im[326];
  assign Delay_reg_next_re[328] = Delay_reg_re[327];
  assign Delay_reg_next_im[328] = Delay_reg_im[327];
  assign Delay_reg_next_re[329] = Delay_reg_re[328];
  assign Delay_reg_next_im[329] = Delay_reg_im[328];
  assign Delay_reg_next_re[330] = Delay_reg_re[329];
  assign Delay_reg_next_im[330] = Delay_reg_im[329];
  assign Delay_reg_next_re[331] = Delay_reg_re[330];
  assign Delay_reg_next_im[331] = Delay_reg_im[330];
  assign Delay_reg_next_re[332] = Delay_reg_re[331];
  assign Delay_reg_next_im[332] = Delay_reg_im[331];
  assign Delay_reg_next_re[333] = Delay_reg_re[332];
  assign Delay_reg_next_im[333] = Delay_reg_im[332];
  assign Delay_reg_next_re[334] = Delay_reg_re[333];
  assign Delay_reg_next_im[334] = Delay_reg_im[333];
  assign Delay_reg_next_re[335] = Delay_reg_re[334];
  assign Delay_reg_next_im[335] = Delay_reg_im[334];
  assign Delay_reg_next_re[336] = Delay_reg_re[335];
  assign Delay_reg_next_im[336] = Delay_reg_im[335];
  assign Delay_reg_next_re[337] = Delay_reg_re[336];
  assign Delay_reg_next_im[337] = Delay_reg_im[336];
  assign Delay_reg_next_re[338] = Delay_reg_re[337];
  assign Delay_reg_next_im[338] = Delay_reg_im[337];
  assign Delay_reg_next_re[339] = Delay_reg_re[338];
  assign Delay_reg_next_im[339] = Delay_reg_im[338];
  assign Delay_reg_next_re[340] = Delay_reg_re[339];
  assign Delay_reg_next_im[340] = Delay_reg_im[339];
  assign Delay_reg_next_re[341] = Delay_reg_re[340];
  assign Delay_reg_next_im[341] = Delay_reg_im[340];
  assign Delay_reg_next_re[342] = Delay_reg_re[341];
  assign Delay_reg_next_im[342] = Delay_reg_im[341];
  assign Delay_reg_next_re[343] = Delay_reg_re[342];
  assign Delay_reg_next_im[343] = Delay_reg_im[342];
  assign Delay_reg_next_re[344] = Delay_reg_re[343];
  assign Delay_reg_next_im[344] = Delay_reg_im[343];
  assign Delay_reg_next_re[345] = Delay_reg_re[344];
  assign Delay_reg_next_im[345] = Delay_reg_im[344];
  assign Delay_reg_next_re[346] = Delay_reg_re[345];
  assign Delay_reg_next_im[346] = Delay_reg_im[345];
  assign Delay_reg_next_re[347] = Delay_reg_re[346];
  assign Delay_reg_next_im[347] = Delay_reg_im[346];
  assign Delay_reg_next_re[348] = Delay_reg_re[347];
  assign Delay_reg_next_im[348] = Delay_reg_im[347];
  assign Delay_reg_next_re[349] = Delay_reg_re[348];
  assign Delay_reg_next_im[349] = Delay_reg_im[348];
  assign Delay_reg_next_re[350] = Delay_reg_re[349];
  assign Delay_reg_next_im[350] = Delay_reg_im[349];
  assign Delay_reg_next_re[351] = Delay_reg_re[350];
  assign Delay_reg_next_im[351] = Delay_reg_im[350];
  assign Delay_reg_next_re[352] = Delay_reg_re[351];
  assign Delay_reg_next_im[352] = Delay_reg_im[351];
  assign Delay_reg_next_re[353] = Delay_reg_re[352];
  assign Delay_reg_next_im[353] = Delay_reg_im[352];
  assign Delay_reg_next_re[354] = Delay_reg_re[353];
  assign Delay_reg_next_im[354] = Delay_reg_im[353];
  assign Delay_reg_next_re[355] = Delay_reg_re[354];
  assign Delay_reg_next_im[355] = Delay_reg_im[354];
  assign Delay_reg_next_re[356] = Delay_reg_re[355];
  assign Delay_reg_next_im[356] = Delay_reg_im[355];
  assign Delay_reg_next_re[357] = Delay_reg_re[356];
  assign Delay_reg_next_im[357] = Delay_reg_im[356];
  assign Delay_reg_next_re[358] = Delay_reg_re[357];
  assign Delay_reg_next_im[358] = Delay_reg_im[357];
  assign Delay_reg_next_re[359] = Delay_reg_re[358];
  assign Delay_reg_next_im[359] = Delay_reg_im[358];
  assign Delay_reg_next_re[360] = Delay_reg_re[359];
  assign Delay_reg_next_im[360] = Delay_reg_im[359];
  assign Delay_reg_next_re[361] = Delay_reg_re[360];
  assign Delay_reg_next_im[361] = Delay_reg_im[360];
  assign Delay_reg_next_re[362] = Delay_reg_re[361];
  assign Delay_reg_next_im[362] = Delay_reg_im[361];
  assign Delay_reg_next_re[363] = Delay_reg_re[362];
  assign Delay_reg_next_im[363] = Delay_reg_im[362];
  assign Delay_reg_next_re[364] = Delay_reg_re[363];
  assign Delay_reg_next_im[364] = Delay_reg_im[363];
  assign Delay_reg_next_re[365] = Delay_reg_re[364];
  assign Delay_reg_next_im[365] = Delay_reg_im[364];
  assign Delay_reg_next_re[366] = Delay_reg_re[365];
  assign Delay_reg_next_im[366] = Delay_reg_im[365];
  assign Delay_reg_next_re[367] = Delay_reg_re[366];
  assign Delay_reg_next_im[367] = Delay_reg_im[366];
  assign Delay_reg_next_re[368] = Delay_reg_re[367];
  assign Delay_reg_next_im[368] = Delay_reg_im[367];
  assign Delay_reg_next_re[369] = Delay_reg_re[368];
  assign Delay_reg_next_im[369] = Delay_reg_im[368];
  assign Delay_reg_next_re[370] = Delay_reg_re[369];
  assign Delay_reg_next_im[370] = Delay_reg_im[369];
  assign Delay_reg_next_re[371] = Delay_reg_re[370];
  assign Delay_reg_next_im[371] = Delay_reg_im[370];
  assign Delay_reg_next_re[372] = Delay_reg_re[371];
  assign Delay_reg_next_im[372] = Delay_reg_im[371];
  assign Delay_reg_next_re[373] = Delay_reg_re[372];
  assign Delay_reg_next_im[373] = Delay_reg_im[372];
  assign Delay_reg_next_re[374] = Delay_reg_re[373];
  assign Delay_reg_next_im[374] = Delay_reg_im[373];
  assign Delay_reg_next_re[375] = Delay_reg_re[374];
  assign Delay_reg_next_im[375] = Delay_reg_im[374];
  assign Delay_reg_next_re[376] = Delay_reg_re[375];
  assign Delay_reg_next_im[376] = Delay_reg_im[375];
  assign Delay_reg_next_re[377] = Delay_reg_re[376];
  assign Delay_reg_next_im[377] = Delay_reg_im[376];
  assign Delay_reg_next_re[378] = Delay_reg_re[377];
  assign Delay_reg_next_im[378] = Delay_reg_im[377];
  assign Delay_reg_next_re[379] = Delay_reg_re[378];
  assign Delay_reg_next_im[379] = Delay_reg_im[378];
  assign Delay_reg_next_re[380] = Delay_reg_re[379];
  assign Delay_reg_next_im[380] = Delay_reg_im[379];
  assign Delay_reg_next_re[381] = Delay_reg_re[380];
  assign Delay_reg_next_im[381] = Delay_reg_im[380];
  assign Delay_reg_next_re[382] = Delay_reg_re[381];
  assign Delay_reg_next_im[382] = Delay_reg_im[381];
  assign Delay_reg_next_re[383] = Delay_reg_re[382];
  assign Delay_reg_next_im[383] = Delay_reg_im[382];
  assign Delay_reg_next_re[384] = Delay_reg_re[383];
  assign Delay_reg_next_im[384] = Delay_reg_im[383];
  assign Delay_reg_next_re[385] = Delay_reg_re[384];
  assign Delay_reg_next_im[385] = Delay_reg_im[384];
  assign Delay_reg_next_re[386] = Delay_reg_re[385];
  assign Delay_reg_next_im[386] = Delay_reg_im[385];
  assign Delay_reg_next_re[387] = Delay_reg_re[386];
  assign Delay_reg_next_im[387] = Delay_reg_im[386];
  assign Delay_reg_next_re[388] = Delay_reg_re[387];
  assign Delay_reg_next_im[388] = Delay_reg_im[387];
  assign Delay_reg_next_re[389] = Delay_reg_re[388];
  assign Delay_reg_next_im[389] = Delay_reg_im[388];
  assign Delay_reg_next_re[390] = Delay_reg_re[389];
  assign Delay_reg_next_im[390] = Delay_reg_im[389];
  assign Delay_reg_next_re[391] = Delay_reg_re[390];
  assign Delay_reg_next_im[391] = Delay_reg_im[390];
  assign Delay_reg_next_re[392] = Delay_reg_re[391];
  assign Delay_reg_next_im[392] = Delay_reg_im[391];
  assign Delay_reg_next_re[393] = Delay_reg_re[392];
  assign Delay_reg_next_im[393] = Delay_reg_im[392];
  assign Delay_reg_next_re[394] = Delay_reg_re[393];
  assign Delay_reg_next_im[394] = Delay_reg_im[393];
  assign Delay_reg_next_re[395] = Delay_reg_re[394];
  assign Delay_reg_next_im[395] = Delay_reg_im[394];
  assign Delay_reg_next_re[396] = Delay_reg_re[395];
  assign Delay_reg_next_im[396] = Delay_reg_im[395];
  assign Delay_reg_next_re[397] = Delay_reg_re[396];
  assign Delay_reg_next_im[397] = Delay_reg_im[396];
  assign Delay_reg_next_re[398] = Delay_reg_re[397];
  assign Delay_reg_next_im[398] = Delay_reg_im[397];
  assign Delay_reg_next_re[399] = Delay_reg_re[398];
  assign Delay_reg_next_im[399] = Delay_reg_im[398];
  assign Delay_reg_next_re[400] = Delay_reg_re[399];
  assign Delay_reg_next_im[400] = Delay_reg_im[399];
  assign Delay_reg_next_re[401] = Delay_reg_re[400];
  assign Delay_reg_next_im[401] = Delay_reg_im[400];
  assign Delay_reg_next_re[402] = Delay_reg_re[401];
  assign Delay_reg_next_im[402] = Delay_reg_im[401];
  assign Delay_reg_next_re[403] = Delay_reg_re[402];
  assign Delay_reg_next_im[403] = Delay_reg_im[402];
  assign Delay_reg_next_re[404] = Delay_reg_re[403];
  assign Delay_reg_next_im[404] = Delay_reg_im[403];
  assign Delay_reg_next_re[405] = Delay_reg_re[404];
  assign Delay_reg_next_im[405] = Delay_reg_im[404];
  assign Delay_reg_next_re[406] = Delay_reg_re[405];
  assign Delay_reg_next_im[406] = Delay_reg_im[405];
  assign Delay_reg_next_re[407] = Delay_reg_re[406];
  assign Delay_reg_next_im[407] = Delay_reg_im[406];
  assign Delay_reg_next_re[408] = Delay_reg_re[407];
  assign Delay_reg_next_im[408] = Delay_reg_im[407];
  assign Delay_reg_next_re[409] = Delay_reg_re[408];
  assign Delay_reg_next_im[409] = Delay_reg_im[408];
  assign Delay_reg_next_re[410] = Delay_reg_re[409];
  assign Delay_reg_next_im[410] = Delay_reg_im[409];
  assign Delay_reg_next_re[411] = Delay_reg_re[410];
  assign Delay_reg_next_im[411] = Delay_reg_im[410];
  assign Delay_reg_next_re[412] = Delay_reg_re[411];
  assign Delay_reg_next_im[412] = Delay_reg_im[411];
  assign Delay_reg_next_re[413] = Delay_reg_re[412];
  assign Delay_reg_next_im[413] = Delay_reg_im[412];
  assign Delay_reg_next_re[414] = Delay_reg_re[413];
  assign Delay_reg_next_im[414] = Delay_reg_im[413];
  assign Delay_reg_next_re[415] = Delay_reg_re[414];
  assign Delay_reg_next_im[415] = Delay_reg_im[414];
  assign Delay_reg_next_re[416] = Delay_reg_re[415];
  assign Delay_reg_next_im[416] = Delay_reg_im[415];
  assign Delay_reg_next_re[417] = Delay_reg_re[416];
  assign Delay_reg_next_im[417] = Delay_reg_im[416];
  assign Delay_reg_next_re[418] = Delay_reg_re[417];
  assign Delay_reg_next_im[418] = Delay_reg_im[417];
  assign Delay_reg_next_re[419] = Delay_reg_re[418];
  assign Delay_reg_next_im[419] = Delay_reg_im[418];
  assign Delay_reg_next_re[420] = Delay_reg_re[419];
  assign Delay_reg_next_im[420] = Delay_reg_im[419];
  assign Delay_reg_next_re[421] = Delay_reg_re[420];
  assign Delay_reg_next_im[421] = Delay_reg_im[420];
  assign Delay_reg_next_re[422] = Delay_reg_re[421];
  assign Delay_reg_next_im[422] = Delay_reg_im[421];
  assign Delay_reg_next_re[423] = Delay_reg_re[422];
  assign Delay_reg_next_im[423] = Delay_reg_im[422];
  assign Delay_reg_next_re[424] = Delay_reg_re[423];
  assign Delay_reg_next_im[424] = Delay_reg_im[423];
  assign Delay_reg_next_re[425] = Delay_reg_re[424];
  assign Delay_reg_next_im[425] = Delay_reg_im[424];
  assign Delay_reg_next_re[426] = Delay_reg_re[425];
  assign Delay_reg_next_im[426] = Delay_reg_im[425];
  assign Delay_reg_next_re[427] = Delay_reg_re[426];
  assign Delay_reg_next_im[427] = Delay_reg_im[426];
  assign Delay_reg_next_re[428] = Delay_reg_re[427];
  assign Delay_reg_next_im[428] = Delay_reg_im[427];
  assign Delay_reg_next_re[429] = Delay_reg_re[428];
  assign Delay_reg_next_im[429] = Delay_reg_im[428];
  assign Delay_reg_next_re[430] = Delay_reg_re[429];
  assign Delay_reg_next_im[430] = Delay_reg_im[429];
  assign Delay_reg_next_re[431] = Delay_reg_re[430];
  assign Delay_reg_next_im[431] = Delay_reg_im[430];
  assign Delay_reg_next_re[432] = Delay_reg_re[431];
  assign Delay_reg_next_im[432] = Delay_reg_im[431];
  assign Delay_reg_next_re[433] = Delay_reg_re[432];
  assign Delay_reg_next_im[433] = Delay_reg_im[432];
  assign Delay_reg_next_re[434] = Delay_reg_re[433];
  assign Delay_reg_next_im[434] = Delay_reg_im[433];
  assign Delay_reg_next_re[435] = Delay_reg_re[434];
  assign Delay_reg_next_im[435] = Delay_reg_im[434];
  assign Delay_reg_next_re[436] = Delay_reg_re[435];
  assign Delay_reg_next_im[436] = Delay_reg_im[435];
  assign Delay_reg_next_re[437] = Delay_reg_re[436];
  assign Delay_reg_next_im[437] = Delay_reg_im[436];
  assign Delay_reg_next_re[438] = Delay_reg_re[437];
  assign Delay_reg_next_im[438] = Delay_reg_im[437];
  assign Delay_reg_next_re[439] = Delay_reg_re[438];
  assign Delay_reg_next_im[439] = Delay_reg_im[438];
  assign Delay_reg_next_re[440] = Delay_reg_re[439];
  assign Delay_reg_next_im[440] = Delay_reg_im[439];
  assign Delay_reg_next_re[441] = Delay_reg_re[440];
  assign Delay_reg_next_im[441] = Delay_reg_im[440];
  assign Delay_reg_next_re[442] = Delay_reg_re[441];
  assign Delay_reg_next_im[442] = Delay_reg_im[441];
  assign Delay_reg_next_re[443] = Delay_reg_re[442];
  assign Delay_reg_next_im[443] = Delay_reg_im[442];
  assign Delay_reg_next_re[444] = Delay_reg_re[443];
  assign Delay_reg_next_im[444] = Delay_reg_im[443];
  assign Delay_reg_next_re[445] = Delay_reg_re[444];
  assign Delay_reg_next_im[445] = Delay_reg_im[444];
  assign Delay_reg_next_re[446] = Delay_reg_re[445];
  assign Delay_reg_next_im[446] = Delay_reg_im[445];
  assign Delay_reg_next_re[447] = Delay_reg_re[446];
  assign Delay_reg_next_im[447] = Delay_reg_im[446];
  assign Delay_reg_next_re[448] = Delay_reg_re[447];
  assign Delay_reg_next_im[448] = Delay_reg_im[447];
  assign Delay_reg_next_re[449] = Delay_reg_re[448];
  assign Delay_reg_next_im[449] = Delay_reg_im[448];
  assign Delay_reg_next_re[450] = Delay_reg_re[449];
  assign Delay_reg_next_im[450] = Delay_reg_im[449];
  assign Delay_reg_next_re[451] = Delay_reg_re[450];
  assign Delay_reg_next_im[451] = Delay_reg_im[450];
  assign Delay_reg_next_re[452] = Delay_reg_re[451];
  assign Delay_reg_next_im[452] = Delay_reg_im[451];
  assign Delay_reg_next_re[453] = Delay_reg_re[452];
  assign Delay_reg_next_im[453] = Delay_reg_im[452];
  assign Delay_reg_next_re[454] = Delay_reg_re[453];
  assign Delay_reg_next_im[454] = Delay_reg_im[453];
  assign Delay_reg_next_re[455] = Delay_reg_re[454];
  assign Delay_reg_next_im[455] = Delay_reg_im[454];
  assign Delay_reg_next_re[456] = Delay_reg_re[455];
  assign Delay_reg_next_im[456] = Delay_reg_im[455];
  assign Delay_reg_next_re[457] = Delay_reg_re[456];
  assign Delay_reg_next_im[457] = Delay_reg_im[456];
  assign Delay_reg_next_re[458] = Delay_reg_re[457];
  assign Delay_reg_next_im[458] = Delay_reg_im[457];
  assign Delay_reg_next_re[459] = Delay_reg_re[458];
  assign Delay_reg_next_im[459] = Delay_reg_im[458];
  assign Delay_reg_next_re[460] = Delay_reg_re[459];
  assign Delay_reg_next_im[460] = Delay_reg_im[459];
  assign Delay_reg_next_re[461] = Delay_reg_re[460];
  assign Delay_reg_next_im[461] = Delay_reg_im[460];
  assign Delay_reg_next_re[462] = Delay_reg_re[461];
  assign Delay_reg_next_im[462] = Delay_reg_im[461];
  assign Delay_reg_next_re[463] = Delay_reg_re[462];
  assign Delay_reg_next_im[463] = Delay_reg_im[462];
  assign Delay_reg_next_re[464] = Delay_reg_re[463];
  assign Delay_reg_next_im[464] = Delay_reg_im[463];
  assign Delay_reg_next_re[465] = Delay_reg_re[464];
  assign Delay_reg_next_im[465] = Delay_reg_im[464];
  assign Delay_reg_next_re[466] = Delay_reg_re[465];
  assign Delay_reg_next_im[466] = Delay_reg_im[465];
  assign Delay_reg_next_re[467] = Delay_reg_re[466];
  assign Delay_reg_next_im[467] = Delay_reg_im[466];
  assign Delay_reg_next_re[468] = Delay_reg_re[467];
  assign Delay_reg_next_im[468] = Delay_reg_im[467];
  assign Delay_reg_next_re[469] = Delay_reg_re[468];
  assign Delay_reg_next_im[469] = Delay_reg_im[468];
  assign Delay_reg_next_re[470] = Delay_reg_re[469];
  assign Delay_reg_next_im[470] = Delay_reg_im[469];
  assign Delay_reg_next_re[471] = Delay_reg_re[470];
  assign Delay_reg_next_im[471] = Delay_reg_im[470];
  assign Delay_reg_next_re[472] = Delay_reg_re[471];
  assign Delay_reg_next_im[472] = Delay_reg_im[471];
  assign Delay_reg_next_re[473] = Delay_reg_re[472];
  assign Delay_reg_next_im[473] = Delay_reg_im[472];
  assign Delay_reg_next_re[474] = Delay_reg_re[473];
  assign Delay_reg_next_im[474] = Delay_reg_im[473];
  assign Delay_reg_next_re[475] = Delay_reg_re[474];
  assign Delay_reg_next_im[475] = Delay_reg_im[474];
  assign Delay_reg_next_re[476] = Delay_reg_re[475];
  assign Delay_reg_next_im[476] = Delay_reg_im[475];
  assign Delay_reg_next_re[477] = Delay_reg_re[476];
  assign Delay_reg_next_im[477] = Delay_reg_im[476];
  assign Delay_reg_next_re[478] = Delay_reg_re[477];
  assign Delay_reg_next_im[478] = Delay_reg_im[477];
  assign Delay_reg_next_re[479] = Delay_reg_re[478];
  assign Delay_reg_next_im[479] = Delay_reg_im[478];
  assign Delay_reg_next_re[480] = Delay_reg_re[479];
  assign Delay_reg_next_im[480] = Delay_reg_im[479];
  assign Delay_reg_next_re[481] = Delay_reg_re[480];
  assign Delay_reg_next_im[481] = Delay_reg_im[480];
  assign Delay_reg_next_re[482] = Delay_reg_re[481];
  assign Delay_reg_next_im[482] = Delay_reg_im[481];
  assign Delay_reg_next_re[483] = Delay_reg_re[482];
  assign Delay_reg_next_im[483] = Delay_reg_im[482];
  assign Delay_reg_next_re[484] = Delay_reg_re[483];
  assign Delay_reg_next_im[484] = Delay_reg_im[483];
  assign Delay_reg_next_re[485] = Delay_reg_re[484];
  assign Delay_reg_next_im[485] = Delay_reg_im[484];
  assign Delay_reg_next_re[486] = Delay_reg_re[485];
  assign Delay_reg_next_im[486] = Delay_reg_im[485];
  assign Delay_reg_next_re[487] = Delay_reg_re[486];
  assign Delay_reg_next_im[487] = Delay_reg_im[486];
  assign Delay_reg_next_re[488] = Delay_reg_re[487];
  assign Delay_reg_next_im[488] = Delay_reg_im[487];
  assign Delay_reg_next_re[489] = Delay_reg_re[488];
  assign Delay_reg_next_im[489] = Delay_reg_im[488];
  assign Delay_reg_next_re[490] = Delay_reg_re[489];
  assign Delay_reg_next_im[490] = Delay_reg_im[489];
  assign Delay_reg_next_re[491] = Delay_reg_re[490];
  assign Delay_reg_next_im[491] = Delay_reg_im[490];
  assign Delay_reg_next_re[492] = Delay_reg_re[491];
  assign Delay_reg_next_im[492] = Delay_reg_im[491];
  assign Delay_reg_next_re[493] = Delay_reg_re[492];
  assign Delay_reg_next_im[493] = Delay_reg_im[492];
  assign Delay_reg_next_re[494] = Delay_reg_re[493];
  assign Delay_reg_next_im[494] = Delay_reg_im[493];
  assign Delay_reg_next_re[495] = Delay_reg_re[494];
  assign Delay_reg_next_im[495] = Delay_reg_im[494];
  assign Delay_reg_next_re[496] = Delay_reg_re[495];
  assign Delay_reg_next_im[496] = Delay_reg_im[495];
  assign Delay_reg_next_re[497] = Delay_reg_re[496];
  assign Delay_reg_next_im[497] = Delay_reg_im[496];
  assign Delay_reg_next_re[498] = Delay_reg_re[497];
  assign Delay_reg_next_im[498] = Delay_reg_im[497];
  assign Delay_reg_next_re[499] = Delay_reg_re[498];
  assign Delay_reg_next_im[499] = Delay_reg_im[498];
  assign Delay_reg_next_re[500] = Delay_reg_re[499];
  assign Delay_reg_next_im[500] = Delay_reg_im[499];
  assign Delay_reg_next_re[501] = Delay_reg_re[500];
  assign Delay_reg_next_im[501] = Delay_reg_im[500];
  assign Delay_reg_next_re[502] = Delay_reg_re[501];
  assign Delay_reg_next_im[502] = Delay_reg_im[501];
  assign Delay_reg_next_re[503] = Delay_reg_re[502];
  assign Delay_reg_next_im[503] = Delay_reg_im[502];
  assign Delay_reg_next_re[504] = Delay_reg_re[503];
  assign Delay_reg_next_im[504] = Delay_reg_im[503];
  assign Delay_reg_next_re[505] = Delay_reg_re[504];
  assign Delay_reg_next_im[505] = Delay_reg_im[504];
  assign Delay_reg_next_re[506] = Delay_reg_re[505];
  assign Delay_reg_next_im[506] = Delay_reg_im[505];
  assign Delay_reg_next_re[507] = Delay_reg_re[506];
  assign Delay_reg_next_im[507] = Delay_reg_im[506];
  assign Delay_reg_next_re[508] = Delay_reg_re[507];
  assign Delay_reg_next_im[508] = Delay_reg_im[507];
  assign Delay_reg_next_re[509] = Delay_reg_re[508];
  assign Delay_reg_next_im[509] = Delay_reg_im[508];
  assign Delay_reg_next_re[510] = Delay_reg_re[509];
  assign Delay_reg_next_im[510] = Delay_reg_im[509];
  assign Delay_reg_next_re[511] = Delay_reg_re[510];
  assign Delay_reg_next_im[511] = Delay_reg_im[510];



  assign Data_Type_Conversion2_out1_re = {1'b0, {Delay_out1_re, 7'b0000000}};
  assign Data_Type_Conversion2_out1_im = {1'b0, {Delay_out1_im, 7'b0000000}};



  assign switch_compare_1_1 = Compare_To_Constant_out1 > 1'b0;



  assign Switch1_out1_re = (switch_compare_1_1 == 1'b0 ? DATA_B_re :
              Constant4_out1);
  assign Switch1_out1_im = (switch_compare_1_1 == 1'b0 ? DATA_B_im :
              Constant5_out1);



  assign Data_Type_Conversion1_out1_re = {1'b0, {Switch1_out1_re, 7'b0000000}};
  assign Data_Type_Conversion1_out1_im = {1'b0, {Switch1_out1_im, 7'b0000000}};



  assign Bit_Slice_out1 = HDL_Counter_out1[8:0];



  assign Constant7_out1[0] = 10'b0111111111;
  assign Constant7_out1[1] = 10'b0011111111;
  assign Constant7_out1[2] = 10'b0001111111;
  assign Constant7_out1[3] = 10'b0000111111;
  assign Constant7_out1[4] = 10'b0000011111;
  assign Constant7_out1[5] = 10'b0000001111;
  assign Constant7_out1[6] = 10'b0000000111;
  assign Constant7_out1[7] = 10'b0000000011;



  assign For_Each_Subsystem1_out1_7 = For_Each_Subsystem1_out1[7];

  assign For_Each_Subsystem1_out1_6 = For_Each_Subsystem1_out1[6];

  assign For_Each_Subsystem1_out1_5 = For_Each_Subsystem1_out1[5];

  assign For_Each_Subsystem1_out1_4 = For_Each_Subsystem1_out1[4];

  assign For_Each_Subsystem1_out1_3 = For_Each_Subsystem1_out1[3];

  assign For_Each_Subsystem1_out1_2 = For_Each_Subsystem1_out1[2];

  assign For_Each_Subsystem1_out1_1 = For_Each_Subsystem1_out1[1];

  assign For_Each_Subsystem1_out1_8[0] = For_Each_Subsystem1_out1_0;
  assign For_Each_Subsystem1_out1_8[1] = For_Each_Subsystem1_out1_1;
  assign For_Each_Subsystem1_out1_8[2] = For_Each_Subsystem1_out1_2;
  assign For_Each_Subsystem1_out1_8[3] = For_Each_Subsystem1_out1_3;
  assign For_Each_Subsystem1_out1_8[4] = For_Each_Subsystem1_out1_4;
  assign For_Each_Subsystem1_out1_8[5] = For_Each_Subsystem1_out1_5;
  assign For_Each_Subsystem1_out1_8[6] = For_Each_Subsystem1_out1_6;
  assign For_Each_Subsystem1_out1_8[7] = For_Each_Subsystem1_out1_7;

  always @(posedge clk or posedge reset)
    begin : Delay4_process
      if (reset == 1'b1) begin
        Delay4_bypass_delay[0] <= 9'b000000000;
        Delay4_bypass_delay[1] <= 9'b000000000;
        Delay4_bypass_delay[2] <= 9'b000000000;
        Delay4_bypass_delay[3] <= 9'b000000000;
        Delay4_bypass_delay[4] <= 9'b000000000;
        Delay4_bypass_delay[5] <= 9'b000000000;
        Delay4_bypass_delay[6] <= 9'b000000000;
        Delay4_bypass_delay[7] <= 9'b000000000;
        Delay4_reg[0] <= 9'b000000000;
        Delay4_reg[1] <= 9'b000000000;
        Delay4_reg[2] <= 9'b000000000;
        Delay4_reg[3] <= 9'b000000000;
        Delay4_reg[4] <= 9'b000000000;
        Delay4_reg[5] <= 9'b000000000;
        Delay4_reg[6] <= 9'b000000000;
        Delay4_reg[7] <= 9'b000000000;
      end
      else begin
        if (enb && ENA) begin
          Delay4_bypass_delay[0] <= Delay4_bypass_delay_next[0];
          Delay4_bypass_delay[1] <= Delay4_bypass_delay_next[1];
          Delay4_bypass_delay[2] <= Delay4_bypass_delay_next[2];
          Delay4_bypass_delay[3] <= Delay4_bypass_delay_next[3];
          Delay4_bypass_delay[4] <= Delay4_bypass_delay_next[4];
          Delay4_bypass_delay[5] <= Delay4_bypass_delay_next[5];
          Delay4_bypass_delay[6] <= Delay4_bypass_delay_next[6];
          Delay4_bypass_delay[7] <= Delay4_bypass_delay_next[7];
          Delay4_reg[0] <= Delay4_reg_next[0];
          Delay4_reg[1] <= Delay4_reg_next[1];
          Delay4_reg[2] <= Delay4_reg_next[2];
          Delay4_reg[3] <= Delay4_reg_next[3];
          Delay4_reg[4] <= Delay4_reg_next[4];
          Delay4_reg[5] <= Delay4_reg_next[5];
          Delay4_reg[6] <= Delay4_reg_next[6];
          Delay4_reg[7] <= Delay4_reg_next[7];
        end
      end
    end

  assign Delay4_out1[0] = (ENA == 1'b1 ? Delay4_reg[0] :
              Delay4_bypass_delay[0]);
  assign Delay4_out1[1] = (ENA == 1'b1 ? Delay4_reg[1] :
              Delay4_bypass_delay[1]);
  assign Delay4_out1[2] = (ENA == 1'b1 ? Delay4_reg[2] :
              Delay4_bypass_delay[2]);
  assign Delay4_out1[3] = (ENA == 1'b1 ? Delay4_reg[3] :
              Delay4_bypass_delay[3]);
  assign Delay4_out1[4] = (ENA == 1'b1 ? Delay4_reg[4] :
              Delay4_bypass_delay[4]);
  assign Delay4_out1[5] = (ENA == 1'b1 ? Delay4_reg[5] :
              Delay4_bypass_delay[5]);
  assign Delay4_out1[6] = (ENA == 1'b1 ? Delay4_reg[6] :
              Delay4_bypass_delay[6]);
  assign Delay4_out1[7] = (ENA == 1'b1 ? Delay4_reg[7] :
              Delay4_bypass_delay[7]);
  assign Delay4_bypass_delay_next[0] = Delay4_reg[0];
  assign Delay4_bypass_delay_next[1] = Delay4_reg[1];
  assign Delay4_bypass_delay_next[2] = Delay4_reg[2];
  assign Delay4_bypass_delay_next[3] = Delay4_reg[3];
  assign Delay4_bypass_delay_next[4] = Delay4_reg[4];
  assign Delay4_bypass_delay_next[5] = Delay4_reg[5];
  assign Delay4_bypass_delay_next[6] = Delay4_reg[6];
  assign Delay4_bypass_delay_next[7] = Delay4_reg[7];
  assign Delay4_reg_next[0] = For_Each_Subsystem1_out1_8[0];
  assign Delay4_reg_next[1] = For_Each_Subsystem1_out1_8[1];
  assign Delay4_reg_next[2] = For_Each_Subsystem1_out1_8[2];
  assign Delay4_reg_next[3] = For_Each_Subsystem1_out1_8[3];
  assign Delay4_reg_next[4] = For_Each_Subsystem1_out1_8[4];
  assign Delay4_reg_next[5] = For_Each_Subsystem1_out1_8[5];
  assign Delay4_reg_next[6] = For_Each_Subsystem1_out1_8[6];
  assign Delay4_reg_next[7] = For_Each_Subsystem1_out1_8[7];



  assign Vector_Concatenate2_out1[0] = Bit_Slice_out1;
  assign Vector_Concatenate2_out1[1] = Delay4_out1[0];
  assign Vector_Concatenate2_out1[2] = Delay4_out1[1];
  assign Vector_Concatenate2_out1[3] = Delay4_out1[2];
  assign Vector_Concatenate2_out1[4] = Delay4_out1[3];
  assign Vector_Concatenate2_out1[5] = Delay4_out1[4];
  assign Vector_Concatenate2_out1[6] = Delay4_out1[5];
  assign Vector_Concatenate2_out1[7] = Delay4_out1[6];

  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_bypass_delay[0] <= 9'b000000000;
        Delay3_bypass_delay[1] <= 9'b000000000;
        Delay3_bypass_delay[2] <= 9'b000000000;
        Delay3_bypass_delay[3] <= 9'b000000000;
        Delay3_bypass_delay[4] <= 9'b000000000;
        Delay3_bypass_delay[5] <= 9'b000000000;
        Delay3_bypass_delay[6] <= 9'b000000000;
        Delay3_bypass_delay[7] <= 9'b000000000;
        Delay3_reg[0] <= 9'b000000000;
        Delay3_reg[1] <= 9'b000000000;
        Delay3_reg[2] <= 9'b000000000;
        Delay3_reg[3] <= 9'b000000000;
        Delay3_reg[4] <= 9'b000000000;
        Delay3_reg[5] <= 9'b000000000;
        Delay3_reg[6] <= 9'b000000000;
        Delay3_reg[7] <= 9'b000000000;
      end
      else begin
        if (enb && ENA) begin
          Delay3_bypass_delay[0] <= Delay3_bypass_delay_next[0];
          Delay3_bypass_delay[1] <= Delay3_bypass_delay_next[1];
          Delay3_bypass_delay[2] <= Delay3_bypass_delay_next[2];
          Delay3_bypass_delay[3] <= Delay3_bypass_delay_next[3];
          Delay3_bypass_delay[4] <= Delay3_bypass_delay_next[4];
          Delay3_bypass_delay[5] <= Delay3_bypass_delay_next[5];
          Delay3_bypass_delay[6] <= Delay3_bypass_delay_next[6];
          Delay3_bypass_delay[7] <= Delay3_bypass_delay_next[7];
          Delay3_reg[0] <= Delay3_reg_next[0];
          Delay3_reg[1] <= Delay3_reg_next[1];
          Delay3_reg[2] <= Delay3_reg_next[2];
          Delay3_reg[3] <= Delay3_reg_next[3];
          Delay3_reg[4] <= Delay3_reg_next[4];
          Delay3_reg[5] <= Delay3_reg_next[5];
          Delay3_reg[6] <= Delay3_reg_next[6];
          Delay3_reg[7] <= Delay3_reg_next[7];
        end
      end
    end

  assign Delay3_out1[0] = (ENA == 1'b1 ? Delay3_reg[0] :
              Delay3_bypass_delay[0]);
  assign Delay3_out1[1] = (ENA == 1'b1 ? Delay3_reg[1] :
              Delay3_bypass_delay[1]);
  assign Delay3_out1[2] = (ENA == 1'b1 ? Delay3_reg[2] :
              Delay3_bypass_delay[2]);
  assign Delay3_out1[3] = (ENA == 1'b1 ? Delay3_reg[3] :
              Delay3_bypass_delay[3]);
  assign Delay3_out1[4] = (ENA == 1'b1 ? Delay3_reg[4] :
              Delay3_bypass_delay[4]);
  assign Delay3_out1[5] = (ENA == 1'b1 ? Delay3_reg[5] :
              Delay3_bypass_delay[5]);
  assign Delay3_out1[6] = (ENA == 1'b1 ? Delay3_reg[6] :
              Delay3_bypass_delay[6]);
  assign Delay3_out1[7] = (ENA == 1'b1 ? Delay3_reg[7] :
              Delay3_bypass_delay[7]);
  assign Delay3_bypass_delay_next[0] = Delay3_reg[0];
  assign Delay3_bypass_delay_next[1] = Delay3_reg[1];
  assign Delay3_bypass_delay_next[2] = Delay3_reg[2];
  assign Delay3_bypass_delay_next[3] = Delay3_reg[3];
  assign Delay3_bypass_delay_next[4] = Delay3_reg[4];
  assign Delay3_bypass_delay_next[5] = Delay3_reg[5];
  assign Delay3_bypass_delay_next[6] = Delay3_reg[6];
  assign Delay3_bypass_delay_next[7] = Delay3_reg[7];
  assign Delay3_reg_next[0] = Vector_Concatenate2_out1[0];
  assign Delay3_reg_next[1] = Vector_Concatenate2_out1[1];
  assign Delay3_reg_next[2] = Vector_Concatenate2_out1[2];
  assign Delay3_reg_next[3] = Vector_Concatenate2_out1[3];
  assign Delay3_reg_next[4] = Vector_Concatenate2_out1[4];
  assign Delay3_reg_next[5] = Vector_Concatenate2_out1[5];
  assign Delay3_reg_next[6] = Vector_Concatenate2_out1[6];
  assign Delay3_reg_next[7] = Vector_Concatenate2_out1[7];



  generate
    genvar k1;
    for(k1 = 0; k1 < 8; k1 = k1 + 1) begin : GEN_LABEL1
      For_Each_Subsystem1 u_For_Each_Subsystem1 (.clk(clk),
                                                 .reset(reset),
                                                 .enb(enb),
                                                 .DATA_DELAY(Delay3_out1[k1]),  // ufix9
                                                 .DELAY_CAUNT(Constant7_out1[k1]),  // ufix10
                                                 .ENA(ENA),
                                                 .COUNT(For_Each_Subsystem1_out1[k1])  // ufix9
                                                 );
    end
  endgenerate

  assign For_Each_Subsystem1_out1_0 = For_Each_Subsystem1_out1[0];

  assign Constant_out1[0] = 10'b0011111111;
  assign Constant_out1[1] = 10'b0001111111;
  assign Constant_out1[2] = 10'b0000111111;
  assign Constant_out1[3] = 10'b0000011111;
  assign Constant_out1[4] = 10'b0000001111;
  assign Constant_out1[5] = 10'b0000000111;
  assign Constant_out1[6] = 10'b0000000011;
  assign Constant_out1[7] = 10'b0000000001;



  assign Constant1_out1[0] = 10'b0000000000;
  assign Constant1_out1[1] = 10'b0000000001;
  assign Constant1_out1[2] = 10'b0000000010;
  assign Constant1_out1[3] = 10'b0000000011;
  assign Constant1_out1[4] = 10'b0000000100;
  assign Constant1_out1[5] = 10'b0000000101;
  assign Constant1_out1[6] = 10'b0000000110;
  assign Constant1_out1[7] = 10'b0000000111;



  assign REGA_im_1[0] = REGA_im[0];
  assign REGA_im_1[1] = REGA_im[1];
  assign REGA_im_1[2] = REGA_im[2];
  assign REGA_im_1[3] = REGA_im[3];
  assign REGA_im_1[4] = REGA_im[4];
  assign REGA_im_1[5] = REGA_im[5];
  assign REGA_im_1[6] = REGA_im[6];
  assign REGA_im_1[7] = REGA_im[7];

  assign Subsystem_out2_im[0] = Subsystem_out2_im_0;
  assign Subsystem_out2_im[1] = Subsystem_out2_im_1;
  assign Subsystem_out2_im[2] = Subsystem_out2_im_2;
  assign Subsystem_out2_im[3] = Subsystem_out2_im_3;
  assign Subsystem_out2_im[4] = Subsystem_out2_im_4;
  assign Subsystem_out2_im[5] = Subsystem_out2_im_5;
  assign Subsystem_out2_im[6] = Subsystem_out2_im_6;
  assign Subsystem_out2_im[7] = Subsystem_out2_im_7;

  assign Subsystem_out2_re[0] = Subsystem_out2_re_0;
  assign Subsystem_out2_re[1] = Subsystem_out2_re_1;
  assign Subsystem_out2_re[2] = Subsystem_out2_re_2;
  assign Subsystem_out2_re[3] = Subsystem_out2_re_3;
  assign Subsystem_out2_re[4] = Subsystem_out2_re_4;
  assign Subsystem_out2_re[5] = Subsystem_out2_re_5;
  assign Subsystem_out2_re[6] = Subsystem_out2_re_6;
  assign Subsystem_out2_re[7] = Subsystem_out2_re_7;

  always @(posedge clk or posedge reset)
    begin : Delay1_process
      if (reset == 1'b1) begin
        Delay1_bypass_delay_re[0] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[0] <= 16'sb0000000000000000;
        Delay1_bypass_delay_re[1] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[1] <= 16'sb0000000000000000;
        Delay1_bypass_delay_re[2] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[2] <= 16'sb0000000000000000;
        Delay1_bypass_delay_re[3] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[3] <= 16'sb0000000000000000;
        Delay1_bypass_delay_re[4] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[4] <= 16'sb0000000000000000;
        Delay1_bypass_delay_re[5] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[5] <= 16'sb0000000000000000;
        Delay1_bypass_delay_re[6] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[6] <= 16'sb0000000000000000;
        Delay1_bypass_delay_re[7] <= 16'sb0000000000000000;
        Delay1_bypass_delay_im[7] <= 16'sb0000000000000000;
        Delay1_reg_re[0] <= 16'sb0000000000000000;
        Delay1_reg_im[0] <= 16'sb0000000000000000;
        Delay1_reg_re[1] <= 16'sb0000000000000000;
        Delay1_reg_im[1] <= 16'sb0000000000000000;
        Delay1_reg_re[2] <= 16'sb0000000000000000;
        Delay1_reg_im[2] <= 16'sb0000000000000000;
        Delay1_reg_re[3] <= 16'sb0000000000000000;
        Delay1_reg_im[3] <= 16'sb0000000000000000;
        Delay1_reg_re[4] <= 16'sb0000000000000000;
        Delay1_reg_im[4] <= 16'sb0000000000000000;
        Delay1_reg_re[5] <= 16'sb0000000000000000;
        Delay1_reg_im[5] <= 16'sb0000000000000000;
        Delay1_reg_re[6] <= 16'sb0000000000000000;
        Delay1_reg_im[6] <= 16'sb0000000000000000;
        Delay1_reg_re[7] <= 16'sb0000000000000000;
        Delay1_reg_im[7] <= 16'sb0000000000000000;
      end
      else begin
        if (enb && ENA) begin
          Delay1_bypass_delay_re[0] <= Delay1_bypass_delay_next_re[0];
          Delay1_bypass_delay_im[0] <= Delay1_bypass_delay_next_im[0];
          Delay1_bypass_delay_re[1] <= Delay1_bypass_delay_next_re[1];
          Delay1_bypass_delay_im[1] <= Delay1_bypass_delay_next_im[1];
          Delay1_bypass_delay_re[2] <= Delay1_bypass_delay_next_re[2];
          Delay1_bypass_delay_im[2] <= Delay1_bypass_delay_next_im[2];
          Delay1_bypass_delay_re[3] <= Delay1_bypass_delay_next_re[3];
          Delay1_bypass_delay_im[3] <= Delay1_bypass_delay_next_im[3];
          Delay1_bypass_delay_re[4] <= Delay1_bypass_delay_next_re[4];
          Delay1_bypass_delay_im[4] <= Delay1_bypass_delay_next_im[4];
          Delay1_bypass_delay_re[5] <= Delay1_bypass_delay_next_re[5];
          Delay1_bypass_delay_im[5] <= Delay1_bypass_delay_next_im[5];
          Delay1_bypass_delay_re[6] <= Delay1_bypass_delay_next_re[6];
          Delay1_bypass_delay_im[6] <= Delay1_bypass_delay_next_im[6];
          Delay1_bypass_delay_re[7] <= Delay1_bypass_delay_next_re[7];
          Delay1_bypass_delay_im[7] <= Delay1_bypass_delay_next_im[7];
          Delay1_reg_re[0] <= Delay1_reg_next_re[0];
          Delay1_reg_im[0] <= Delay1_reg_next_im[0];
          Delay1_reg_re[1] <= Delay1_reg_next_re[1];
          Delay1_reg_im[1] <= Delay1_reg_next_im[1];
          Delay1_reg_re[2] <= Delay1_reg_next_re[2];
          Delay1_reg_im[2] <= Delay1_reg_next_im[2];
          Delay1_reg_re[3] <= Delay1_reg_next_re[3];
          Delay1_reg_im[3] <= Delay1_reg_next_im[3];
          Delay1_reg_re[4] <= Delay1_reg_next_re[4];
          Delay1_reg_im[4] <= Delay1_reg_next_im[4];
          Delay1_reg_re[5] <= Delay1_reg_next_re[5];
          Delay1_reg_im[5] <= Delay1_reg_next_im[5];
          Delay1_reg_re[6] <= Delay1_reg_next_re[6];
          Delay1_reg_im[6] <= Delay1_reg_next_im[6];
          Delay1_reg_re[7] <= Delay1_reg_next_re[7];
          Delay1_reg_im[7] <= Delay1_reg_next_im[7];
        end
      end
    end

  assign Delay1_out1_re[0] = (ENA == 1'b1 ? Delay1_reg_re[0] :
              Delay1_bypass_delay_re[0]);
  assign Delay1_out1_re[1] = (ENA == 1'b1 ? Delay1_reg_re[1] :
              Delay1_bypass_delay_re[1]);
  assign Delay1_out1_re[2] = (ENA == 1'b1 ? Delay1_reg_re[2] :
              Delay1_bypass_delay_re[2]);
  assign Delay1_out1_re[3] = (ENA == 1'b1 ? Delay1_reg_re[3] :
              Delay1_bypass_delay_re[3]);
  assign Delay1_out1_re[4] = (ENA == 1'b1 ? Delay1_reg_re[4] :
              Delay1_bypass_delay_re[4]);
  assign Delay1_out1_re[5] = (ENA == 1'b1 ? Delay1_reg_re[5] :
              Delay1_bypass_delay_re[5]);
  assign Delay1_out1_re[6] = (ENA == 1'b1 ? Delay1_reg_re[6] :
              Delay1_bypass_delay_re[6]);
  assign Delay1_out1_re[7] = (ENA == 1'b1 ? Delay1_reg_re[7] :
              Delay1_bypass_delay_re[7]);
  assign Delay1_out1_im[0] = (ENA == 1'b1 ? Delay1_reg_im[0] :
              Delay1_bypass_delay_im[0]);
  assign Delay1_out1_im[1] = (ENA == 1'b1 ? Delay1_reg_im[1] :
              Delay1_bypass_delay_im[1]);
  assign Delay1_out1_im[2] = (ENA == 1'b1 ? Delay1_reg_im[2] :
              Delay1_bypass_delay_im[2]);
  assign Delay1_out1_im[3] = (ENA == 1'b1 ? Delay1_reg_im[3] :
              Delay1_bypass_delay_im[3]);
  assign Delay1_out1_im[4] = (ENA == 1'b1 ? Delay1_reg_im[4] :
              Delay1_bypass_delay_im[4]);
  assign Delay1_out1_im[5] = (ENA == 1'b1 ? Delay1_reg_im[5] :
              Delay1_bypass_delay_im[5]);
  assign Delay1_out1_im[6] = (ENA == 1'b1 ? Delay1_reg_im[6] :
              Delay1_bypass_delay_im[6]);
  assign Delay1_out1_im[7] = (ENA == 1'b1 ? Delay1_reg_im[7] :
              Delay1_bypass_delay_im[7]);
  assign Delay1_bypass_delay_next_re[0] = Delay1_reg_re[0];
  assign Delay1_bypass_delay_next_im[0] = Delay1_reg_im[0];
  assign Delay1_bypass_delay_next_re[1] = Delay1_reg_re[1];
  assign Delay1_bypass_delay_next_im[1] = Delay1_reg_im[1];
  assign Delay1_bypass_delay_next_re[2] = Delay1_reg_re[2];
  assign Delay1_bypass_delay_next_im[2] = Delay1_reg_im[2];
  assign Delay1_bypass_delay_next_re[3] = Delay1_reg_re[3];
  assign Delay1_bypass_delay_next_im[3] = Delay1_reg_im[3];
  assign Delay1_bypass_delay_next_re[4] = Delay1_reg_re[4];
  assign Delay1_bypass_delay_next_im[4] = Delay1_reg_im[4];
  assign Delay1_bypass_delay_next_re[5] = Delay1_reg_re[5];
  assign Delay1_bypass_delay_next_im[5] = Delay1_reg_im[5];
  assign Delay1_bypass_delay_next_re[6] = Delay1_reg_re[6];
  assign Delay1_bypass_delay_next_im[6] = Delay1_reg_im[6];
  assign Delay1_bypass_delay_next_re[7] = Delay1_reg_re[7];
  assign Delay1_bypass_delay_next_im[7] = Delay1_reg_im[7];
  assign Delay1_reg_next_re[0] = Subsystem_out2_re[0];
  assign Delay1_reg_next_im[0] = Subsystem_out2_im[0];
  assign Delay1_reg_next_re[1] = Subsystem_out2_re[1];
  assign Delay1_reg_next_im[1] = Subsystem_out2_im[1];
  assign Delay1_reg_next_re[2] = Subsystem_out2_re[2];
  assign Delay1_reg_next_im[2] = Subsystem_out2_im[2];
  assign Delay1_reg_next_re[3] = Subsystem_out2_re[3];
  assign Delay1_reg_next_im[3] = Subsystem_out2_im[3];
  assign Delay1_reg_next_re[4] = Subsystem_out2_re[4];
  assign Delay1_reg_next_im[4] = Subsystem_out2_im[4];
  assign Delay1_reg_next_re[5] = Subsystem_out2_re[5];
  assign Delay1_reg_next_im[5] = Subsystem_out2_im[5];
  assign Delay1_reg_next_re[6] = Subsystem_out2_re[6];
  assign Delay1_reg_next_im[6] = Subsystem_out2_im[6];
  assign Delay1_reg_next_re[7] = Subsystem_out2_re[7];
  assign Delay1_reg_next_im[7] = Subsystem_out2_im[7];



  assign Subsystem_out1_im[0] = Subsystem_out1_im_0;
  assign Subsystem_out1_im[1] = Subsystem_out1_im_1;
  assign Subsystem_out1_im[2] = Subsystem_out1_im_2;
  assign Subsystem_out1_im[3] = Subsystem_out1_im_3;
  assign Subsystem_out1_im[4] = Subsystem_out1_im_4;
  assign Subsystem_out1_im[5] = Subsystem_out1_im_5;
  assign Subsystem_out1_im[6] = Subsystem_out1_im_6;
  assign Subsystem_out1_im[7] = Subsystem_out1_im_7;

  Subsystem u_Subsystem (.clk(clk),
                         .reset(reset),
                         .enb(enb),
                         .DATA_A_re_0(Data_Type_Conversion2_out1_re),  // sfix16_En7
                         .DATA_A_re_1(Delay2_out1_re[0]),  // sfix16_En7
                         .DATA_A_re_2(Delay2_out1_re[1]),  // sfix16_En7
                         .DATA_A_re_3(Delay2_out1_re[2]),  // sfix16_En7
                         .DATA_A_re_4(Delay2_out1_re[3]),  // sfix16_En7
                         .DATA_A_re_5(Delay2_out1_re[4]),  // sfix16_En7
                         .DATA_A_re_6(Delay2_out1_re[5]),  // sfix16_En7
                         .DATA_A_re_7(Delay2_out1_re[6]),  // sfix16_En7
                         .DATA_A_im_0(Data_Type_Conversion2_out1_im),  // sfix16_En7
                         .DATA_A_im_1(Delay2_out1_im[0]),  // sfix16_En7
                         .DATA_A_im_2(Delay2_out1_im[1]),  // sfix16_En7
                         .DATA_A_im_3(Delay2_out1_im[2]),  // sfix16_En7
                         .DATA_A_im_4(Delay2_out1_im[3]),  // sfix16_En7
                         .DATA_A_im_5(Delay2_out1_im[4]),  // sfix16_En7
                         .DATA_A_im_6(Delay2_out1_im[5]),  // sfix16_En7
                         .DATA_A_im_7(Delay2_out1_im[6]),  // sfix16_En7
                         .DATA_B_re_0(Data_Type_Conversion1_out1_re),  // sfix16_En7
                         .DATA_B_re_1(For_Each_Subsystem_out2_re[0]),  // sfix16_En7
                         .DATA_B_re_2(For_Each_Subsystem_out2_re[1]),  // sfix16_En7
                         .DATA_B_re_3(For_Each_Subsystem_out2_re[2]),  // sfix16_En7
                         .DATA_B_re_4(For_Each_Subsystem_out2_re[3]),  // sfix16_En7
                         .DATA_B_re_5(For_Each_Subsystem_out2_re[4]),  // sfix16_En7
                         .DATA_B_re_6(For_Each_Subsystem_out2_re[5]),  // sfix16_En7
                         .DATA_B_re_7(For_Each_Subsystem_out2_re[6]),  // sfix16_En7
                         .DATA_B_im_0(Data_Type_Conversion1_out1_im),  // sfix16_En7
                         .DATA_B_im_1(For_Each_Subsystem_out2_im[0]),  // sfix16_En7
                         .DATA_B_im_2(For_Each_Subsystem_out2_im[1]),  // sfix16_En7
                         .DATA_B_im_3(For_Each_Subsystem_out2_im[2]),  // sfix16_En7
                         .DATA_B_im_4(For_Each_Subsystem_out2_im[3]),  // sfix16_En7
                         .DATA_B_im_5(For_Each_Subsystem_out2_im[4]),  // sfix16_En7
                         .DATA_B_im_6(For_Each_Subsystem_out2_im[5]),  // sfix16_En7
                         .DATA_B_im_7(For_Each_Subsystem_out2_im[6]),  // sfix16_En7
                         .COUNT_0(For_Each_Subsystem1_out1_0),  // ufix9
                         .COUNT_1(For_Each_Subsystem1_out1_1),  // ufix9
                         .COUNT_2(For_Each_Subsystem1_out1_2),  // ufix9
                         .COUNT_3(For_Each_Subsystem1_out1_3),  // ufix9
                         .COUNT_4(For_Each_Subsystem1_out1_4),  // ufix9
                         .COUNT_5(For_Each_Subsystem1_out1_5),  // ufix9
                         .COUNT_6(For_Each_Subsystem1_out1_6),  // ufix9
                         .COUNT_7(For_Each_Subsystem1_out1_7),  // ufix9
                         .ENA(ENA),
                         .OUT_A_re_0(Subsystem_out1_re_0),  // sfix16_En7
                         .OUT_A_re_1(Subsystem_out1_re_1),  // sfix16_En7
                         .OUT_A_re_2(Subsystem_out1_re_2),  // sfix16_En7
                         .OUT_A_re_3(Subsystem_out1_re_3),  // sfix16_En7
                         .OUT_A_re_4(Subsystem_out1_re_4),  // sfix16_En7
                         .OUT_A_re_5(Subsystem_out1_re_5),  // sfix16_En7
                         .OUT_A_re_6(Subsystem_out1_re_6),  // sfix16_En7
                         .OUT_A_re_7(Subsystem_out1_re_7),  // sfix16_En7
                         .OUT_A_im_0(Subsystem_out1_im_0),  // sfix16_En7
                         .OUT_A_im_1(Subsystem_out1_im_1),  // sfix16_En7
                         .OUT_A_im_2(Subsystem_out1_im_2),  // sfix16_En7
                         .OUT_A_im_3(Subsystem_out1_im_3),  // sfix16_En7
                         .OUT_A_im_4(Subsystem_out1_im_4),  // sfix16_En7
                         .OUT_A_im_5(Subsystem_out1_im_5),  // sfix16_En7
                         .OUT_A_im_6(Subsystem_out1_im_6),  // sfix16_En7
                         .OUT_A_im_7(Subsystem_out1_im_7),  // sfix16_En7
                         .OUT_B_re_0(Subsystem_out2_re_0),  // sfix16_En7
                         .OUT_B_re_1(Subsystem_out2_re_1),  // sfix16_En7
                         .OUT_B_re_2(Subsystem_out2_re_2),  // sfix16_En7
                         .OUT_B_re_3(Subsystem_out2_re_3),  // sfix16_En7
                         .OUT_B_re_4(Subsystem_out2_re_4),  // sfix16_En7
                         .OUT_B_re_5(Subsystem_out2_re_5),  // sfix16_En7
                         .OUT_B_re_6(Subsystem_out2_re_6),  // sfix16_En7
                         .OUT_B_re_7(Subsystem_out2_re_7),  // sfix16_En7
                         .OUT_B_im_0(Subsystem_out2_im_0),  // sfix16_En7
                         .OUT_B_im_1(Subsystem_out2_im_1),  // sfix16_En7
                         .OUT_B_im_2(Subsystem_out2_im_2),  // sfix16_En7
                         .OUT_B_im_3(Subsystem_out2_im_3),  // sfix16_En7
                         .OUT_B_im_4(Subsystem_out2_im_4),  // sfix16_En7
                         .OUT_B_im_5(Subsystem_out2_im_5),  // sfix16_En7
                         .OUT_B_im_6(Subsystem_out2_im_6),  // sfix16_En7
                         .OUT_B_im_7(Subsystem_out2_im_7)  // sfix16_En7
                         );

  assign Subsystem_out1_re[0] = Subsystem_out1_re_0;
  assign Subsystem_out1_re[1] = Subsystem_out1_re_1;
  assign Subsystem_out1_re[2] = Subsystem_out1_re_2;
  assign Subsystem_out1_re[3] = Subsystem_out1_re_3;
  assign Subsystem_out1_re[4] = Subsystem_out1_re_4;
  assign Subsystem_out1_re[5] = Subsystem_out1_re_5;
  assign Subsystem_out1_re[6] = Subsystem_out1_re_6;
  assign Subsystem_out1_re[7] = Subsystem_out1_re_7;

  generate
    genvar k;
    for(k = 0; k < 8; k = k + 1) begin : GEN_LABEL
      For_Each_Subsystem u_For_Each_Subsystem (.clk(clk),
                                               .reset(reset),
                                               .enb(enb),
                                               .DATA_A_re(Subsystem_out1_re[k]),  // sfix16_En7
                                               .DATA_A_im(Subsystem_out1_im[k]),  // sfix16_En7
                                               .DELAY(Constant_out1[k]),  // ufix10
                                               .DATA_B_re(Delay1_out1_re[k]),  // sfix16_En7
                                               .DATA_B_im(Delay1_out1_im[k]),  // sfix16_En7
                                               .COUNT(Delay4_out1[k]),  // ufix9
                                               .ENA(ENA),
                                               .N(Constant1_out1[k]),  // ufix10
                                               .Out1_re(REGA_re[k]),  // sfix16_En7
                                               .Out1_im(REGA_im[k]),  // sfix16_En7
                                               .Out2_re(For_Each_Subsystem_out2_re[k]),  // sfix16_En7
                                               .Out2_im(For_Each_Subsystem_out2_im[k])  // sfix16_En7
                                               );
    end
  endgenerate

  assign REGA_re_1[0] = REGA_re[0];
  assign REGA_re_1[1] = REGA_re[1];
  assign REGA_re_1[2] = REGA_re[2];
  assign REGA_re_1[3] = REGA_re[3];
  assign REGA_re_1[4] = REGA_re[4];
  assign REGA_re_1[5] = REGA_re[5];
  assign REGA_re_1[6] = REGA_re[6];
  assign REGA_re_1[7] = REGA_re[7];

  always @(posedge clk or posedge reset)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_bypass_delay_re[0] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[0] <= 16'sb0000000000000000;
        Delay2_bypass_delay_re[1] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[1] <= 16'sb0000000000000000;
        Delay2_bypass_delay_re[2] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[2] <= 16'sb0000000000000000;
        Delay2_bypass_delay_re[3] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[3] <= 16'sb0000000000000000;
        Delay2_bypass_delay_re[4] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[4] <= 16'sb0000000000000000;
        Delay2_bypass_delay_re[5] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[5] <= 16'sb0000000000000000;
        Delay2_bypass_delay_re[6] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[6] <= 16'sb0000000000000000;
        Delay2_bypass_delay_re[7] <= 16'sb0000000000000000;
        Delay2_bypass_delay_im[7] <= 16'sb0000000000000000;
        Delay2_reg_re[0] <= 16'sb0000000000000000;
        Delay2_reg_im[0] <= 16'sb0000000000000000;
        Delay2_reg_re[1] <= 16'sb0000000000000000;
        Delay2_reg_im[1] <= 16'sb0000000000000000;
        Delay2_reg_re[2] <= 16'sb0000000000000000;
        Delay2_reg_im[2] <= 16'sb0000000000000000;
        Delay2_reg_re[3] <= 16'sb0000000000000000;
        Delay2_reg_im[3] <= 16'sb0000000000000000;
        Delay2_reg_re[4] <= 16'sb0000000000000000;
        Delay2_reg_im[4] <= 16'sb0000000000000000;
        Delay2_reg_re[5] <= 16'sb0000000000000000;
        Delay2_reg_im[5] <= 16'sb0000000000000000;
        Delay2_reg_re[6] <= 16'sb0000000000000000;
        Delay2_reg_im[6] <= 16'sb0000000000000000;
        Delay2_reg_re[7] <= 16'sb0000000000000000;
        Delay2_reg_im[7] <= 16'sb0000000000000000;
      end
      else begin
        if (enb && ENA) begin
          Delay2_bypass_delay_re[0] <= Delay2_bypass_delay_next_re[0];
          Delay2_bypass_delay_im[0] <= Delay2_bypass_delay_next_im[0];
          Delay2_bypass_delay_re[1] <= Delay2_bypass_delay_next_re[1];
          Delay2_bypass_delay_im[1] <= Delay2_bypass_delay_next_im[1];
          Delay2_bypass_delay_re[2] <= Delay2_bypass_delay_next_re[2];
          Delay2_bypass_delay_im[2] <= Delay2_bypass_delay_next_im[2];
          Delay2_bypass_delay_re[3] <= Delay2_bypass_delay_next_re[3];
          Delay2_bypass_delay_im[3] <= Delay2_bypass_delay_next_im[3];
          Delay2_bypass_delay_re[4] <= Delay2_bypass_delay_next_re[4];
          Delay2_bypass_delay_im[4] <= Delay2_bypass_delay_next_im[4];
          Delay2_bypass_delay_re[5] <= Delay2_bypass_delay_next_re[5];
          Delay2_bypass_delay_im[5] <= Delay2_bypass_delay_next_im[5];
          Delay2_bypass_delay_re[6] <= Delay2_bypass_delay_next_re[6];
          Delay2_bypass_delay_im[6] <= Delay2_bypass_delay_next_im[6];
          Delay2_bypass_delay_re[7] <= Delay2_bypass_delay_next_re[7];
          Delay2_bypass_delay_im[7] <= Delay2_bypass_delay_next_im[7];
          Delay2_reg_re[0] <= Delay2_reg_next_re[0];
          Delay2_reg_im[0] <= Delay2_reg_next_im[0];
          Delay2_reg_re[1] <= Delay2_reg_next_re[1];
          Delay2_reg_im[1] <= Delay2_reg_next_im[1];
          Delay2_reg_re[2] <= Delay2_reg_next_re[2];
          Delay2_reg_im[2] <= Delay2_reg_next_im[2];
          Delay2_reg_re[3] <= Delay2_reg_next_re[3];
          Delay2_reg_im[3] <= Delay2_reg_next_im[3];
          Delay2_reg_re[4] <= Delay2_reg_next_re[4];
          Delay2_reg_im[4] <= Delay2_reg_next_im[4];
          Delay2_reg_re[5] <= Delay2_reg_next_re[5];
          Delay2_reg_im[5] <= Delay2_reg_next_im[5];
          Delay2_reg_re[6] <= Delay2_reg_next_re[6];
          Delay2_reg_im[6] <= Delay2_reg_next_im[6];
          Delay2_reg_re[7] <= Delay2_reg_next_re[7];
          Delay2_reg_im[7] <= Delay2_reg_next_im[7];
        end
      end
    end

  assign Delay2_out1_re[0] = (ENA == 1'b1 ? Delay2_reg_re[0] :
              Delay2_bypass_delay_re[0]);
  assign Delay2_out1_re[1] = (ENA == 1'b1 ? Delay2_reg_re[1] :
              Delay2_bypass_delay_re[1]);
  assign Delay2_out1_re[2] = (ENA == 1'b1 ? Delay2_reg_re[2] :
              Delay2_bypass_delay_re[2]);
  assign Delay2_out1_re[3] = (ENA == 1'b1 ? Delay2_reg_re[3] :
              Delay2_bypass_delay_re[3]);
  assign Delay2_out1_re[4] = (ENA == 1'b1 ? Delay2_reg_re[4] :
              Delay2_bypass_delay_re[4]);
  assign Delay2_out1_re[5] = (ENA == 1'b1 ? Delay2_reg_re[5] :
              Delay2_bypass_delay_re[5]);
  assign Delay2_out1_re[6] = (ENA == 1'b1 ? Delay2_reg_re[6] :
              Delay2_bypass_delay_re[6]);
  assign Delay2_out1_re[7] = (ENA == 1'b1 ? Delay2_reg_re[7] :
              Delay2_bypass_delay_re[7]);
  assign Delay2_out1_im[0] = (ENA == 1'b1 ? Delay2_reg_im[0] :
              Delay2_bypass_delay_im[0]);
  assign Delay2_out1_im[1] = (ENA == 1'b1 ? Delay2_reg_im[1] :
              Delay2_bypass_delay_im[1]);
  assign Delay2_out1_im[2] = (ENA == 1'b1 ? Delay2_reg_im[2] :
              Delay2_bypass_delay_im[2]);
  assign Delay2_out1_im[3] = (ENA == 1'b1 ? Delay2_reg_im[3] :
              Delay2_bypass_delay_im[3]);
  assign Delay2_out1_im[4] = (ENA == 1'b1 ? Delay2_reg_im[4] :
              Delay2_bypass_delay_im[4]);
  assign Delay2_out1_im[5] = (ENA == 1'b1 ? Delay2_reg_im[5] :
              Delay2_bypass_delay_im[5]);
  assign Delay2_out1_im[6] = (ENA == 1'b1 ? Delay2_reg_im[6] :
              Delay2_bypass_delay_im[6]);
  assign Delay2_out1_im[7] = (ENA == 1'b1 ? Delay2_reg_im[7] :
              Delay2_bypass_delay_im[7]);
  assign Delay2_bypass_delay_next_re[0] = Delay2_reg_re[0];
  assign Delay2_bypass_delay_next_im[0] = Delay2_reg_im[0];
  assign Delay2_bypass_delay_next_re[1] = Delay2_reg_re[1];
  assign Delay2_bypass_delay_next_im[1] = Delay2_reg_im[1];
  assign Delay2_bypass_delay_next_re[2] = Delay2_reg_re[2];
  assign Delay2_bypass_delay_next_im[2] = Delay2_reg_im[2];
  assign Delay2_bypass_delay_next_re[3] = Delay2_reg_re[3];
  assign Delay2_bypass_delay_next_im[3] = Delay2_reg_im[3];
  assign Delay2_bypass_delay_next_re[4] = Delay2_reg_re[4];
  assign Delay2_bypass_delay_next_im[4] = Delay2_reg_im[4];
  assign Delay2_bypass_delay_next_re[5] = Delay2_reg_re[5];
  assign Delay2_bypass_delay_next_im[5] = Delay2_reg_im[5];
  assign Delay2_bypass_delay_next_re[6] = Delay2_reg_re[6];
  assign Delay2_bypass_delay_next_im[6] = Delay2_reg_im[6];
  assign Delay2_bypass_delay_next_re[7] = Delay2_reg_re[7];
  assign Delay2_bypass_delay_next_im[7] = Delay2_reg_im[7];
  assign Delay2_reg_next_re[0] = REGA_re_1[0];
  assign Delay2_reg_next_im[0] = REGA_im_1[0];
  assign Delay2_reg_next_re[1] = REGA_re_1[1];
  assign Delay2_reg_next_im[1] = REGA_im_1[1];
  assign Delay2_reg_next_re[2] = REGA_re_1[2];
  assign Delay2_reg_next_im[2] = REGA_im_1[2];
  assign Delay2_reg_next_re[3] = REGA_re_1[3];
  assign Delay2_reg_next_im[3] = REGA_im_1[3];
  assign Delay2_reg_next_re[4] = REGA_re_1[4];
  assign Delay2_reg_next_im[4] = REGA_im_1[4];
  assign Delay2_reg_next_re[5] = REGA_re_1[5];
  assign Delay2_reg_next_im[5] = REGA_im_1[5];
  assign Delay2_reg_next_re[6] = REGA_re_1[6];
  assign Delay2_reg_next_im[6] = REGA_im_1[6];
  assign Delay2_reg_next_re[7] = REGA_re_1[7];
  assign Delay2_reg_next_im[7] = REGA_im_1[7];



  Subsystem1 u_Subsystem1 (.clk(clk),
                           .reset(reset),
                           .enb(enb),
                           .DATA_A_re(Delay2_out1_re[7]),  // sfix16_En7
                           .DATA_A_im(Delay2_out1_im[7]),  // sfix16_En7
                           .DATA_B_re(For_Each_Subsystem_out2_re[7]),  // sfix16_En7
                           .DATA_B_im(For_Each_Subsystem_out2_im[7]),  // sfix16_En7
                           .COUNT(Delay4_out1[7]),  // ufix9
                           .ENA(ENA),
                           .Out1_re(Subsystem1_out1_re),  // sfix16_En7
                           .Out1_im(Subsystem1_out1_im),  // sfix16_En7
                           .Out2_re(Subsystem1_out2_re),  // sfix16_En7
                           .Out2_im(Subsystem1_out2_im)  // sfix16_En7
                           );

  assign Out1_re = Subsystem1_out1_re;

  assign Out1_im = Subsystem1_out1_im;

  assign Out2_re = Subsystem1_out2_re;

  assign Out2_im = Subsystem1_out2_im;

  assign Constant3_out1 = 10'b0000000111;



  assign Relational_Operator_relop1 = HDL_Counter_out1 >= Constant3_out1;



  assign Constant2_out1 = 10'b1000000110;



  assign Relational_Operator1_relop1 = HDL_Counter_out1 <= Constant2_out1;



  assign Constant8_out1 = 10'b1111111101;



  assign Relational_Operator2_relop1 = HDL_Counter_out1 >= Constant8_out1;



  assign Constant6_out1 = 1'b1;



  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        Delay5_bypass <= 1'b0;
        Delay5_reg <= 1'b0;
      end
      else begin
        if (enb_const_rate) begin
          if (Relational_Operator2_relop1) begin
            if (rst == 1'b1) begin
              Delay5_bypass <= 1'b0;
              Delay5_reg <= 1'b0;
            end
            else begin
              Delay5_bypass <= Delay5_bypass_next;
              Delay5_reg <= Constant6_out1;
            end
          end
        end
      end
    end

  assign Delay5_delay_out = (rst == 1'b1 ? 1'b0 :
              Delay5_reg);
  assign valid_1 = (Relational_Operator2_relop1 == 1'b1 ? Delay5_delay_out :
              Delay5_bypass);
  assign Delay5_bypass_next = Delay5_delay_out;



  always @(posedge clk or posedge reset)
    begin : Delay6_process
      if (reset == 1'b1) begin
        Delay6_bypass_delay <= 1'b0;
        Delay6_reg <= 1'b0;
      end
      else begin
        if (enb_const_rate && ENA) begin
          Delay6_bypass_delay <= Delay6_reg;
          Delay6_reg <= ENA;
        end
      end
    end

  assign valid_2 = (ENA == 1'b1 ? Delay6_reg :
              Delay6_bypass_delay);



  assign valid = valid_2 & (valid_1 & (Relational_Operator_relop1 & Relational_Operator1_relop1));



endmodule  // fft_sub1

