[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConcatRadix/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 74
LIB: work
FILE: ${SURELOG_DIR}/tests/ConcatRadix/dut.sv
n<> u<73> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<73> s<72> l<1:1>
  n<> u<72> t<Source_text> p<73> c<71> l<1:1> el<9:10>
    n<> u<71> t<Description> p<72> c<70> l<1:1> el<9:10>
      n<> u<70> t<Module_declaration> p<71> c<5> l<1:1> el<9:10>
        n<> u<5> t<Module_nonansi_header> p<70> c<2> s<39> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<test> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<39> t<Module_item> p<70> c<38> s<68> l<3:1> el<3:36>
          n<> u<38> t<Non_port_module_item> p<39> c<37> l<3:1> el<3:36>
            n<> u<37> t<Module_or_generate_item> p<38> c<36> l<3:1> el<3:36>
              n<> u<36> t<Module_common_item> p<37> c<35> l<3:1> el<3:36>
                n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<3:1> el<3:36>
                  n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<3:1> el<3:36>
                    n<> u<33> t<Parameter_declaration> p<34> c<16> l<3:1> el<3:35>
                      n<> u<16> t<Data_type_or_implicit> p<33> c<15> s<32> l<3:11> el<3:16>
                        n<> u<15> t<Packed_dimension> p<16> c<14> l<3:11> el<3:16>
                          n<> u<14> t<Constant_range> p<15> c<9> l<3:12> el<3:15>
                            n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:12> el<3:13>
                              n<> u<8> t<Constant_primary> p<9> c<7> l<3:12> el<3:13>
                                n<> u<7> t<Primary_literal> p<8> c<6> l<3:12> el<3:13>
                                  n<1> u<6> t<INT_CONST> p<7> l<3:12> el<3:13>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<3:14> el<3:15>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<3:14> el<3:15>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<3:14> el<3:15>
                                  n<0> u<10> t<INT_CONST> p<11> l<3:14> el<3:15>
                      n<> u<32> t<List_of_param_assignments> p<33> c<31> l<3:17> el<3:35>
                        n<> u<31> t<Param_assignment> p<32> c<17> l<3:17> el<3:35>
                          n<foo> u<17> t<STRING_CONST> p<31> s<30> l<3:17> el<3:20>
                          n<> u<30> t<Constant_param_expression> p<31> c<29> l<3:23> el<3:35>
                            n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<3:23> el<3:35>
                              n<> u<28> t<Constant_expression> p<29> c<27> l<3:23> el<3:35>
                                n<> u<27> t<Constant_primary> p<28> c<26> l<3:23> el<3:35>
                                  n<> u<26> t<Constant_concatenation> p<27> c<21> l<3:23> el<3:35>
                                    n<> u<21> t<Constant_expression> p<26> c<20> s<25> l<3:24> el<3:28>
                                      n<> u<20> t<Constant_primary> p<21> c<19> l<3:24> el<3:28>
                                        n<> u<19> t<Primary_literal> p<20> c<18> l<3:24> el<3:28>
                                          n<1'd0> u<18> t<INT_CONST> p<19> l<3:24> el<3:28>
                                    n<> u<25> t<Constant_expression> p<26> c<24> l<3:30> el<3:34>
                                      n<> u<24> t<Constant_primary> p<25> c<23> l<3:30> el<3:34>
                                        n<> u<23> t<Primary_literal> p<24> c<22> l<3:30> el<3:34>
                                          n<> u<22> t<Number_1Tickb1> p<23> l<3:30> el<3:34>
        n<> u<68> t<Module_item> p<70> c<67> s<69> l<5:1> el<7:4>
          n<> u<67> t<Non_port_module_item> p<68> c<66> l<5:1> el<7:4>
            n<> u<66> t<Module_or_generate_item> p<67> c<65> l<5:1> el<7:4>
              n<> u<65> t<Module_common_item> p<66> c<64> l<5:1> el<7:4>
                n<> u<64> t<Conditional_generate_construct> p<65> c<63> l<5:1> el<7:4>
                  n<> u<63> t<If_generate_construct> p<64> c<62> l<5:1> el<7:4>
                    n<> u<62> t<IF> p<63> s<49> l<5:1> el<5:3>
                    n<> u<49> t<Constant_expression> p<63> c<43> s<61> l<5:5> el<5:17>
                      n<> u<43> t<Constant_expression> p<49> c<42> s<48> l<5:5> el<5:8>
                        n<> u<42> t<Constant_primary> p<43> c<41> l<5:5> el<5:8>
                          n<> u<41> t<Primary_literal> p<42> c<40> l<5:5> el<5:8>
                            n<foo> u<40> t<STRING_CONST> p<41> l<5:5> el<5:8>
                      n<> u<48> t<BinOp_Equiv> p<49> s<47> l<5:9> el<5:11>
                      n<> u<47> t<Constant_expression> p<49> c<46> l<5:12> el<5:17>
                        n<> u<46> t<Constant_primary> p<47> c<45> l<5:12> el<5:17>
                          n<> u<45> t<Primary_literal> p<46> c<44> l<5:12> el<5:17>
                            n<2'b01> u<44> t<INT_CONST> p<45> l<5:12> el<5:17>
                    n<> u<61> t<Generate_item> p<63> c<60> l<5:19> el<7:4>
                      n<> u<60> t<Generate_begin_end_block> p<61> c<58> l<5:19> el<7:4>
                        n<> u<58> t<Generate_item> p<60> c<57> s<59> l<6:5> el<6:17>
                          n<> u<57> t<Module_or_generate_item> p<58> c<56> l<6:5> el<6:17>
                            n<> u<56> t<Module_instantiation> p<57> c<50> l<6:5> el<6:17>
                              n<bar> u<50> t<STRING_CONST> p<56> s<55> l<6:5> el<6:8>
                              n<> u<55> t<Hierarchical_instance> p<56> c<52> l<6:9> el<6:16>
                                n<> u<52> t<Name_of_instance> p<55> c<51> s<54> l<6:9> el<6:14>
                                  n<mybar> u<51> t<STRING_CONST> p<52> l<6:9> el<6:14>
                                n<> u<54> t<List_of_port_connections> p<55> c<53> l<6:15> el<6:15>
                                  n<> u<53> t<Ordered_port_connection> p<54> l<6:15> el<6:15>
                        n<> u<59> t<END> p<60> l<7:1> el<7:4>
        n<> u<69> t<ENDMODULE> p<70> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConcatRadix/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               3
Design                                                 1
GenIf                                                  1
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
RefModule                                              1
RefObj                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConcatRadix/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiParameter:
  \_Parameter: (work@test.foo), line:3:17, endln:3:35
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiName:foo
    |vpiFullName:work@test.foo
  |vpiParamAssign:
  \_ParamAssign: , line:3:17, endln:3:35
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_Operation: , line:3:23, endln:3:35
      |vpiParent:
      \_ParamAssign: , line:3:17, endln:3:35
      |vpiOpType:33
      |vpiOperand:
      \_Constant: , line:3:24, endln:3:28
        |vpiParent:
        \_Operation: , line:3:23, endln:3:35
        |vpiDecompile:1'd0
        |vpiSize:1
        |DEC:0
        |vpiConstType:1
      |vpiOperand:
      \_Constant: , line:3:30, endln:3:34
        |vpiParent:
        \_Operation: , line:3:23, endln:3:35
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@test.foo), line:3:17, endln:3:35
  |vpiInternalScope:
  \_Begin: (work@test), line:5:19, endln:7:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiFullName:work@test
    |vpiTypedef:
    \_ModuleTypespec: (bar), line:6:5, endln:6:8
      |vpiParent:
      \_Begin: (work@test), line:5:19, endln:7:4
      |vpiName:bar
    |vpiImportTypespec:
    \_ModuleTypespec: (bar), line:6:5, endln:6:8
    |vpiStmt:
    \_RefModule: work@bar (mybar), line:6:5, endln:6:8
      |vpiParent:
      \_Begin: (work@test), line:5:19, endln:7:4
      |vpiName:mybar
      |vpiDefName:work@bar
  |vpiDefName:work@test
  |vpiGenStmt:
  \_GenIf: , line:5:1, endln:7:4
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ConcatRadix/dut.sv, line:1:1, endln:9:10
    |vpiCondition:
    \_Operation: , line:5:5, endln:5:17
      |vpiParent:
      \_GenIf: , line:5:1, endln:7:4
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@test.foo), line:5:5, endln:5:8
        |vpiParent:
        \_Operation: , line:5:5, endln:5:17
        |vpiName:foo
        |vpiFullName:work@test.foo
        |vpiActual:
        \_Parameter: (work@test.foo), line:3:17, endln:3:35
      |vpiOperand:
      \_Constant: , line:5:12, endln:5:17
        |vpiParent:
        \_Operation: , line:5:5, endln:5:17
        |vpiDecompile:2'b01
        |vpiSize:2
        |BIN:01
        |vpiConstType:3
    |vpiStmt:
    \_Begin: (work@test), line:5:19, endln:7:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
