// Seed: 1321068807
module module_0 (
    input id_0
    , id_4,
    input id_1,
    input id_2,
    input id_3
);
  uwire id_5;
  always @(1'b0, 1 or id_1 or posedge id_2 or id_0) begin
    id_5[1] <= 1'b0;
  end
  logic id_6 = id_3;
endmodule
