****************************************
Report : analysis_coverage
	-status_details {untested}
	-sort_by slack
Design : caravel
Version: T-2022.03-SP3
Date   : Fri Apr 21 06:57:23 2023
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                 22067     18996 ( 86%)         0 (  0%)      3071 ( 14%)
hold                  21673     18996 ( 88%)         0 (  0%)      2677 ( 12%)
recovery               2346        75 (  3%)         0 (  0%)      2271 ( 97%)
removal                2346        75 (  3%)         0 (  0%)      2271 ( 97%)
min_pulse_width       31080     28476 ( 92%)         0 (  0%)      2604 (  8%)
clock_gating_setup     1537      1536 (100%)         0 (  0%)         1 (  0%)
clock_gating_hold      1537      1536 (100%)         0 (  0%)         1 (  0%)
out_setup                38         4 ( 11%)         0 (  0%)        34 ( 89%)
out_hold                 38         4 ( 11%)         0 (  0%)        34 ( 89%)
--------------------------------------------------------------------------------
All Checks            82662     69698 ( 84%)         0 (  0%)     12964 ( 16%)


Constrained          Related           Check
Pin                  Pin     Clock     Type    Condition      Slack  Reason
--------------------------------------------------------------------------------
chip_core/spare_logic[0]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/D CLK(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/D CLK(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SET_B(rise) RESET_B(rise) - setup - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - hold - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - recovery - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) CLK(rise) - removal - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RESET_B(rise) SET_B(rise) - setup - untested constant_disabled
mprj_io[37]          -       clk       out_hold -          untested  false_paths
mprj_io[37]          -       clk       out_setup -         untested  false_paths
mprj_io[36]          -       clk       out_hold -          untested  false_paths
mprj_io[36]          -       clk       out_setup -         untested  false_paths
mprj_io[35]          -       clk       out_hold -          untested  false_paths
mprj_io[35]          -       clk       out_setup -         untested  false_paths
mprj_io[34]          -       clk       out_hold -          untested  false_paths
mprj_io[34]          -       clk       out_setup -         untested  false_paths
mprj_io[33]          -       clk       out_hold -          untested  false_paths
mprj_io[33]          -       clk       out_setup -         untested  false_paths
mprj_io[32]          -       clk       out_hold -          untested  false_paths
mprj_io[32]          -       clk       out_setup -         untested  false_paths
mprj_io[31]          -       clk       out_hold -          untested  false_paths
mprj_io[31]          -       clk       out_setup -         untested  false_paths
mprj_io[30]          -       clk       out_hold -          untested  false_paths
mprj_io[30]          -       clk       out_setup -         untested  false_paths
mprj_io[29]          -       clk       out_hold -          untested  false_paths
mprj_io[29]          -       clk       out_setup -         untested  false_paths
mprj_io[28]          -       clk       out_hold -          untested  false_paths
mprj_io[28]          -       clk       out_setup -         untested  false_paths
mprj_io[27]          -       clk       out_hold -          untested  false_paths
mprj_io[27]          -       clk       out_setup -         untested  false_paths
mprj_io[26]          -       clk       out_hold -          untested  false_paths
mprj_io[26]          -       clk       out_setup -         untested  false_paths
mprj_io[25]          -       clk       out_hold -          untested  false_paths
mprj_io[25]          -       clk       out_setup -         untested  false_paths
mprj_io[24]          -       clk       out_hold -          untested  false_paths
mprj_io[24]          -       clk       out_setup -         untested  false_paths
mprj_io[23]          -       clk       out_hold -          untested  false_paths
mprj_io[23]          -       clk       out_setup -         untested  false_paths
mprj_io[22]          -       clk       out_hold -          untested  false_paths
mprj_io[22]          -       clk       out_setup -         untested  false_paths
mprj_io[21]          -       clk       out_hold -          untested  false_paths
mprj_io[21]          -       clk       out_setup -         untested  false_paths
mprj_io[20]          -       clk       out_hold -          untested  false_paths
mprj_io[20]          -       clk       out_setup -         untested  false_paths
mprj_io[19]          -       clk       out_hold -          untested  false_paths
mprj_io[19]          -       clk       out_setup -         untested  false_paths
mprj_io[18]          -       clk       out_hold -          untested  false_paths
mprj_io[18]          -       clk       out_setup -         untested  false_paths
mprj_io[17]          -       clk       out_hold -          untested  false_paths
mprj_io[17]          -       clk       out_setup -         untested  false_paths
mprj_io[16]          -       clk       out_hold -          untested  false_paths
mprj_io[16]          -       clk       out_setup -         untested  false_paths
mprj_io[15]          -       clk       out_hold -          untested  false_paths
mprj_io[15]          -       clk       out_setup -         untested  false_paths
mprj_io[14]          -       clk       out_hold -          untested  false_paths
mprj_io[14]          -       clk       out_setup -         untested  false_paths
mprj_io[13]          -       clk       out_hold -          untested  false_paths
mprj_io[13]          -       clk       out_setup -         untested  false_paths
mprj_io[12]          -       clk       out_hold -          untested  false_paths
mprj_io[12]          -       clk       out_setup -         untested  false_paths
mprj_io[11]          -       clk       out_hold -          untested  false_paths
mprj_io[11]          -       clk       out_setup -         untested  false_paths
mprj_io[10]          -       clk       out_hold -          untested  false_paths
mprj_io[10]          -       clk       out_setup -         untested  false_paths
mprj_io[9]           -       clk       out_hold -          untested  false_paths
mprj_io[9]           -       clk       out_setup -         untested  false_paths
mprj_io[8]           -       clk       out_hold -          untested  false_paths
mprj_io[8]           -       clk       out_setup -         untested  false_paths
mprj_io[7]           -       clk       out_hold -          untested  false_paths
mprj_io[7]           -       clk       out_setup -         untested  false_paths
mprj_io[6]           -       clk       out_hold -          untested  false_paths
mprj_io[6]           -       clk       out_setup -         untested  false_paths
mprj_io[5]           -       clk       out_hold -          untested  false_paths
mprj_io[5]           -       clk       out_setup -         untested  false_paths
mprj_io[0]           -       clk       out_hold -          untested  false_paths
mprj_io[0]           -       clk       out_setup -         untested  false_paths
padframe/flash_csb_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_csb_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_csb_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_csb_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_clk_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_clk_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_clk_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/resetb_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/resetb_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
chip_core/clock_ctrl/_446_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_446_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_446_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_446_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_447_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_447_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_447_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_447_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_448_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_448_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_448_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_448_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_421_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_421_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_421_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_421_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_422_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_422_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_422_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_422_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_423_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_423_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_423_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_423_/CLK(low) - - min_pulse_width -  untested  no_clock
padframe/clock_pad/DM[0] HLD_H_N(fall) - hold  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[1] HLD_H_N(fall) - hold  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[2] HLD_H_N(fall) - hold  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/clock_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(high) - -   min_pulse_width -   untested  constant_disabled
padframe/clock_pad/HLD_H_N(low) - -    min_pulse_width -   untested  constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) ENABLE_H(rise) - setup -  untested  constant_disabled
padframe/clock_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OE_N HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OE_N HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OE_N HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OUT HLD_H_N(fall) - hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OUT HLD_H_N(rise) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/OUT HLD_H_N(fall) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/SLOW HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/SLOW HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/SLOW HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/clock_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_35338_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_35338_/D  CLK(rise) clk     setup   -           untested  false_paths
padframe/mprj_pads.area1_io_pad[8]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_36874_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36874_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36878_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36878_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36880_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36880_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36882_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36882_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36888_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36888_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36890_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36890_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36894_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36894_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36896_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36896_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36902_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36902_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36906_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36906_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36924_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36924_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36926_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36926_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36932_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36932_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36934_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36934_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36938_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36938_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36942_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36942_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36946_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36946_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36960_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36960_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36970_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36970_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37002_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37002_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37012_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37012_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37014_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37014_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37020_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37020_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37022_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37022_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37024_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37024_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37026_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37026_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37032_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37032_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37036_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37036_/D  CLK(rise) -       setup   -           untested  constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[15]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[14]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[18]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[0] HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[0] HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[0] HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[1] HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[1] HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[1] HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[2] HLD_H_N(fall) - hold   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[2] HLD_H_N(rise) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/DM[2] HLD_H_N(fall) - setup  sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/gpio_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(high) - -    min_pulse_width -   untested  constant_disabled
padframe/gpio_pad/HLD_H_N(low) - -     min_pulse_width -   untested  constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) ENABLE_H(rise) - setup -   untested  constant_disabled
padframe/gpio_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OE_N HLD_H_N(fall) - hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OE_N HLD_H_N(rise) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OE_N HLD_H_N(fall) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OUT HLD_H_N(fall) -  hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OUT HLD_H_N(rise) -  setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/OUT HLD_H_N(fall) -  setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/SLOW HLD_H_N(fall) - hold    sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/SLOW HLD_H_N(rise) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/SLOW HLD_H_N(fall) - setup   sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/gpio_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[13]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[8]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[17]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[3]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[16]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[6]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[15]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[1]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[10]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[14]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[9]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[18]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[4]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[13]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[17]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[5]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[12]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area1_io_pad[0]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[7]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[16]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[2]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(high) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(low) - - min_pulse_width - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/mprj_pads.area2_io_pad[11]/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_35340_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35340_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35343_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35343_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35345_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35345_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35347_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35347_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35349_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35349_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35351_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35351_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35357_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35357_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35359_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35359_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36872_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36872_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36876_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36876_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36884_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36884_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36886_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36886_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36892_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36892_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36898_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36898_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36904_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36904_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36910_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36910_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36916_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36916_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36920_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36920_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36928_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36928_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36930_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36930_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36936_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36936_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36940_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36940_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36944_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36944_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36948_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36948_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36950_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36950_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36952_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36952_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36954_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36954_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36956_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36956_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36958_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36958_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36962_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36962_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36964_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36964_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36966_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36966_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36968_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36968_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36982_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36982_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36988_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36988_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36990_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36990_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36992_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36992_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36994_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36994_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36996_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36996_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36998_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36998_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37000_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37000_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37004_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37004_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37008_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37008_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37010_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37010_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37016_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37016_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37018_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37018_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37028_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37028_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37030_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37030_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37038_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37038_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37040_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37040_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37042_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37042_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37044_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37044_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37046_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37046_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37048_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37048_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37052_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37052_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37054_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37054_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37056_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37056_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37060_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37060_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37062_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37062_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37066_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37066_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37070_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37070_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_38353_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38353_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38353_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38365_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38365_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38365_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_35353_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35353_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35355_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35355_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35361_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35361_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/housekeeping/_7203_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7142_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7142_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7142_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7143_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7143_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7143_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7144_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7144_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7144_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7148_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7148_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7148_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7149_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7149_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7149_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7153_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7153_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7153_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7154_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7154_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7154_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7155_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7155_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7155_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7156_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7156_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7156_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_38918_/D  CLK(rise) hk_serial_clk hold -        untested  false_paths
chip_core/_38918_/D  CLK(rise) hk_serial_clk setup -       untested  false_paths
chip_core/_38918_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38918_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38918_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36900_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36900_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36908_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36908_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36912_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36912_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36914_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36914_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36918_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36918_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36922_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36922_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36976_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36976_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37006_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37006_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37034_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37034_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37050_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37050_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37058_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37058_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37064_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37064_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37068_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37068_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37072_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37072_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37074_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37074_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37076_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37076_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_37078_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_37078_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_38352_/D  CLK(rise) hk_serial_clk hold -        untested  false_paths
chip_core/_38352_/D  CLK(rise) hk_serial_clk setup -       untested  false_paths
chip_core/_38352_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38352_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38352_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38355_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38355_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38355_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38356_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38356_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38356_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38357_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38357_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38357_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38359_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38359_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38359_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38360_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38360_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38360_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38361_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38361_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38361_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38362_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38362_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38362_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38363_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38363_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38363_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38364_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38364_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38364_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38380_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38380_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38380_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38381_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38381_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38381_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38391_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38391_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38391_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38392_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38392_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38392_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
padframe/flash_io1_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_io1_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_io1_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io1_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/housekeeping/_6489_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6489_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6489_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6490_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6490_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6490_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6491_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6491_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6491_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6492_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6492_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6492_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6659_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6680_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6683_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7141_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7141_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7141_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7146_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7146_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7146_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7147_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7147_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7147_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7150_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7150_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7150_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7151_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7151_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7151_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7152_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7152_/SET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7152_/SET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7157_/D CLK(rise) - hold -         untested  constant_disabled
chip_core/housekeeping/_7157_/D CLK(rise) - setup -        untested  constant_disabled
chip_core/housekeeping/_7157_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7157_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7157_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7158_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7158_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7158_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7159_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7159_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7159_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_38919_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38919_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38919_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38920_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38920_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38920_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_36838_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_36838_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/_36972_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36972_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36974_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36974_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36978_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36978_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36980_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36980_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36984_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36984_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36986_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36986_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_38322_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38322_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38322_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38322_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38322_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38322_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38322_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38323_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38323_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38323_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38323_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38323_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38323_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38323_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38324_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38324_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38324_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38324_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38324_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38324_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38324_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38354_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38354_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38354_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38387_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38387_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38387_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
padframe/flash_io0_pad/DM[0] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[0] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[0] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[1] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[1] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[1] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[2] HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[2] HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/DM[2] HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/ENABLE_H(rise) ENABLE_VDDIO(rise) - hold - untested constant_disabled
padframe/flash_io0_pad/ENABLE_VDDIO(fall) ENABLE_H(fall) - hold - untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[0](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[1](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[2](rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) HLD_OVR(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) INP_DIS(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OE_N(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OUT(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) SLOW(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) VTRIP_SEL(rise) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(high) - - min_pulse_width - untested  constant_disabled
padframe/flash_io0_pad/HLD_H_N(low) - - min_pulse_width -  untested  constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[0](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[1](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) DM[2](rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) ENABLE_H(rise) - setup - untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) HLD_OVR(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) IB_MODE_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) INP_DIS(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OE_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) OUT(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) SLOW(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_H_N(fall) VTRIP_SEL(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_OVR HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_OVR HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/HLD_OVR HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/IB_MODE_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/IB_MODE_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/IB_MODE_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/INP_DIS HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/INP_DIS HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/INP_DIS HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OE_N HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OE_N HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OE_N HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OUT HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OUT HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/OUT HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/SLOW HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/SLOW HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/SLOW HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/VTRIP_SEL HLD_H_N(fall) - hold sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/VTRIP_SEL HLD_H_N(rise) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
padframe/flash_io0_pad/VTRIP_SEL HLD_H_N(fall) - setup sdf_cond(ENABLE_H==1'b1) untested constant_disabled
chip_core/_38407_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38407_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38407_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38408_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38408_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38408_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38409_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38409_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38409_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38410_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38410_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38410_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38418_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38418_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38418_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38419_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38419_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38419_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7145_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7145_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7145_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_38921_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38921_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38921_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38922_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38922_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38922_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38923_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38923_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38923_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38924_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38924_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38924_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38925_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38925_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38925_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/clock_ctrl/_418_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_418_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_418_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_418_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_418_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_418_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_418_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_470_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_470_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_470_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_470_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_470_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_470_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_470_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_465_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_465_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_465_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_465_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_465_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_465_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_465_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_415_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_415_/SET_B(rise) CLK(rise) clk recovery - untested false_paths
chip_core/clock_ctrl/_415_/SET_B(rise) CLK(rise) clk removal - untested false_paths
chip_core/clock_ctrl/_416_/D CLK(rise) - hold  -           untested  constant_disabled
chip_core/clock_ctrl/_416_/D CLK(rise) - setup -           untested  constant_disabled
chip_core/clock_ctrl/_416_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_416_/SET_B(rise) CLK(rise) clk recovery - untested false_paths
chip_core/clock_ctrl/_416_/SET_B(rise) CLK(rise) clk removal - untested false_paths
chip_core/_38317_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38317_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38317_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38317_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38317_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38317_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38317_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38345_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38345_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38345_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38345_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38345_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38345_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38345_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38345_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38345_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38345_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38345_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38345_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38351_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38351_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38351_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38351_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38351_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38351_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38351_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38351_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38351_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38351_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38351_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38351_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38358_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38358_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38358_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38378_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38378_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38378_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38378_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38378_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38378_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38378_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38378_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38378_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38378_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38378_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38378_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38379_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38379_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38379_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38382_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38382_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38382_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38383_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38383_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38383_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38384_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38384_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38384_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38385_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38385_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38385_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38386_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38386_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38386_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38388_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38388_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38388_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38389_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38389_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38389_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38390_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38390_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38390_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38411_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38411_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38411_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38412_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38412_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38412_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38413_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38413_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38413_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38415_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38415_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38415_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38416_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38416_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38416_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38417_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38417_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38417_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38917_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38917_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38917_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38917_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38917_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38917_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38917_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38917_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38917_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38917_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38917_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38917_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38926_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38926_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38926_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38927_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38927_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38927_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38928_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38928_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38928_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38929_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38929_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38929_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38930_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38930_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38930_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/clock_ctrl/_458_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_458_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_458_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_458_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_458_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_458_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_458_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_443_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_443_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_443_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_443_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_443_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_443_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_443_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_444_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_444_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_444_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_444_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_444_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_444_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_444_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_433_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_433_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_433_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_433_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_433_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_433_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_433_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_434_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_434_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_434_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_434_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_434_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_434_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_434_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_435_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_435_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_435_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_435_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_435_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_435_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_435_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_461_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_461_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_461_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_461_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_461_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_461_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_461_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_426_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_426_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_426_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_426_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_426_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_426_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_426_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_466_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_466_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_466_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_466_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_466_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_466_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_466_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_427_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_427_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_427_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_427_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_427_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_427_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_427_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_467_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_467_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_467_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_467_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_467_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_467_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_467_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_428_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_428_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_428_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_428_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_428_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_428_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_428_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_468_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_468_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_468_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_468_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_468_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_468_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_468_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_429_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_429_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_429_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_429_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_429_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_429_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_429_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_469_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_469_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_469_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_469_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_469_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_469_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_469_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_451_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_451_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_451_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_451_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_451_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_451_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_451_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_452_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_452_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_452_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_452_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_452_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_452_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_452_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_453_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_453_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_453_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_453_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_453_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_453_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_453_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_414_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_414_/SET_B(rise) CLK(rise) clk recovery - untested false_paths
chip_core/clock_ctrl/_414_/SET_B(rise) CLK(rise) clk removal - untested false_paths
chip_core/clock_ctrl/_454_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_454_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_454_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_454_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_454_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_454_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_454_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_455_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_455_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_455_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_455_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_455_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_455_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_455_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_457_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_457_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_457_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_457_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_457_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_457_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_457_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/_38318_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38318_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38318_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38318_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38318_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38318_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38318_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38319_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38319_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38319_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38319_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38319_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38319_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38319_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38320_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38320_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38320_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38320_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38320_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38320_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38320_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38321_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38321_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38321_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38321_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38321_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38321_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38321_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38331_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38331_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38331_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38331_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38331_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38331_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38331_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38332_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38332_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38332_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38332_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38332_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38332_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38332_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38333_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38333_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38333_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38333_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38333_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38333_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38333_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38334_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38334_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38334_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38334_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38334_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38334_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38334_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38335_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38335_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38335_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38335_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38335_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38335_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38335_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38336_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38336_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38336_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38336_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38336_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38336_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38336_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38337_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38337_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38337_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38337_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38337_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38337_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38337_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38338_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_38338_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_38338_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_38338_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_38338_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38338_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_38338_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38339_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38339_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38339_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38339_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38339_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38339_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38339_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38339_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38339_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38339_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38339_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38339_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38340_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38340_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38340_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38340_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38340_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38340_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38340_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38340_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38340_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38340_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38340_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38340_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38341_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38341_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38341_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38341_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38341_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38341_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38341_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38341_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38341_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38341_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38341_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38341_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38343_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38343_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38343_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38343_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38343_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38343_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38343_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38343_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38343_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38343_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38343_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38343_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38347_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38347_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38347_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38347_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38347_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38347_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38347_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38347_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38347_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38347_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38347_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38347_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38349_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38349_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38349_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38349_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38349_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38349_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38349_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38349_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38349_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38349_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38349_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38349_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38405_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38405_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38405_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38405_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38405_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38405_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38405_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38405_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38405_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38405_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38405_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38405_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38406_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38406_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38406_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38414_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38414_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38414_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38434_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38434_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38434_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38435_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38435_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38435_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38436_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38436_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38436_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38437_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38437_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38437_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38445_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38445_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38445_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38446_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38446_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38446_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_3954_/A B hkspi_clk clock_gating_hold - untested false_paths
chip_core/housekeeping/_3954_/A B hkspi_clk clock_gating_setup - untested false_paths
chip_core/housekeeping/_7160_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7160_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7160_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7162_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7162_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7162_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7165_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7165_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7165_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7167_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7167_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7167_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7169_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7169_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7169_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7170_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7170_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7170_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7171_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7171_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7171_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7172_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7172_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7172_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7173_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7173_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7173_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_38898_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38898_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38898_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38931_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38931_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38931_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/clock_ctrl/_419_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_419_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_419_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_419_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_419_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_419_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_419_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_459_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_459_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_459_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_459_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_459_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_459_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_459_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_440_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_440_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_440_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_440_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_440_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_440_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_440_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_441_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_441_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_441_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_441_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_441_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_441_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_441_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_442_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_442_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_442_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_442_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_442_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_442_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_442_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_449_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_449_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_449_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_449_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_449_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_449_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_449_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_430_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_430_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_430_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_430_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_430_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_430_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_430_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_431_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_431_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_431_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_431_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_431_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_431_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_431_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_432_/D CLK_N(fall) - hold -          untested  no_endpoint_clock
chip_core/clock_ctrl/_432_/D CLK_N(fall) - setup -         untested  no_endpoint_clock
chip_core/clock_ctrl/_432_/CLK_N(high) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_432_/CLK_N(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_432_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_432_/RESET_B(rise) CLK_N(fall) - recovery - untested no_clock
chip_core/clock_ctrl/_432_/RESET_B(rise) CLK_N(fall) - removal - untested no_clock
chip_core/clock_ctrl/_436_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_436_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_436_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_436_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_436_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_436_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_436_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_437_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_437_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_437_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_437_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_437_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_437_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_437_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_438_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_438_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_438_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_438_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_438_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_438_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_438_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_439_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_439_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_439_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_439_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_439_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_439_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_439_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_420_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_420_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_420_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_420_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_420_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_420_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_420_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_460_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_460_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_460_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_460_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_460_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_460_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_460_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_462_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_462_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_462_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_462_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_462_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_462_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_462_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_463_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_463_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_463_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_463_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_463_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_463_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_463_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_424_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_424_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_424_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_424_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_424_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_424_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_424_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_464_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_464_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_464_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_464_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_464_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_464_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_464_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_425_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_425_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_425_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_425_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_425_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_425_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_425_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_450_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_450_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_450_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_450_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_450_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_450_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_450_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_456_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_456_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_456_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_456_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_456_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_456_/SET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_456_/SET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/clock_ctrl/_417_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_417_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_417_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_417_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/clock_ctrl/_417_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/clock_ctrl/_417_/RESET_B(rise) CLK(rise) - recovery - untested no_clock
chip_core/clock_ctrl/_417_/RESET_B(rise) CLK(rise) - removal - untested no_clock
chip_core/_38342_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38342_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38342_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38342_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38342_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38342_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38342_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38342_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38342_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38342_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38342_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38342_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38344_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38344_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38344_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38344_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38344_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38344_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38344_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38344_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38344_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38344_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38344_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38344_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38346_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38346_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38346_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38346_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38346_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38346_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38346_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38346_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38346_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38346_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38346_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38346_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38348_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38348_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38348_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38348_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38348_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38348_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38348_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38348_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38348_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38348_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38348_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38348_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38350_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38350_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38350_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38350_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38350_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38350_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38350_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38350_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38350_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38350_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38350_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38350_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38366_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38366_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38366_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38366_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38366_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38366_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38366_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38366_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38366_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38366_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38366_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38366_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38367_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38367_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38367_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38367_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38367_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38367_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38367_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38367_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38367_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38367_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38367_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38367_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38368_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38368_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38368_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38368_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38368_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38368_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38368_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38368_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38368_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38368_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38368_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38368_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38369_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38369_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38369_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38369_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38369_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38369_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38369_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38369_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38369_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38369_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38369_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38369_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38370_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38370_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38370_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38370_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38370_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38370_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38370_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38370_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38370_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38370_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38370_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38370_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38371_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38371_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38371_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38371_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38371_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38371_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38371_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38371_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38371_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38371_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38371_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38371_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38372_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38372_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38372_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38372_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38372_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38372_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38372_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38372_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38372_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38372_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38372_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38372_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38373_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38373_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38373_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38373_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38373_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38373_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38373_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38373_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38373_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38373_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38373_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38373_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38374_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38374_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38374_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38374_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38374_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38374_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38374_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38374_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38374_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38374_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38374_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38374_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38375_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38375_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38375_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38375_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38375_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38375_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38375_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38375_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38375_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38375_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38375_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38375_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38376_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38376_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38376_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38376_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38376_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38376_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38376_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38376_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38376_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38376_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38376_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38376_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38377_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38377_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38377_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38377_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38377_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38377_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38377_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38377_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38377_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38377_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38377_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38377_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38438_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38438_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38438_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38439_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38439_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38439_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38440_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38440_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38440_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38443_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38443_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38443_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38444_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38444_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38444_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6654_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7161_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7161_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7161_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7164_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7164_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7164_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7180_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7180_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7180_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7183_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7183_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7183_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6441_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6442_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6443_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6444_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6446_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6448_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6455_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_38891_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38891_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38891_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38892_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38892_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38892_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38893_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38893_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38893_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38897_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38897_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38897_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38899_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38899_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38899_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38900_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38900_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38900_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38901_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38901_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38901_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38902_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38902_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38902_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38903_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38903_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38903_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38904_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38904_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38904_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38911_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38911_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38911_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38911_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38911_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38911_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38911_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38911_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38911_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38911_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38911_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38911_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_35648_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_35648_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_35648_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35648_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35648_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_35648_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_35648_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_35649_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_35649_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_35649_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35649_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35649_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_35649_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_35649_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/clock_ctrl/_445_/D CLK(rise) - hold  -           untested  no_endpoint_clock
chip_core/clock_ctrl/_445_/D CLK(rise) - setup -           untested  no_endpoint_clock
chip_core/clock_ctrl/_445_/CLK(high) - - min_pulse_width - untested  no_clock
chip_core/clock_ctrl/_445_/CLK(low) - - min_pulse_width -  untested  no_clock
chip_core/_38399_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38399_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38399_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38399_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38399_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38399_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38399_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38399_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38399_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38399_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38399_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38399_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38401_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38401_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38401_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38401_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38401_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38401_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38401_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38401_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38401_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38401_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38401_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38401_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38403_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38403_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38403_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38403_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38403_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38403_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38403_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38403_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38403_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38403_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38403_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38403_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38432_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38432_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38432_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38432_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38432_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38432_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38432_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38432_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38432_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38432_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38432_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38432_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38433_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38433_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38433_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38441_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38441_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38441_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38442_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38442_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38442_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38461_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38461_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38461_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38462_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38462_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38462_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38463_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38463_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38463_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38464_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38464_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38464_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38472_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38472_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38472_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38473_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38473_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38473_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_35333_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_35333_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/housekeeping/_6458_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6459_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6460_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6461_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6462_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6463_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6464_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6465_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6466_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6467_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6468_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6469_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6470_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6655_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6656_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6657_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6658_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7163_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7163_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7163_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7166_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7166_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7166_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7168_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7168_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7168_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7174_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7174_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7174_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7176_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7176_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7176_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7177_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7177_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7177_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7179_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7179_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7179_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7182_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7182_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7182_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7184_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7184_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7184_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7185_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7185_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7185_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6434_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6435_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6436_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6437_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6438_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6439_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6440_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6445_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6447_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6449_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6456_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6457_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_38908_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38908_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38908_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38908_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38908_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38908_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38908_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38908_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38908_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38908_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38908_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38908_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_35650_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_35650_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_35650_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35650_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35650_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_35650_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_35650_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_35651_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_35651_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_35651_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35651_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35651_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_35651_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_35651_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_35652_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_35652_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_35652_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35652_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35652_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_35652_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_35652_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38393_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38393_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38393_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38393_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38393_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38393_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38393_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38393_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38393_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38393_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38393_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38393_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38394_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38394_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38394_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38394_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38394_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38394_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38394_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38394_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38394_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38394_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38394_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38394_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38400_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38400_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38400_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38400_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38400_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38400_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38400_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38400_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38400_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38400_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38400_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38400_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38402_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38402_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38402_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38402_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38402_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38402_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38402_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38402_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38402_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38402_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38402_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38402_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38404_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38404_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38404_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38404_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38404_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38404_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38404_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38404_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38404_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38404_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38404_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38404_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38426_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38426_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38426_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38426_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38426_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38426_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38426_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38426_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38426_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38426_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38426_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38426_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38427_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38427_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38427_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38427_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38427_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38427_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38427_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38427_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38427_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38427_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38427_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38427_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38431_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38431_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38431_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38431_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38431_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38431_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38431_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38431_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38431_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38431_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38431_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38431_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38465_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38465_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38465_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38466_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38466_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38466_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38467_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38467_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38467_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38471_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38471_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38471_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6677_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6678_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6679_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6681_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6684_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6685_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6686_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7175_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7175_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7175_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7178_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7178_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7178_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7181_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7181_/RESET_B(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7181_/RESET_B(rise) CLK(rise) clk removal - untested no_paths
chip_core/_38869_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38869_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38869_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38870_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38870_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38870_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38871_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38871_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38871_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38872_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38872_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38872_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38873_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38873_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38873_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38876_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38876_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38876_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38877_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38877_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38877_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38894_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38894_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38894_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38895_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38895_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38895_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38896_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38896_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38896_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38913_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38913_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38913_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38913_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38913_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38913_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38913_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38913_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38913_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38913_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38913_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38913_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38916_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38916_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38916_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38916_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38916_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38916_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38916_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38916_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38916_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38916_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38916_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38916_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_35653_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_35653_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_35653_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35653_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35653_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_35653_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_35653_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_35654_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_35654_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_35654_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35654_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35654_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_35654_/RESET_B(rise) CLK(rise) - recovery -     untested  no_clock
chip_core/_35654_/RESET_B(rise) CLK(rise) - removal -      untested  no_clock
chip_core/_38395_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38395_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38395_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38395_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38395_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38395_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38395_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38395_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38395_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38395_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38395_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38395_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38396_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38396_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38396_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38396_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38396_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38396_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38396_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38396_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38396_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38396_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38396_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38396_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38397_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38397_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38397_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38397_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38397_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38397_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38397_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38397_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38397_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38397_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38397_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38397_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38398_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38398_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38398_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38398_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38398_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38398_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38398_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38398_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38398_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38398_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38398_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38398_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38420_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38420_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38420_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38420_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38420_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38420_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38420_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38420_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38420_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38420_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38420_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38420_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38421_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38421_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38421_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38421_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38421_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38421_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38421_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38421_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38421_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38421_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38421_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38421_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38422_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38422_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38422_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38422_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38422_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38422_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38422_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38422_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38422_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38422_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38422_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38422_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38423_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38423_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38423_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38423_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38423_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38423_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38423_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38423_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38423_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38423_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38423_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38423_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38424_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38424_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38424_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38424_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38424_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38424_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38424_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38424_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38424_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38424_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38424_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38424_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38425_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38425_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38425_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38425_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38425_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38425_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38425_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38425_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38425_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38425_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38425_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38425_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38428_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38428_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38428_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38428_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38428_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38428_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38428_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38428_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38428_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38428_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38428_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38428_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38429_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38429_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38429_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38429_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38429_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38429_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38429_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38429_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38429_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38429_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38429_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38429_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38430_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38430_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38430_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38430_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38430_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38430_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38430_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38430_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38430_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38430_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38430_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38430_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38459_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38459_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38459_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38459_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38459_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38459_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38459_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38459_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38459_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38459_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38459_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38459_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38460_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38460_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38460_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38468_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38468_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38468_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38469_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38469_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38469_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38470_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38470_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38470_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38489_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38489_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38489_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38491_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38491_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38491_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38498_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38498_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38498_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38499_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38499_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38499_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38500_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38500_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38500_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_35331_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_35331_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/housekeeping/_7204_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7199_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_38864_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38864_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38864_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38865_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38865_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38865_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38866_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38866_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38866_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38885_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38885_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38885_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38885_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38885_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38885_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38885_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38885_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38885_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38885_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38885_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38885_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38886_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38886_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38886_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38886_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38886_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38886_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38886_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38886_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38886_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38886_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38886_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38886_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38889_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38889_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38889_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38889_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38889_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38889_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38889_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38889_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38889_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38889_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38889_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38889_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38905_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38905_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38905_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38905_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38905_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38905_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38905_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38905_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38905_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38905_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38905_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38905_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38906_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38906_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38906_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38906_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38906_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38906_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38906_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38906_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38906_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38906_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38906_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38906_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38907_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38907_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38907_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38907_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38907_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38907_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38907_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38907_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38907_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38907_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38907_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38907_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38909_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38909_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38909_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38909_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38909_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38909_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38909_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38909_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38909_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38909_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38909_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38909_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38910_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38910_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38910_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38910_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38910_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38910_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38910_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38910_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38910_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38910_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38910_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38910_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38912_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38912_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38912_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38912_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38912_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38912_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38912_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38912_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38912_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38912_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38912_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38912_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38914_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38914_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38914_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38914_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38914_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38914_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38914_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38914_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38914_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38914_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38914_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38914_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38915_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38915_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38915_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38915_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38915_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38915_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38915_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38915_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38915_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38915_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38915_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38915_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_35334_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35334_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_38453_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38453_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38453_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38453_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38453_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38453_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38453_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38453_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38453_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38453_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38453_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38453_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38488_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38488_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38488_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38490_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38490_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38490_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38492_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38492_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38492_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38493_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38493_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38493_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38494_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38494_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38494_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38527_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38527_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38527_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7197_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7198_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_38867_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38867_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38867_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38868_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38868_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38868_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38874_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38874_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38874_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38875_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38875_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38875_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38884_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38884_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38884_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38884_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38884_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38884_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38884_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38884_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38884_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38884_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38884_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38884_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38888_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38888_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38888_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38888_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38888_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38888_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38888_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38888_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38888_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38888_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38888_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38888_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38890_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38890_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38890_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38890_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38890_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38890_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38890_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38890_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38890_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38890_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38890_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38890_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39352_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39352_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39352_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39355_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39355_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39355_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39356_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39356_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39356_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39357_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39357_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39357_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39358_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39358_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39358_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39361_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39361_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39361_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39362_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39362_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39362_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38457_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38457_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38457_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38457_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38457_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38457_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38457_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38457_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38457_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38457_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38457_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38457_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38487_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38487_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38487_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38495_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38495_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38495_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38496_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38496_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38496_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38497_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38497_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38497_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38517_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38517_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38517_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38526_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38526_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38526_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38541_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38541_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38541_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38542_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38542_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38542_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7202_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6797_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6797_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6797_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6531_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6531_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6531_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6532_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6532_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6532_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6533_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6533_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6533_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6534_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6534_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6534_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7195_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7196_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6801_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6801_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6801_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6802_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6802_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6802_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_38854_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38854_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38854_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38854_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38854_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38854_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38854_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38854_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38854_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38854_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38854_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38854_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38857_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38857_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38857_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38857_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38857_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38857_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38857_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38857_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38857_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38857_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38857_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38857_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38859_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38859_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38859_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38859_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38859_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38859_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38859_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38859_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38859_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38859_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38859_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38859_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38862_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38862_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38862_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38862_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38862_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38862_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38862_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38862_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38862_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38862_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38862_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38862_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38878_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38878_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38878_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38878_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38878_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38878_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38878_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38878_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38878_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38878_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38878_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38878_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38879_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38879_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38879_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38879_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38879_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38879_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38879_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38879_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38879_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38879_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38879_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38879_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38880_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38880_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38880_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38880_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38880_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38880_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38880_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38880_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38880_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38880_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38880_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38880_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38881_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38881_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38881_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38881_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38881_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38881_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38881_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38881_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38881_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38881_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38881_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38881_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38882_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38882_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38882_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38882_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38882_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38882_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38882_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38882_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38882_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38882_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38882_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38882_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38883_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38883_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38883_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38883_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38883_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38883_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38883_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38883_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38883_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38883_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38883_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38883_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38887_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38887_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38887_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38887_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38887_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38887_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38887_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38887_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38887_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38887_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38887_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38887_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39349_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39349_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39349_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39350_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39350_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39350_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39351_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39351_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39351_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39353_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39353_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39353_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39354_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39354_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39354_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39359_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39359_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39359_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39360_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39360_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39360_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38447_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38447_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38447_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38447_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38447_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38447_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38447_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38447_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38447_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38447_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38447_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38447_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38448_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38448_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38448_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38448_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38448_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38448_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38448_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38448_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38448_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38448_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38448_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38448_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38449_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38449_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38449_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38449_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38449_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38449_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38449_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38449_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38449_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38449_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38449_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38449_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38450_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38450_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38450_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38450_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38450_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38450_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38450_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38450_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38450_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38450_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38450_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38450_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38451_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38451_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38451_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38451_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38451_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38451_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38451_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38451_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38451_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38451_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38451_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38451_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38452_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38452_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38452_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38452_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38452_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38452_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38452_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38452_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38452_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38452_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38452_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38452_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38454_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38454_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38454_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38454_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38454_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38454_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38454_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38454_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38454_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38454_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38454_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38454_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38455_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38455_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38455_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38455_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38455_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38455_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38455_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38455_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38455_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38455_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38455_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38455_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38456_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38456_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38456_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38456_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38456_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38456_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38456_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38456_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38456_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38456_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38456_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38456_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38458_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38458_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38458_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38458_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38458_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38458_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38458_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38458_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38458_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38458_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38458_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38458_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38480_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38480_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38480_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38480_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38480_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38480_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38480_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38480_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38480_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38480_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38480_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38480_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38481_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38481_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38481_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38481_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38481_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38481_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38481_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38481_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38481_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38481_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38481_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38481_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38486_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38486_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38486_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38486_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38486_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38486_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38486_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38486_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38486_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38486_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38486_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38486_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38514_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38514_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38514_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38515_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38515_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38515_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38516_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38516_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38516_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38518_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38518_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38518_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38519_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38519_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38519_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38520_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38520_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38520_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38521_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38521_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38521_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38525_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38525_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38525_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38554_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38554_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38554_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7200_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7201_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6790_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6790_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6790_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6793_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6793_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6793_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6796_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6796_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6796_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6798_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6798_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6798_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6799_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6799_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6799_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6676_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6682_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6800_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6800_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6800_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_38851_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38851_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38851_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38851_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38851_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38851_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38851_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38851_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38851_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38851_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38851_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38851_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38852_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38852_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38852_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38852_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38852_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38852_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38852_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38852_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38852_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38852_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38852_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38852_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38861_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38861_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38861_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38861_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38861_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38861_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38861_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38861_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38861_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38861_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38861_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38861_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38863_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38863_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38863_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38863_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38863_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38863_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38863_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38863_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38863_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38863_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38863_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38863_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39327_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39327_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39327_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39328_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39328_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39328_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39329_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39329_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39329_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39330_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39330_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39330_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39331_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39331_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39331_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39335_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39335_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39335_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38477_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38477_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38477_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38477_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38477_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38477_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38477_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38477_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38477_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38477_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38477_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38477_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38484_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38484_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38484_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38484_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38484_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38484_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38484_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38484_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38484_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38484_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38484_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38484_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38522_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38522_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38522_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38523_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38523_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38523_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38524_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38524_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38524_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38543_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38543_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38543_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38546_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38546_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38546_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38547_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38547_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38547_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38548_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38548_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38548_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38550_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38550_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38550_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38552_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38552_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38552_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38553_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38553_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38553_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6471_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6471_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6471_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6472_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6472_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6472_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6473_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6473_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6473_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6474_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6474_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6474_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6475_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6475_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6475_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6476_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6476_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6476_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6477_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6477_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6477_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6478_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6478_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6478_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6479_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6479_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6479_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6480_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6480_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6480_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6481_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6481_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6481_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6482_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6482_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6482_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6483_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6483_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6483_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6484_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6484_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6484_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6485_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6485_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6485_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6486_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6486_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6486_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6791_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6791_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6791_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6792_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6792_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6792_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6794_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6794_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6794_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6530_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6530_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6530_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7186_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6819_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6819_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6819_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6820_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6820_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6820_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_38853_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38853_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38853_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38853_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38853_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38853_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38853_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38853_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38853_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38853_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38853_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38853_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38855_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38855_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38855_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38855_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38855_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38855_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38855_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38855_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38855_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38855_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38855_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38855_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38856_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38856_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38856_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38856_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38856_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38856_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38856_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38856_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38856_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38856_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38856_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38856_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38858_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38858_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38858_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38858_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38858_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38858_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38858_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38858_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38858_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38858_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38858_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38858_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38860_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38860_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38860_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38860_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38860_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38860_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38860_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38860_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38860_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38860_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38860_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38860_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39308_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39308_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39308_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39322_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39322_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39322_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39323_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39323_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39323_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39324_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39324_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39324_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39325_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39325_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39325_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39326_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39326_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39326_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39332_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39332_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39332_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39333_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39333_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39333_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39334_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39334_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39334_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39336_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39336_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39336_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39336_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39336_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39336_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39336_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39336_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39336_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39336_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39336_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39336_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39337_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39337_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39337_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39337_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39337_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39337_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39337_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39337_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39337_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39337_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39337_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39337_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39338_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39338_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39338_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39338_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39338_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39338_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39338_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39338_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39338_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39338_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39338_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39338_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39339_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39339_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39339_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39339_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39339_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39339_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39339_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39339_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39339_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39339_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39339_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39339_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39340_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39340_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39340_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39340_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39340_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39340_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39340_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39340_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39340_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39340_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39340_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39340_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39341_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39341_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39341_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39341_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39341_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39341_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39341_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39341_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39341_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39341_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39341_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39341_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39342_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39342_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39342_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39342_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39342_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39342_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39342_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39342_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39342_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39342_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39342_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39342_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39343_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39343_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39343_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39343_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39343_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39343_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39343_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39343_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39343_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39343_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39343_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39343_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39344_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39344_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39344_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39344_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39344_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39344_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39344_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39344_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39344_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39344_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39344_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39344_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39345_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39345_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39345_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39345_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39345_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39345_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39345_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39345_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39345_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39345_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39345_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39345_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39346_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39346_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39346_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39346_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39346_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39346_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39346_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39346_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39346_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39346_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39346_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39346_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39347_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39347_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39347_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39347_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39347_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39347_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39347_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39347_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39347_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39347_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39347_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39347_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39348_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39348_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39348_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39348_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39348_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39348_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39348_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39348_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39348_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39348_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39348_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39348_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38474_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38474_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38474_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38474_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38474_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38474_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38474_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38474_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38474_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38474_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38474_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38474_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38475_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38475_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38475_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38475_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38475_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38475_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38475_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38475_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38475_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38475_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38475_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38475_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38476_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38476_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38476_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38476_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38476_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38476_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38476_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38476_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38476_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38476_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38476_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38476_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38478_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38478_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38478_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38478_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38478_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38478_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38478_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38478_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38478_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38478_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38478_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38478_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38479_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38479_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38479_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38479_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38479_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38479_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38479_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38479_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38479_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38479_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38479_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38479_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38482_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38482_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38482_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38482_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38482_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38482_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38482_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38482_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38482_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38482_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38482_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38482_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38483_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38483_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38483_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38483_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38483_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38483_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38483_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38483_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38483_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38483_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38483_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38483_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38485_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38485_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38485_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38485_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38485_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38485_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38485_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38485_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38485_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38485_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38485_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38485_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38501_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38501_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38501_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38501_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38501_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38501_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38501_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38501_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38501_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38501_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38501_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38501_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38502_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38502_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38502_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38502_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38502_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38502_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38502_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38502_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38502_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38502_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38502_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38502_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38503_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38503_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38503_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38503_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38503_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38503_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38503_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38503_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38503_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38503_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38503_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38503_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38504_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38504_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38504_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38504_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38504_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38504_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38504_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38504_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38504_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38504_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38504_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38504_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38505_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38505_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38505_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38505_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38505_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38505_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38505_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38505_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38505_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38505_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38505_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38505_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38507_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38507_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38507_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38507_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38507_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38507_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38507_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38507_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38507_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38507_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38507_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38507_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38511_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38511_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38511_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38511_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38511_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38511_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38511_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38511_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38511_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38511_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38511_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38511_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38513_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38513_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38513_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38513_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38513_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38513_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38513_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38513_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38513_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38513_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38513_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38513_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38544_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38544_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38544_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38545_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38545_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38545_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38549_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38549_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38549_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38551_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38551_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38551_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38568_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38568_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38568_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38581_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38581_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38581_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6487_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6487_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6487_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6488_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6488_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6488_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6729_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6729_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6729_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6784_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6784_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6784_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6785_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6785_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6785_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6786_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6786_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6786_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6787_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6787_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6787_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6788_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6788_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6788_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6789_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6789_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6789_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6795_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6795_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6795_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7101_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7101_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7101_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7102_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7102_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7102_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7103_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7103_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7103_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7104_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7104_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7104_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7105_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7105_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7105_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7106_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7106_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7106_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6914_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6914_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6914_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6925_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6925_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6925_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6926_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6926_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6926_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6930_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6930_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6930_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6933_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6933_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6933_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6934_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6934_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6934_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6935_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6935_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6935_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6936_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6936_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6936_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6937_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6937_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6937_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6940_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6940_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6940_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6957_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6957_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6957_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6961_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6961_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6961_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6978_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6978_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6978_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6981_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6981_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6981_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6982_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6982_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6982_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6983_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6983_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6983_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6984_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6984_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6984_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6985_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6985_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6985_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6986_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6986_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6986_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6987_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6987_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6987_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6988_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6988_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6988_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6803_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6803_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6803_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6808_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6808_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6808_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7010_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7010_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7010_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6811_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6811_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6811_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6812_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6812_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6812_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6817_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6817_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6817_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6818_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6818_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6818_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6821_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6821_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6821_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6823_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6823_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6823_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6824_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6824_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6824_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6825_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6825_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6825_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6826_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6826_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6826_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6827_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6827_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6827_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6828_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6828_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6828_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7050_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7050_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7050_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_39268_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39268_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39268_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39269_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39269_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39269_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39301_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39301_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39301_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39302_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39302_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39302_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39303_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39303_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39303_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39304_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39304_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39304_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39307_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39307_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39307_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39313_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39313_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39313_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39313_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39313_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39313_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39313_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39313_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39313_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39313_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39313_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39313_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38506_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38506_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38506_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38506_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38506_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38506_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38506_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38506_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38506_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38506_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38506_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38506_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38508_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38508_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38508_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38508_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38508_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38508_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38508_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38508_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38508_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38508_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38508_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38508_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38509_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38509_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38509_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38509_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38509_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38509_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38509_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38509_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38509_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38509_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38509_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38509_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38510_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38510_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38510_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38510_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38510_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38510_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38510_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38510_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38510_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38510_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38510_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38510_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38512_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38512_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38512_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38512_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38512_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38512_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38512_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38512_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38512_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38512_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38512_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38512_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38528_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38528_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38528_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38528_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38528_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38528_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38528_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38528_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38528_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38528_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38528_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38528_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38529_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38529_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38529_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38529_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38529_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38529_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38529_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38529_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38529_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38529_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38529_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38529_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38530_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38530_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38530_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38530_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38530_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38530_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38530_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38530_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38530_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38530_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38530_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38530_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38531_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38531_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38531_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38531_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38531_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38531_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38531_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38531_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38531_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38531_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38531_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38531_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38533_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38533_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38533_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38533_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38533_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38533_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38533_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38533_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38533_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38533_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38533_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38533_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38534_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38534_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38534_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38534_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38534_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38534_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38534_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38534_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38534_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38534_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38534_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38534_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38535_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38535_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38535_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38535_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38535_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38535_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38535_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38535_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38535_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38535_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38535_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38535_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38537_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38537_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38537_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38537_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38537_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38537_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38537_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38537_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38537_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38537_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38537_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38537_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38540_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38540_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38540_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38540_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38540_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38540_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38540_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38540_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38540_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38540_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38540_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38540_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38569_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38569_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38569_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38570_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38570_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38570_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38571_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38571_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38571_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38573_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38573_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38573_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38574_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38574_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38574_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38575_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38575_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38575_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38576_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38576_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38576_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38578_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38578_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38578_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38579_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38579_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38579_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38602_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38602_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38602_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6877_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6877_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6877_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6878_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6878_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6878_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7085_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7085_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7085_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7086_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7086_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7086_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7087_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7087_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7087_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7088_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7088_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7088_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7089_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7089_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7089_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6880_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6880_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6880_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6882_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6882_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6882_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6883_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6883_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6883_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6884_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6884_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6884_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7090_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7090_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7090_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7091_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7091_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7091_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7092_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7092_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7092_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6700_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6700_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6700_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6701_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6701_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6701_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6707_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6707_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6707_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6711_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6711_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6711_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6717_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6717_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6717_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6718_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6718_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6718_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6719_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6719_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6719_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6720_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6720_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6720_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6721_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6721_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6721_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6723_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6723_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6723_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6724_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6724_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6724_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6725_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6725_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6725_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6726_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6726_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6726_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6727_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6727_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6727_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6728_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6728_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6728_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6731_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6731_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6731_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6732_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6732_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6732_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6733_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6733_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6733_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6734_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6734_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6734_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6735_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6735_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6735_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6736_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6736_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6736_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6742_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6742_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6742_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6744_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6744_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6744_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6757_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6757_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6757_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6758_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6758_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6758_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6759_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6759_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6759_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6760_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6760_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6760_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6761_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6761_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6761_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6782_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6782_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6782_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6783_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6783_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6783_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6600_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6600_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6600_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6601_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6601_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6601_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6602_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6602_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6602_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6604_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6604_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6604_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6606_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6606_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6606_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6608_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6608_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6608_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6609_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6609_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6609_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6612_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6612_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6612_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6619_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6619_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6619_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6620_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6620_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6620_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6622_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6622_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6622_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6629_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6629_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6629_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6630_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6630_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6630_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6631_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6631_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6631_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6632_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6632_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6632_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6633_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6633_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6633_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6639_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6639_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6639_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6640_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6640_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6640_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6641_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6641_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6641_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6642_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6642_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6642_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6643_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6643_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6643_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6687_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6687_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6687_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6688_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6688_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6688_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6689_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6689_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6689_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7107_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7107_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7107_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7108_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7108_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7108_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7109_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7109_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7109_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6690_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6690_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6690_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6697_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6697_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6697_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6698_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6698_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6698_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6699_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6699_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6699_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6909_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6909_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6909_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7110_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7110_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7110_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7111_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7111_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7111_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7112_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7112_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7112_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7113_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7113_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7113_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7115_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7115_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7115_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7116_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7116_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7116_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7117_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7117_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7117_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7118_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7118_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7118_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7119_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7119_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7119_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6910_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6910_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6910_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6911_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6911_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6911_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6912_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6912_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6912_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6913_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6913_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6913_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6915_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6915_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6915_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6917_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6917_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6917_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6918_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6918_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6918_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6919_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6919_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6919_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7120_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7120_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7120_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7121_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7121_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7121_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7122_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7122_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7122_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7123_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7123_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7123_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7124_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7124_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7124_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7125_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7125_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7125_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7126_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7126_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7126_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7127_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7127_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7127_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7128_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7128_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7128_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7129_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7129_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7129_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6920_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6920_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6920_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6921_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6921_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6921_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6922_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6922_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6922_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6923_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6923_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6923_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6924_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6924_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6924_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6927_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6927_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6927_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6928_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6928_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6928_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6929_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6929_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6929_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6931_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6931_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6931_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6932_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6932_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6932_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6938_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6938_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6938_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6939_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6939_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6939_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6941_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6941_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6941_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6942_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6942_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6942_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6525_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6525_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6525_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6944_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6944_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6944_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6526_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6526_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6526_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6945_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6945_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6945_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6527_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6527_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6527_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6946_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6946_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6946_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6528_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6528_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6528_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6947_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6947_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6947_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6529_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6529_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6529_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6948_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6948_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6948_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6950_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6950_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6950_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6953_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6953_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6953_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6535_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6535_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6535_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6954_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6954_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6954_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6536_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6536_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6536_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6538_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6538_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6538_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6539_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6539_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6539_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6958_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6958_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6958_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6959_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6959_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6959_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6960_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6960_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6960_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6962_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6962_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6962_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6963_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6963_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6963_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6964_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6964_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6964_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6965_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6965_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6965_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6966_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6966_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6966_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6968_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6968_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6968_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6970_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6970_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6970_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6971_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6971_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6971_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6972_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6972_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6972_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6973_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6973_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6973_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6974_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6974_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6974_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6976_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6976_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6976_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6979_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6979_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6979_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6980_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6980_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6980_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6989_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6989_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6989_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6990_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6990_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6990_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6992_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6992_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6992_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6993_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6993_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6993_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6996_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6996_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6996_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6997_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6997_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6997_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6998_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6998_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6998_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7000_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7000_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7000_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7001_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7001_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7001_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7002_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7002_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7002_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7003_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7003_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7003_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7004_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7004_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7004_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7005_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7005_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7005_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7006_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7006_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7006_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7007_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7007_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7007_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7008_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7008_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7008_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7009_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7009_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7009_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6594_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6594_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6594_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6595_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6595_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6595_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6804_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6804_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6804_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6596_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6596_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6596_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6805_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6805_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6805_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6597_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6597_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6597_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6806_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6806_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6806_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6598_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6598_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6598_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6807_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6807_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6807_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6599_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6599_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6599_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6809_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6809_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6809_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7011_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7011_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7011_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7013_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7013_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7013_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7014_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7014_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7014_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7015_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7015_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7015_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7016_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7016_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7016_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7017_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7017_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7017_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7018_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7018_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7018_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6810_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6810_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6810_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6813_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6813_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6813_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6814_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6814_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6814_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6816_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6816_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6816_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7021_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7021_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7021_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7022_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7022_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7022_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7023_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7023_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7023_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7024_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7024_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7024_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7025_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7025_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7025_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7026_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7026_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7026_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7027_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7027_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7027_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7028_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7028_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7028_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7029_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7029_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7029_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6822_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6822_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6822_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6829_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6829_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6829_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7030_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7030_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7030_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7031_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7031_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7031_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7032_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7032_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7032_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7033_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7033_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7033_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7034_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7034_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7034_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7035_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7035_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7035_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7036_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7036_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7036_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6830_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6830_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6830_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6831_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6831_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6831_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6832_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6832_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6832_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6833_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6833_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6833_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6834_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6834_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6834_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6835_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6835_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6835_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6836_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6836_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6836_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6837_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6837_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6837_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6838_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6838_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6838_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6839_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6839_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6839_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7045_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7045_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7045_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7046_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7046_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7046_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7048_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7048_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7048_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7049_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7049_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7049_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6840_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6840_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6840_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6842_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6842_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6842_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6843_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6843_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6843_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6844_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6844_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6844_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6845_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6845_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6845_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6846_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6846_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6846_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6848_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6848_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6848_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6849_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6849_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6849_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7051_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7051_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7051_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7052_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7052_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7052_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6850_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6850_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6850_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6851_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6851_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6851_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6852_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6852_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6852_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6853_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6853_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6853_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6854_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6854_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6854_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6855_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6855_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6855_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6856_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6856_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6856_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6857_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6857_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6857_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6858_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6858_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6858_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6859_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6859_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6859_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7069_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7069_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7069_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6860_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6860_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6860_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7070_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7070_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7070_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7071_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7071_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7071_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7072_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7072_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7072_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7073_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7073_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7073_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7074_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7074_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7074_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7075_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7075_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7075_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6450_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6450_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6450_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6451_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6451_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6451_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6452_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6452_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6452_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6453_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6453_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6453_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6454_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6454_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6454_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_39275_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39275_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39275_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39277_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39277_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39277_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39309_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39309_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39309_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39309_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39309_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39309_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39309_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39309_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39309_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39309_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39309_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39309_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39310_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39310_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39310_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39310_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39310_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39310_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39310_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39310_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39310_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39310_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39310_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39310_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39311_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39311_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39311_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39311_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39311_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39311_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39311_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39311_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39311_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39311_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39311_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39311_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39312_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39312_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39312_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39312_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39312_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39312_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39312_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39312_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39312_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39312_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39312_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39312_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39314_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39314_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39314_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39314_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39314_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39314_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39314_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39314_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39314_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39314_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39314_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39314_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39315_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39315_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39315_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39315_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39315_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39315_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39315_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39315_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39315_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39315_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39315_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39315_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39316_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39316_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39316_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39316_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39316_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39316_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39316_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39316_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39316_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39316_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39316_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39316_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39317_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39317_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39317_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39317_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39317_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39317_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39317_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39317_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39317_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39317_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39317_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39317_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39318_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39318_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39318_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39318_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39318_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39318_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39318_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39318_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39318_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39318_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39318_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39318_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39319_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39319_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39319_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39319_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39319_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39319_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39319_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39319_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39319_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39319_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39319_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39319_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39320_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39320_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39320_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39320_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39320_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39320_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39320_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39320_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39320_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39320_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39320_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39320_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39321_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39321_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39321_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39321_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39321_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39321_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39321_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39321_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39321_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39321_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39321_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39321_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38532_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38532_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38532_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38532_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38532_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38532_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38532_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38532_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38532_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38532_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38532_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38532_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38536_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38536_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38536_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38536_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38536_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38536_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38536_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38536_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38536_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38536_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38536_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38536_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38538_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38538_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38538_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38538_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38538_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38538_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38538_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38538_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38538_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38538_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38538_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38538_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38539_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38539_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38539_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38539_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38539_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38539_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38539_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38539_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38539_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38539_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38539_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38539_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38572_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38572_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38572_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38577_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38577_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38577_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38580_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38580_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38580_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38599_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38599_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38599_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38600_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38600_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38600_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38601_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38601_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38601_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38603_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38603_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38603_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38608_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38608_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38608_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6876_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6876_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6876_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6879_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6879_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6879_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7080_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7080_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7080_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7081_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7081_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7081_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7082_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7082_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7082_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7084_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7084_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7084_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6881_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6881_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6881_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6885_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6885_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6885_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6886_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6886_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6886_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6887_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6887_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6887_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6888_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6888_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6888_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6889_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6889_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6889_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7093_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7093_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7093_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7094_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7094_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7094_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7096_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7096_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7096_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7097_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7097_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7097_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7098_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7098_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7098_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7099_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7099_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7099_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6890_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6890_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6890_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6891_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6891_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6891_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6892_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6892_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6892_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6893_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6893_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6893_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6894_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6894_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6894_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6895_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6895_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6895_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6896_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6896_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6896_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6897_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6897_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6897_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6898_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6898_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6898_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6899_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6899_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6899_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6702_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6702_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6702_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6703_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6703_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6703_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6704_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6704_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6704_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6706_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6706_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6706_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6708_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6708_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6708_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6709_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6709_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6709_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6710_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6710_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6710_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6712_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6712_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6712_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6713_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6713_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6713_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6714_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6714_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6714_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6716_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6716_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6716_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6722_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6722_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6722_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6730_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6730_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6730_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6738_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6738_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6738_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6739_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6739_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6739_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6740_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6740_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6740_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6741_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6741_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6741_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6743_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6743_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6743_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6745_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6745_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6745_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6746_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6746_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6746_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6747_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6747_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6747_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6748_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6748_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6748_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6749_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6749_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6749_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6750_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6750_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6750_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6751_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6751_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6751_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6752_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6752_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6752_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6754_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6754_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6754_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6755_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6755_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6755_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6603_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6603_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6603_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6605_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6605_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6605_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6607_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6607_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6607_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6610_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6610_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6610_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6611_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6611_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6611_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6613_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6613_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6613_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6614_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6614_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6614_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6616_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6616_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6616_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6621_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6621_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6621_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6623_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6623_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6623_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6624_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6624_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6624_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6625_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6625_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6625_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6626_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6626_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6626_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6627_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6627_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6627_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6628_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6628_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6628_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6634_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6634_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6634_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6644_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6644_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6644_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6645_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6645_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6645_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6646_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6646_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6646_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6647_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6647_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6647_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6648_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6648_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6648_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6650_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6650_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6650_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6652_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6652_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6652_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6660_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6660_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6660_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6661_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6661_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6661_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6662_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6662_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6662_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6663_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6663_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6663_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6665_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6665_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6665_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6666_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6666_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6666_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6667_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6667_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6667_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6668_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6668_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6668_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6669_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6669_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6669_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6670_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6670_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6670_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6671_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6671_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6671_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6672_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6672_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6672_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6673_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6673_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6673_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6675_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6675_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6675_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7100_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7100_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7100_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6691_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6691_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6691_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6900_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6900_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6900_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6692_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6692_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6692_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6693_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6693_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6693_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6694_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6694_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6694_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6695_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6695_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6695_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6696_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6696_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6696_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7114_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7114_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7114_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6916_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6916_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6916_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6503_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6503_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6503_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6504_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6504_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6504_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6505_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6505_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6505_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6508_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6508_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6508_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6509_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6509_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6509_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7130_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7130_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7130_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7131_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7131_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7131_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7132_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7132_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7132_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7133_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7133_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7133_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7134_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7134_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7134_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7135_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7135_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7135_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7136_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7136_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7136_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7137_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7137_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7137_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7138_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7138_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7138_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7139_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7139_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7139_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6510_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6510_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6510_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6511_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6511_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6511_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6512_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6512_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6512_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6513_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6513_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6513_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6515_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6515_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6515_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6516_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6516_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6516_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6517_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6517_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6517_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6518_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6518_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6518_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6519_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6519_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6519_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6520_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6520_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6520_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6521_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6521_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6521_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6522_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6522_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6522_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6523_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6523_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6523_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6524_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6524_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6524_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6943_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6943_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6943_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6949_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6949_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6949_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6951_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6951_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6951_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6952_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6952_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6952_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6955_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6955_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6955_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6537_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6537_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6537_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6956_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6956_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6956_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6548_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6548_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6548_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6967_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6967_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6967_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6549_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6549_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6549_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6969_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6969_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6969_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6550_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6550_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6550_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6551_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6551_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6551_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6975_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6975_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6975_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6977_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6977_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6977_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6991_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6991_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6991_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6573_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6573_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6573_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6994_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6994_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6994_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6995_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6995_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6995_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6579_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6579_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6579_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6999_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6999_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6999_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6580_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6580_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6580_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6582_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6582_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6582_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6583_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6583_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6583_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6584_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6584_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6584_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6585_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6585_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6585_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6586_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6586_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6586_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6587_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6587_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6587_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6588_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6588_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6588_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6589_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6589_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6589_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6590_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6590_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6590_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6591_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6591_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6591_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6592_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6592_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6592_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6593_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6593_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6593_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7012_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7012_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7012_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7019_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7019_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7019_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6815_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6815_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6815_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7020_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7020_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7020_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7037_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7037_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7037_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7038_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7038_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7038_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7040_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7040_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7040_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7041_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7041_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7041_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7042_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7042_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7042_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7043_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7043_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7043_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6841_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6841_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6841_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6847_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6847_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6847_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7053_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7053_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7053_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7054_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7054_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7054_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7055_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7055_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7055_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7056_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7056_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7056_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7057_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7057_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7057_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7060_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7060_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7060_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7061_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7061_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7061_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7062_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7062_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7062_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7064_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7064_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7064_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7065_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7065_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7065_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7066_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7066_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7066_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7067_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7067_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7067_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6861_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6861_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6861_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6864_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6864_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6864_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6865_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6865_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6865_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6866_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6866_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6866_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6868_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6868_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6868_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7076_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7076_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7076_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7077_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7077_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7077_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7078_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7078_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7078_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6870_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6870_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6870_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6872_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6872_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6872_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6874_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6874_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6874_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6875_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6875_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6875_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_39270_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39270_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39270_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39273_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39273_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39273_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39274_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39274_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39274_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39276_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39276_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39276_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39278_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39278_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39278_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39279_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39279_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39279_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39281_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39281_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39281_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39295_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39295_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39295_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39299_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39299_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39299_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39300_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39300_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39300_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39305_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39305_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39305_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39306_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39306_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39306_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38557_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38557_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38557_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38557_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38557_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38557_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38557_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38557_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38557_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38557_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38557_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38557_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38558_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38558_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38558_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38558_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38558_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38558_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38558_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38558_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38558_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38558_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38558_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38558_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38559_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38559_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38559_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38559_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38559_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38559_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38559_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38559_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38559_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38559_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38559_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38559_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38560_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38560_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38560_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38560_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38560_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38560_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38560_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38560_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38560_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38560_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38560_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38560_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38561_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38561_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38561_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38561_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38561_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38561_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38561_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38561_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38561_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38561_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38561_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38561_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38563_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38563_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38563_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38563_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38563_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38563_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38563_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38563_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38563_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38563_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38563_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38563_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38565_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38565_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38565_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38565_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38565_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38565_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38565_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38565_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38565_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38565_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38565_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38565_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38566_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38566_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38566_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38566_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38566_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38566_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38566_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38566_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38566_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38566_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38566_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38566_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38567_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38567_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38567_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38567_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38567_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38567_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38567_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38567_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38567_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38567_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38567_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38567_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38595_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38595_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38595_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38596_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38596_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38596_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38635_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38635_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38635_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7083_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7083_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7083_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6495_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6495_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6495_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6705_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6705_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6705_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6499_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6499_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6499_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6715_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6715_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6715_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6737_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6737_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6737_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6753_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6753_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6753_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6756_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6756_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6756_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6769_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6769_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6769_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6770_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6770_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6770_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6771_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6771_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6771_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6772_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6772_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6772_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6773_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6773_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6773_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6615_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6615_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6615_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6617_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6617_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6617_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6618_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6618_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6618_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6635_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6635_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6635_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6636_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6636_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6636_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6637_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6637_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6637_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6638_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6638_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6638_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6649_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6649_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6649_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6651_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6651_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6651_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6653_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6653_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6653_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6664_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6664_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6664_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6674_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6674_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6674_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6901_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6901_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6901_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6902_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6902_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6902_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6903_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6903_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6903_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6904_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6904_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6904_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6905_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6905_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6905_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6906_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6906_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6906_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6907_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6907_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6907_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6908_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6908_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6908_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6500_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6500_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6500_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7140_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7140_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7140_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6552_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6552_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6552_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6569_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6569_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6569_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6570_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6570_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6570_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6571_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6571_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6571_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6574_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6574_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6574_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6575_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6575_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6575_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6576_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6576_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6576_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6577_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6577_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6577_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6578_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6578_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6578_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6581_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6581_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6581_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7047_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7047_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7047_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7058_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7058_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7058_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7059_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7059_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7059_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7063_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7063_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7063_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7068_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7068_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7068_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6862_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6862_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6862_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6863_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6863_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6863_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6867_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6867_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6867_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6869_/SET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6869_/SET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6869_/SET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7079_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7079_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7079_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6871_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6871_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6871_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6873_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6873_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6873_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_39241_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39241_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39241_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39242_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39242_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39242_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39244_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39244_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39244_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39245_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39245_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39245_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39246_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39246_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39246_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39249_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39249_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39249_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39250_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39250_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39250_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39251_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39251_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39251_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39252_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39252_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39252_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39254_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39254_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39254_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39271_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39271_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39271_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39272_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39272_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39272_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39280_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39280_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39280_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39286_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39286_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39286_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39286_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39286_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39286_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39286_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39286_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39286_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39286_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39286_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39286_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39289_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39289_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39289_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39289_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39289_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39289_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39289_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39289_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39289_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39289_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39289_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39289_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39296_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39296_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39296_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39297_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39297_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39297_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39298_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39298_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39298_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38555_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38555_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38555_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38555_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38555_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38555_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38555_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38555_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38555_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38555_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38555_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38555_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38556_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38556_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38556_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38556_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38556_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38556_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38556_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38556_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38556_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38556_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38556_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38556_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38562_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38562_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38562_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38562_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38562_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38562_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38562_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38562_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38562_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38562_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38562_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38562_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38564_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38564_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38564_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38564_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38564_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38564_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38564_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38564_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38564_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38564_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38564_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38564_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38583_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38583_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38583_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38583_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38583_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38583_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38583_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38583_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38583_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38583_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38583_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38583_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38589_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38589_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38589_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38589_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38589_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38589_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38589_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38589_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38589_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38589_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38589_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38589_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38597_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38597_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38597_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38605_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38605_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38605_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38606_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38606_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38606_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38622_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38622_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38622_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38626_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38626_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38626_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38627_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38627_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38627_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38628_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38628_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38628_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38629_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38629_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38629_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38630_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38630_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38630_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38631_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38631_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38631_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38633_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38633_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38633_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7095_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7095_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7095_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6493_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6493_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6493_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6494_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6494_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6494_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6496_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6496_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6496_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6497_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6497_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6497_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6498_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6498_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6498_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6501_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6501_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6501_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6502_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6502_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6502_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6506_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6506_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6506_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6507_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6507_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6507_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6514_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6514_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6514_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6572_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6572_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6572_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7044_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7044_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7044_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_39243_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39243_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39243_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39247_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39247_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39247_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39248_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39248_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39248_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39253_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39253_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39253_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39255_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39255_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39255_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39255_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39255_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39255_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39255_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39255_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39255_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39255_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39255_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39255_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39256_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39256_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39256_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39256_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39256_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39256_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39256_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39256_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39256_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39256_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39256_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39256_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39257_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39257_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39257_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39257_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39257_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39257_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39257_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39257_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39257_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39257_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39257_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39257_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39258_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39258_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39258_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39258_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39258_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39258_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39258_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39258_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39258_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39258_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39258_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39258_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39259_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39259_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39259_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39259_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39259_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39259_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39259_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39259_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39259_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39259_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39259_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39259_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39261_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39261_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39261_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39261_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39261_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39261_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39261_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39261_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39261_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39261_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39261_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39261_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39265_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39265_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39265_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39265_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39265_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39265_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39265_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39265_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39265_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39265_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39265_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39265_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39267_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39267_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39267_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39267_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39267_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39267_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39267_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39267_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39267_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39267_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39267_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39267_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39283_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39283_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39283_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39283_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39283_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39283_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39283_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39283_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39283_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39283_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39283_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39283_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39284_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39284_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39284_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39284_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39284_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39284_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39284_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39284_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39284_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39284_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39284_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39284_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39285_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39285_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39285_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39285_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39285_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39285_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39285_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39285_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39285_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39285_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39285_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39285_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39288_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39288_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39288_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39288_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39288_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39288_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39288_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39288_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39288_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39288_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39288_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39288_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39290_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39290_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39290_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39290_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39290_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39290_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39290_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39290_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39290_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39290_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39290_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39290_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39291_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39291_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39291_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39291_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39291_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39291_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39291_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39291_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39291_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39291_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39291_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39291_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39293_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39293_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39293_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39293_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39293_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39293_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39293_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39293_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39293_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39293_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39293_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39293_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38585_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38585_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38585_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38585_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38585_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38585_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38585_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38585_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38585_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38585_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38585_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38585_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38598_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38598_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38598_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38604_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38604_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38604_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38607_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38607_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38607_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38623_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38623_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38623_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38624_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38624_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38624_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38625_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38625_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38625_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38632_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38632_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38632_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38634_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38634_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38634_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38653_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38653_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38653_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38654_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38654_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38654_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38655_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38655_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38655_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38656_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38656_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38656_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38657_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38657_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38657_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38662_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38662_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38662_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7039_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7039_/RESET_B(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7039_/RESET_B(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_39218_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39218_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39218_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39219_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39219_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39219_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39220_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39220_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39220_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39221_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39221_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39221_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39222_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39222_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39222_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39223_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39223_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39223_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39227_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39227_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39227_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39231_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39231_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39231_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39231_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39231_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39231_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39231_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39231_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39231_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39231_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39231_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39231_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39232_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39232_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39232_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39232_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39232_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39232_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39232_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39232_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39232_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39232_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39232_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39232_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39234_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39234_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39234_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39234_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39234_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39234_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39234_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39234_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39234_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39234_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39234_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39234_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39260_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39260_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39260_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39260_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39260_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39260_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39260_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39260_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39260_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39260_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39260_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39260_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39262_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39262_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39262_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39262_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39262_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39262_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39262_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39262_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39262_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39262_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39262_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39262_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39263_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39263_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39263_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39263_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39263_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39263_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39263_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39263_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39263_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39263_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39263_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39263_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39264_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39264_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39264_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39264_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39264_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39264_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39264_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39264_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39264_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39264_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39264_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39264_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39266_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39266_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39266_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39266_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39266_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39266_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39266_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39266_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39266_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39266_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39266_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39266_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39282_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39282_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39282_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39282_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39282_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39282_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39282_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39282_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39282_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39282_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39282_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39282_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39287_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39287_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39287_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39287_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39287_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39287_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39287_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39287_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39287_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39287_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39287_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39287_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39292_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39292_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39292_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39292_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39292_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39292_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39292_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39292_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39292_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39292_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39292_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39292_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39294_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39294_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39294_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39294_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39294_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39294_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39294_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39294_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39294_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39294_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39294_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39294_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38586_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38586_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38586_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38586_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38586_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38586_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38586_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38586_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38586_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38586_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38586_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38586_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38587_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38587_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38587_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38587_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38587_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38587_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38587_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38587_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38587_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38587_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38587_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38587_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38588_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38588_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38588_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38588_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38588_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38588_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38588_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38588_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38588_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38588_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38588_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38588_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38592_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38592_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38592_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38592_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38592_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38592_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38592_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38592_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38592_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38592_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38592_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38592_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38593_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38593_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38593_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38593_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38593_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38593_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38593_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38593_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38593_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38593_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38593_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38593_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38594_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38594_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38594_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38594_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38594_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38594_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38594_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38594_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38594_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38594_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38594_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38594_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38610_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38610_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38610_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38610_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38610_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38610_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38610_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38610_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38610_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38610_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38610_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38610_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38612_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38612_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38612_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38612_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38612_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38612_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38612_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38612_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38612_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38612_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38612_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38612_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38613_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38613_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38613_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38613_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38613_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38613_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38613_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38613_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38613_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38613_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38613_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38613_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38616_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38616_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38616_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38616_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38616_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38616_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38616_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38616_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38616_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38616_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38616_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38616_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38649_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38649_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38649_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38660_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38660_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38660_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38689_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38689_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38689_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39214_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39214_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39214_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39215_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39215_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39215_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39225_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39225_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39225_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39228_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39228_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39228_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39228_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39228_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39228_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39228_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39228_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39228_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39228_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39228_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39228_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39229_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39229_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39229_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39229_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39229_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39229_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39229_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39229_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39229_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39229_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39229_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39229_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39230_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39230_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39230_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39230_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39230_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39230_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39230_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39230_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39230_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39230_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39230_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39230_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39233_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39233_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39233_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39233_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39233_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39233_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39233_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39233_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39233_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39233_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39233_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39233_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39235_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39235_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39235_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39235_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39235_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39235_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39235_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39235_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39235_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39235_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39235_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39235_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39236_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39236_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39236_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39236_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39236_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39236_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39236_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39236_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39236_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39236_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39236_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39236_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39237_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39237_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39237_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39237_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39237_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39237_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39237_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39237_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39237_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39237_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39237_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39237_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39238_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39238_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39238_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39238_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39238_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39238_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39238_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39238_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39238_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39238_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39238_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39238_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39239_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39239_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39239_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39239_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39239_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39239_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39239_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39239_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39239_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39239_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39239_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39239_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39240_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39240_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39240_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39240_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39240_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39240_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39240_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39240_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39240_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39240_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39240_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39240_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38582_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38582_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38582_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38582_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38582_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38582_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38582_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38582_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38582_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38582_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38582_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38582_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38584_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38584_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38584_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38584_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38584_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38584_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38584_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38584_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38584_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38584_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38584_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38584_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38590_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38590_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38590_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38590_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38590_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38590_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38590_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38590_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38590_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38590_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38590_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38590_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38591_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38591_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38591_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38591_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38591_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38591_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38591_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38591_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38591_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38591_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38591_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38591_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38609_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38609_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38609_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38609_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38609_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38609_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38609_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38609_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38609_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38609_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38609_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38609_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38611_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38611_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38611_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38611_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38611_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38611_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38611_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38611_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38611_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38611_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38611_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38611_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38614_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38614_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38614_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38614_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38614_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38614_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38614_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38614_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38614_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38614_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38614_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38614_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38615_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38615_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38615_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38615_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38615_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38615_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38615_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38615_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38615_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38615_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38615_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38615_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38617_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38617_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38617_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38617_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38617_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38617_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38617_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38617_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38617_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38617_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38617_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38617_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38618_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38618_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38618_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38618_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38618_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38618_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38618_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38618_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38618_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38618_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38618_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38618_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38619_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38619_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38619_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38619_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38619_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38619_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38619_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38619_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38619_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38619_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38619_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38619_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38620_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38620_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38620_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38620_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38620_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38620_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38620_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38620_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38620_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38620_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38620_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38620_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38621_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38621_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38621_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38621_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38621_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38621_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38621_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38621_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38621_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38621_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38621_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38621_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38650_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38650_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38650_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38651_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38651_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38651_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38652_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38652_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38652_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38658_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38658_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38658_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38659_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38659_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38659_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38661_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38661_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38661_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38676_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38676_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38676_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38680_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38680_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38680_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38681_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38681_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38681_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38682_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38682_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38682_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38683_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38683_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38683_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38688_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38688_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38688_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6774_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6775_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6776_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6781_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_39191_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39191_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39191_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39192_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39192_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39192_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39193_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39193_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39193_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39194_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39194_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39194_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39195_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39195_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39195_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39196_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39196_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39196_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39200_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39200_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39200_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39216_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39216_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39216_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39217_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39217_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39217_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39224_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39224_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39224_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39226_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39226_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39226_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38639_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38639_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38639_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38639_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38639_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38639_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38639_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38639_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38639_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38639_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38639_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38639_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38640_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38640_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38640_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38640_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38640_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38640_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38640_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38640_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38640_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38640_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38640_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38640_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38644_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38644_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38644_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38644_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38644_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38644_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38644_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38644_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38644_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38644_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38644_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38644_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38646_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38646_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38646_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38646_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38646_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38646_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38646_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38646_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38646_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38646_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38646_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38646_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38677_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38677_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38677_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38678_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38678_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38678_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38679_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38679_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38679_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38684_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38684_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38684_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38685_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38685_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38685_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38686_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38686_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38686_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38687_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38687_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38687_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38703_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38703_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38703_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38709_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38709_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38709_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38710_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38710_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38710_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38715_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38715_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38715_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38716_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38716_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38716_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6777_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6778_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6779_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_39187_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39187_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39187_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39188_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39188_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39188_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39198_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39198_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39198_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39204_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39204_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39204_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39204_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39204_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39204_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39204_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39204_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39204_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39204_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39204_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39204_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39205_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39205_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39205_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39205_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39205_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39205_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39205_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39205_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39205_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39205_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39205_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39205_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39207_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39207_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39207_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39207_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39207_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39207_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39207_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39207_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39207_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39207_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39207_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39207_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38642_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38642_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38642_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38642_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38642_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38642_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38642_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38642_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38642_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38642_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38642_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38642_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38648_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38648_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38648_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38648_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38648_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38648_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38648_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38648_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38648_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38648_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38648_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38648_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38666_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38666_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38666_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38666_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38666_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38666_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38666_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38666_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38666_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38666_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38666_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38666_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38667_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38667_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38667_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38667_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38667_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38667_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38667_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38667_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38667_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38667_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38667_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38667_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38668_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38668_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38668_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38668_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38668_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38668_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38668_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38668_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38668_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38668_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38668_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38668_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38671_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38671_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38671_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38671_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38671_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38671_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38671_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38671_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38671_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38671_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38671_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38671_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38673_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38673_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38673_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38673_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38673_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38673_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38673_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38673_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38673_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38673_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38673_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38673_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38704_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38704_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38704_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38705_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38705_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38705_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38706_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38706_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38706_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38707_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38707_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38707_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38708_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38708_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38708_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38711_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38711_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38711_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38712_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38712_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38712_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38713_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38713_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38713_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38714_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38714_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38714_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39164_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39164_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39164_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39165_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39165_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39165_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39166_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39166_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39166_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39167_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39167_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39167_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39168_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39168_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39168_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39173_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39173_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39173_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39176_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39176_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39176_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39176_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39176_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39176_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39176_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39176_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39176_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39176_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39176_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39176_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39189_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39189_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39189_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39190_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39190_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39190_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39197_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39197_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39197_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39199_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39199_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39199_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39208_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39208_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39208_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39208_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39208_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39208_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39208_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39208_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39208_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39208_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39208_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39208_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39209_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39209_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39209_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39209_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39209_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39209_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39209_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39209_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39209_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39209_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39209_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39209_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39213_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39213_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39213_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39213_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39213_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39213_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39213_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39213_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39213_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39213_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39213_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39213_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38636_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38636_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38636_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38636_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38636_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38636_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38636_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38636_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38636_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38636_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38636_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38636_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38637_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38637_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38637_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38637_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38637_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38637_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38637_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38637_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38637_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38637_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38637_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38637_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38638_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38638_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38638_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38638_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38638_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38638_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38638_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38638_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38638_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38638_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38638_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38638_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38641_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38641_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38641_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38641_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38641_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38641_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38641_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38641_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38641_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38641_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38641_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38641_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38643_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38643_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38643_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38643_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38643_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38643_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38643_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38643_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38643_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38643_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38643_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38643_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38645_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38645_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38645_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38645_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38645_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38645_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38645_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38645_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38645_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38645_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38645_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38645_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38647_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38647_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38647_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38647_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38647_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38647_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38647_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38647_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38647_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38647_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38647_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38647_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38663_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38663_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38663_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38663_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38663_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38663_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38663_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38663_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38663_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38663_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38663_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38663_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38664_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38664_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38664_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38664_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38664_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38664_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38664_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38664_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38664_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38664_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38664_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38664_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38665_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38665_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38665_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38665_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38665_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38665_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38665_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38665_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38665_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38665_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38665_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38665_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38669_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38669_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38669_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38669_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38669_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38669_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38669_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38669_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38669_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38669_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38669_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38669_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38670_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38670_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38670_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38670_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38670_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38670_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38670_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38670_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38670_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38670_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38670_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38670_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38672_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38672_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38672_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38672_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38672_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38672_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38672_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38672_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38672_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38672_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38672_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38672_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38674_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38674_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38674_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38674_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38674_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38674_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38674_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38674_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38674_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38674_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38674_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38674_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38675_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38675_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38675_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38675_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38675_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38675_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38675_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38675_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38675_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38675_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38675_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38675_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38694_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38694_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38694_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38694_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38694_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38694_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38694_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38694_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38694_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38694_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38694_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38694_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38730_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38730_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38730_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38731_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38731_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38731_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6780_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_39160_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39160_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39160_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39162_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39162_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39162_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39170_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39170_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39170_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39171_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39171_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39171_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39172_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39172_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39172_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39177_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39177_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39177_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39177_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39177_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39177_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39177_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39177_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39177_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39177_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39177_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39177_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39178_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39178_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39178_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39178_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39178_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39178_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39178_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39178_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39178_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39178_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39178_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39178_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39201_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39201_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39201_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39201_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39201_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39201_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39201_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39201_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39201_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39201_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39201_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39201_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39202_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39202_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39202_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39202_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39202_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39202_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39202_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39202_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39202_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39202_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39202_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39202_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39203_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39203_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39203_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39203_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39203_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39203_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39203_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39203_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39203_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39203_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39203_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39203_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39206_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39206_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39206_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39206_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39206_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39206_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39206_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39206_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39206_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39206_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39206_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39206_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39210_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39210_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39210_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39210_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39210_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39210_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39210_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39210_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39210_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39210_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39210_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39210_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39211_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39211_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39211_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39211_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39211_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39211_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39211_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39211_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39211_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39211_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39211_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39211_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39212_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39212_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39212_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39212_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39212_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39212_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39212_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39212_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39212_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39212_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39212_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39212_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38693_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38693_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38693_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38693_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38693_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38693_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38693_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38693_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38693_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38693_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38693_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38693_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38696_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38696_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38696_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38696_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38696_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38696_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38696_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38696_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38696_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38696_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38696_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38696_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38698_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38698_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38698_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38698_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38698_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38698_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38698_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38698_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38698_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38698_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38698_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38698_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38701_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38701_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38701_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38701_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38701_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38701_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38701_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38701_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38701_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38701_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38701_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38701_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38702_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38702_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38702_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38702_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38702_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38702_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38702_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38702_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38702_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38702_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38702_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38702_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38735_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38735_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38735_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38736_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38736_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38736_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38737_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38737_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38737_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38743_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38743_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38743_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39137_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39137_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39137_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39138_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39138_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39138_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39139_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39139_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39139_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39140_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39140_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39140_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39141_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39141_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39141_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39146_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39146_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39146_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39161_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39161_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39161_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39163_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39163_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39163_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39169_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39169_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39169_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39179_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39179_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39179_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39179_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39179_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39179_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39179_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39179_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39179_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39179_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39179_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39179_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39180_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39180_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39180_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39180_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39180_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39180_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39180_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39180_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39180_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39180_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39180_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39180_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39182_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39182_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39182_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39182_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39182_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39182_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39182_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39182_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39182_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39182_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39182_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39182_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39186_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39186_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39186_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39186_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39186_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39186_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39186_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39186_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39186_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39186_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39186_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39186_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38690_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38690_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38690_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38690_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38690_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38690_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38690_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38690_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38690_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38690_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38690_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38690_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38691_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38691_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38691_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38691_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38691_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38691_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38691_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38691_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38691_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38691_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38691_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38691_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38692_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38692_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38692_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38692_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38692_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38692_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38692_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38692_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38692_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38692_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38692_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38692_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38695_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38695_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38695_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38695_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38695_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38695_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38695_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38695_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38695_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38695_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38695_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38695_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38697_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38697_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38697_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38697_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38697_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38697_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38697_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38697_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38697_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38697_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38697_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38697_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38699_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38699_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38699_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38699_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38699_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38699_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38699_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38699_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38699_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38699_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38699_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38699_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38700_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38700_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38700_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38700_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38700_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38700_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38700_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38700_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38700_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38700_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38700_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38700_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38720_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38720_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38720_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38720_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38720_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38720_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38720_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38720_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38720_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38720_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38720_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38720_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38729_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38729_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38729_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38729_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38729_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38729_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38729_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38729_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38729_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38729_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38729_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38729_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38732_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38732_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38732_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38733_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38733_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38733_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38734_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38734_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38734_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38738_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38738_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38738_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38739_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38739_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38739_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38740_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38740_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38740_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38741_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38741_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38741_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38742_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38742_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38742_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38770_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38770_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38770_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6768_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_39119_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39119_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39119_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39133_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39133_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39133_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39142_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39142_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39142_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39143_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39143_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39143_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39144_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39144_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39144_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39150_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39150_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39150_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39150_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39150_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39150_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39150_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39150_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39150_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39150_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39150_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39150_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39151_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39151_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39151_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39151_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39151_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39151_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39151_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39151_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39151_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39151_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39151_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39151_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39152_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39152_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39152_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39152_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39152_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39152_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39152_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39152_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39152_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39152_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39152_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39152_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39174_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39174_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39174_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39174_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39174_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39174_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39174_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39174_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39174_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39174_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39174_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39174_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39175_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39175_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39175_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39175_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39175_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39175_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39175_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39175_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39175_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39175_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39175_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39175_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39181_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39181_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39181_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39181_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39181_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39181_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39181_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39181_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39181_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39181_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39181_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39181_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39183_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39183_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39183_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39183_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39183_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39183_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39183_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39183_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39183_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39183_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39183_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39183_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39184_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39184_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39184_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39184_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39184_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39184_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39184_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39184_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39184_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39184_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39184_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39184_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39185_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39185_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39185_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39185_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39185_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39185_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39185_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39185_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39185_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39185_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39185_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39185_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38757_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38757_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38757_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38758_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38758_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38758_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38759_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38759_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38759_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38766_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38766_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38766_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38767_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38767_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38767_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38768_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38768_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38768_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38769_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38769_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38769_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6764_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6766_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6767_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_39079_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39079_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39079_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39080_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39080_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39080_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39092_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39092_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39092_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39113_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39113_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39113_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39114_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39114_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39114_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39118_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39118_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39118_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39134_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39134_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39134_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39135_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39135_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39135_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39136_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39136_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39136_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39145_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39145_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39145_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39147_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39147_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39147_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39147_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39147_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39147_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39147_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39147_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39147_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39147_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39147_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39147_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39153_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39153_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39153_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39153_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39153_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39153_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39153_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39153_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39153_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39153_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39153_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39153_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39155_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39155_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39155_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39155_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39155_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39155_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39155_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39155_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39155_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39155_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39155_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39155_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39159_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39159_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39159_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39159_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39159_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39159_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39159_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39159_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39159_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39159_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39159_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39159_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38750_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38750_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38750_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38750_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38750_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38750_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38750_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38750_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38750_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38750_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38750_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38750_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38760_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38760_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38760_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38764_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38764_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38764_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38784_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38784_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38784_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38787_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38787_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38787_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38788_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38788_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38788_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38789_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38789_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38789_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38790_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38790_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38790_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38794_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38794_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38794_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38795_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38795_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38795_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38796_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38796_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38796_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38797_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38797_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38797_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6765_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_39081_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39081_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39081_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39089_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39089_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39089_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39091_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39091_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39091_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39106_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39106_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39106_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39107_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39107_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39107_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39108_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39108_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39108_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39109_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39109_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39109_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39110_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39110_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39110_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39111_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39111_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39111_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39112_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39112_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39112_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39115_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39115_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39115_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39116_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39116_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39116_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39117_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39117_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39117_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39123_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39123_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39123_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39123_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39123_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39123_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39123_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39123_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39123_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39123_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39123_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39123_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39124_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39124_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39124_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39124_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39124_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39124_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39124_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39124_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39124_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39124_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39124_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39124_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39125_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39125_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39125_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39125_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39125_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39125_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39125_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39125_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39125_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39125_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39125_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39125_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39148_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39148_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39148_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39148_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39148_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39148_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39148_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39148_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39148_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39148_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39148_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39148_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39149_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39149_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39149_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39149_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39149_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39149_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39149_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39149_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39149_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39149_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39149_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39149_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39154_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39154_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39154_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39154_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39154_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39154_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39154_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39154_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39154_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39154_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39154_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39154_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39156_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39156_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39156_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39156_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39156_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39156_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39156_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39156_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39156_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39156_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39156_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39156_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39157_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39157_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39157_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39157_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39157_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39157_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39157_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39157_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39157_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39157_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39157_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39157_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39158_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39158_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39158_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39158_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39158_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39158_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39158_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39158_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39158_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39158_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39158_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39158_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38717_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38717_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38717_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38717_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38717_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38717_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38717_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38717_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38717_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38717_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38717_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38717_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38718_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38718_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38718_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38718_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38718_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38718_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38718_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38718_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38718_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38718_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38718_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38718_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38719_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38719_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38719_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38719_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38719_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38719_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38719_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38719_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38719_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38719_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38719_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38719_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38721_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38721_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38721_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38721_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38721_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38721_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38721_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38721_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38721_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38721_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38721_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38721_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38722_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38722_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38722_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38722_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38722_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38722_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38722_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38722_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38722_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38722_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38722_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38722_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38723_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38723_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38723_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38723_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38723_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38723_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38723_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38723_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38723_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38723_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38723_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38723_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38724_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38724_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38724_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38724_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38724_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38724_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38724_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38724_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38724_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38724_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38724_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38724_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38725_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38725_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38725_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38725_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38725_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38725_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38725_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38725_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38725_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38725_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38725_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38725_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38726_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38726_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38726_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38726_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38726_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38726_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38726_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38726_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38726_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38726_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38726_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38726_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38727_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38727_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38727_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38727_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38727_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38727_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38727_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38727_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38727_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38727_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38727_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38727_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38728_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38728_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38728_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38728_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38728_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38728_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38728_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38728_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38728_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38728_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38728_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38728_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38747_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38747_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38747_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38747_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38747_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38747_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38747_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38747_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38747_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38747_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38747_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38747_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38748_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38748_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38748_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38748_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38748_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38748_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38748_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38748_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38748_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38748_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38748_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38748_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38749_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38749_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38749_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38749_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38749_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38749_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38749_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38749_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38749_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38749_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38749_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38749_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38751_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38751_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38751_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38751_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38751_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38751_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38751_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38751_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38751_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38751_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38751_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38751_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38753_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38753_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38753_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38753_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38753_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38753_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38753_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38753_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38753_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38753_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38753_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38753_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38756_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38756_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38756_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38756_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38756_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38756_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38756_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38756_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38756_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38756_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38756_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38756_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38761_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38761_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38761_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38762_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38762_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38762_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38763_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38763_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38763_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38765_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38765_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38765_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38785_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38785_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38785_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38823_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38823_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38823_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38824_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38824_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38824_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39052_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39052_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39052_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39054_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39054_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39054_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39063_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39063_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39063_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39082_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39082_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39082_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39083_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39083_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39083_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39084_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39084_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39084_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39085_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39085_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39085_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39086_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39086_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39086_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39087_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39087_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39087_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39088_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39088_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39088_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39090_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39090_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39090_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39120_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39120_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39120_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39120_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39120_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39120_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39120_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39120_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39120_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39120_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39120_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39120_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39121_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39121_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39121_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39121_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39121_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39121_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39121_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39121_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39121_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39121_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39121_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39121_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39126_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39126_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39126_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39126_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39126_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39126_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39126_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39126_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39126_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39126_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39126_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39126_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39132_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39132_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39132_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39132_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39132_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39132_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39132_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39132_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39132_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39132_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39132_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39132_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38752_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38752_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38752_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38752_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38752_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38752_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38752_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38752_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38752_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38752_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38752_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38752_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38755_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38755_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38755_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38755_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38755_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38755_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38755_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38755_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38755_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38755_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38755_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38755_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38791_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38791_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38791_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38792_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38792_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38792_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38811_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38811_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38811_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38820_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38820_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38820_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39053_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39053_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39053_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39055_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39055_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39055_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39056_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39056_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39056_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39057_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39057_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39057_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39058_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39058_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39058_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39059_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39059_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39059_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39060_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39060_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39060_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39061_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39061_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39061_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39062_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39062_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39062_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39064_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39064_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39064_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39065_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39065_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39065_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39093_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39093_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39093_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39093_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39093_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39093_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39093_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39093_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39093_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39093_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39093_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39093_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39095_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39095_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39095_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39095_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39095_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39095_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39095_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39095_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39095_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39095_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39095_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39095_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39096_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39096_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39096_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39096_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39096_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39096_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39096_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39096_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39096_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39096_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39096_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39096_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39098_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39098_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39098_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39098_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39098_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39098_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39098_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39098_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39098_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39098_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39098_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39098_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39099_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39099_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39099_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39099_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39099_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39099_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39099_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39099_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39099_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39099_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39099_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39099_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39103_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39103_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39103_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39103_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39103_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39103_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39103_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39103_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39103_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39103_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39103_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39103_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39104_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39104_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39104_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39104_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39104_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39104_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39104_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39104_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39104_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39104_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39104_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39104_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39105_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39105_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39105_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39105_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39105_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39105_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39105_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39105_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39105_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39105_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39105_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39105_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39122_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39122_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39122_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39122_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39122_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39122_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39122_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39122_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39122_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39122_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39122_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39122_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39127_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39127_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39127_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39127_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39127_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39127_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39127_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39127_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39127_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39127_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39127_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39127_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39128_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39128_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39128_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39128_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39128_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39128_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39128_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39128_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39128_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39128_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39128_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39128_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39129_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39129_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39129_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39129_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39129_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39129_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39129_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39129_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39129_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39129_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39129_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39129_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39130_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39130_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39130_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39130_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39130_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39130_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39130_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39130_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39130_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39130_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39130_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39130_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39131_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39131_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39131_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39131_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39131_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39131_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39131_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39131_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39131_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39131_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39131_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39131_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38744_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38744_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38744_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38744_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38744_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38744_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38744_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38744_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38744_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38744_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38744_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38744_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38745_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38745_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38745_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38745_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38745_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38745_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38745_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38745_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38745_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38745_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38745_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38745_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38746_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38746_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38746_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38746_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38746_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38746_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38746_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38746_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38746_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38746_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38746_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38746_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38754_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38754_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38754_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38754_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38754_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38754_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38754_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38754_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38754_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38754_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38754_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38754_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38771_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38771_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38771_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38771_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38771_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38771_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38771_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38771_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38771_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38771_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38771_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38771_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38777_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38777_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38777_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38777_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38777_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38777_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38777_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38777_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38777_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38777_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38777_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38777_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38781_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38781_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38781_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38781_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38781_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38781_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38781_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38781_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38781_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38781_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38781_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38781_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38783_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38783_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38783_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38783_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38783_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38783_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38783_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38783_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38783_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38783_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38783_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38783_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38786_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38786_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38786_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38793_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38793_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38793_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38814_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38814_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38814_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38815_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38815_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38815_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38816_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38816_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38816_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38817_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38817_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38817_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38818_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38818_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38818_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38819_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38819_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38819_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38822_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38822_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38822_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38838_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38838_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38838_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39037_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39037_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39037_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39038_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39038_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39038_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39051_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39051_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39051_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39051_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39051_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39051_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39051_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39051_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39051_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39051_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39051_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39051_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39066_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39066_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39066_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39066_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39066_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39066_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39066_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39066_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39066_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39066_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39066_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39066_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39067_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39067_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39067_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39067_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39067_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39067_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39067_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39067_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39067_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39067_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39067_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39067_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39068_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39068_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39068_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39068_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39068_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39068_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39068_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39068_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39068_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39068_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39068_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39068_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39069_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39069_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39069_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39069_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39069_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39069_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39069_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39069_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39069_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39069_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39069_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39069_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39070_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39070_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39070_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39070_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39070_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39070_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39070_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39070_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39070_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39070_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39070_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39070_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39071_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39071_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39071_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39071_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39071_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39071_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39071_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39071_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39071_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39071_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39071_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39071_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39072_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39072_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39072_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39072_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39072_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39072_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39072_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39072_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39072_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39072_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39072_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39072_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39073_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39073_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39073_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39073_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39073_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39073_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39073_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39073_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39073_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39073_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39073_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39073_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39074_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39074_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39074_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39074_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39074_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39074_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39074_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39074_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39074_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39074_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39074_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39074_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39075_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39075_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39075_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39075_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39075_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39075_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39075_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39075_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39075_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39075_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39075_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39075_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39076_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39076_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39076_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39076_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39076_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39076_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39076_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39076_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39076_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39076_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39076_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39076_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39077_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39077_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39077_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39077_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39077_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39077_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39077_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39077_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39077_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39077_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39077_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39077_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39078_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39078_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39078_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39078_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39078_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39078_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39078_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39078_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39078_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39078_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39078_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39078_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39094_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39094_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39094_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39094_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39094_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39094_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39094_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39094_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39094_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39094_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39094_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39094_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39097_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39097_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39097_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39097_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39097_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39097_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39097_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39097_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39097_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39097_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39097_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39097_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39100_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39100_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39100_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39100_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39100_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39100_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39100_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39100_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39100_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39100_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39100_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39100_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39101_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39101_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39101_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39101_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39101_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39101_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39101_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39101_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39101_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39101_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39101_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39101_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39102_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39102_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39102_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39102_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39102_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39102_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39102_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39102_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39102_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39102_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39102_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39102_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38772_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38772_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38772_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38772_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38772_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38772_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38772_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38772_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38772_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38772_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38772_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38772_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38773_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38773_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38773_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38773_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38773_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38773_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38773_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38773_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38773_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38773_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38773_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38773_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38774_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38774_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38774_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38774_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38774_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38774_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38774_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38774_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38774_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38774_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38774_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38774_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38776_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38776_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38776_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38776_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38776_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38776_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38776_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38776_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38776_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38776_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38776_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38776_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38801_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38801_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38801_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38801_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38801_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38801_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38801_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38801_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38801_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38801_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38801_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38801_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38807_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38807_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38807_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38807_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38807_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38807_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38807_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38807_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38807_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38807_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38807_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38807_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38812_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38812_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38812_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38813_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38813_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38813_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38821_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38821_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38821_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38846_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38846_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38846_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38847_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38847_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38847_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39025_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39025_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39025_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39026_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39026_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39026_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39027_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39027_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39027_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39028_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39028_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39028_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39029_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39029_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39029_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39030_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39030_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39030_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39031_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39031_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39031_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39032_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39032_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39032_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39033_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39033_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39033_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39034_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39034_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39034_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39035_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39035_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39035_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39036_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39036_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39036_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39039_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39039_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39039_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39039_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39039_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39039_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39039_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39039_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39039_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39039_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39039_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39039_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39040_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39040_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39040_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39040_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39040_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39040_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39040_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39040_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39040_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39040_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39040_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39040_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39041_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39041_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39041_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39041_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39041_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39041_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39041_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39041_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39041_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39041_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39041_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39041_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39044_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39044_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39044_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39044_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39044_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39044_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39044_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39044_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39044_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39044_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39044_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39044_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39049_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39049_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39049_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39049_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39049_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39049_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39049_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39049_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39049_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39049_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39049_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39049_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38775_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38775_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38775_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38775_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38775_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38775_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38775_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38775_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38775_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38775_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38775_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38775_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38778_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38778_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38778_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38778_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38778_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38778_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38778_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38778_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38778_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38778_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38778_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38778_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38779_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38779_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38779_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38779_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38779_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38779_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38779_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38779_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38779_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38779_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38779_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38779_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38780_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38780_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38780_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38780_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38780_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38780_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38780_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38780_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38780_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38780_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38780_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38780_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38782_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38782_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38782_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38782_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38782_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38782_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38782_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38782_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38782_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38782_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38782_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38782_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38798_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38798_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38798_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38798_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38798_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38798_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38798_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38798_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38798_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38798_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38798_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38798_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38799_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38799_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38799_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38799_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38799_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38799_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38799_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38799_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38799_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38799_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38799_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38799_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38800_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38800_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38800_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38800_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38800_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38800_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38800_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38800_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38800_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38800_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38800_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38800_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38804_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38804_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38804_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38804_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38804_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38804_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38804_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38804_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38804_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38804_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38804_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38804_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38805_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38805_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38805_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38805_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38805_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38805_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38805_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38805_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38805_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38805_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38805_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38805_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38808_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38808_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38808_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38808_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38808_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38808_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38808_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38808_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38808_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38808_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38808_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38808_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38810_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38810_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38810_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38810_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38810_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38810_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38810_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38810_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38810_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38810_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38810_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38810_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38831_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38831_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38831_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38831_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38831_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38831_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38831_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38831_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38831_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38831_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38831_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38831_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38837_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38837_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38837_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38837_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38837_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38837_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38837_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38837_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38837_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38837_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38837_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38837_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38839_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38839_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38839_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38840_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38840_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38840_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38841_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38841_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38841_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38842_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38842_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38842_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38843_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38843_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38843_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38844_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38844_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38844_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38845_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38845_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38845_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38848_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38848_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38848_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38849_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38849_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38849_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38850_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38850_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38850_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39001_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39001_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39001_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39002_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39002_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39002_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39009_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39009_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39009_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39042_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39042_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39042_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39042_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39042_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39042_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39042_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39042_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39042_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39042_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39042_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39042_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39043_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39043_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39043_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39043_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39043_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39043_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39043_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39043_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39043_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39043_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39043_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39043_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39045_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39045_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39045_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39045_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39045_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39045_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39045_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39045_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39045_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39045_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39045_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39045_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39046_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39046_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39046_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39046_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39046_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39046_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39046_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39046_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39046_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39046_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39046_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39046_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39047_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39047_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39047_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39047_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39047_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39047_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39047_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39047_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39047_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39047_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39047_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39047_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39048_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39048_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39048_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39048_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39048_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39048_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39048_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39048_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39048_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39048_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39048_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39048_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39050_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39050_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39050_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39050_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39050_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39050_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39050_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39050_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39050_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39050_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39050_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39050_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/housekeeping/_6762_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6763_/RESET_B(low) - - min_pulse_width - untested no_clock
chip_core/_38802_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38802_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38802_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38802_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38802_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38802_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38802_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38802_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38802_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38802_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38802_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38802_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38803_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38803_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38803_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38803_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38803_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38803_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38803_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38803_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38803_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38803_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38803_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38803_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38806_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38806_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38806_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38806_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38806_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38806_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38806_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38806_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38806_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38806_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38806_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38806_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38809_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38809_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38809_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38809_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38809_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38809_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38809_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38809_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38809_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38809_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38809_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38809_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38998_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38998_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38998_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38999_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38999_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38999_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39000_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39000_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39000_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39003_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39003_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39003_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39004_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39004_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39004_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39005_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39005_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39005_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39006_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39006_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39006_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39007_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39007_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39007_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39008_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39008_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39008_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39010_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39010_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39010_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39012_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39012_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39012_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39012_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39012_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39012_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39012_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39012_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39012_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39012_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39012_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39012_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39013_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39013_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39013_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39013_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39013_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39013_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39013_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39013_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39013_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39013_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39013_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39013_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39014_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39014_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39014_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39014_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39014_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39014_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39014_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39014_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39014_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39014_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39014_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39014_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39016_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39016_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39016_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39016_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39016_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39016_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39016_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39016_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39016_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39016_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39016_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39016_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39017_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39017_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39017_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39017_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39017_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39017_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39017_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39017_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39017_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39017_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39017_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39017_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39018_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39018_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39018_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39018_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39018_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39018_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39018_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39018_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39018_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39018_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39018_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39018_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39019_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39019_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39019_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39019_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39019_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39019_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39019_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39019_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39019_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39019_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39019_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39019_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39020_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39020_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39020_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39020_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39020_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39020_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39020_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39020_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39020_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39020_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39020_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39020_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39022_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39022_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39022_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39022_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39022_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39022_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39022_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39022_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39022_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39022_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39022_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39022_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38825_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38825_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38825_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38825_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38825_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38825_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38825_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38825_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38825_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38825_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38825_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38825_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38826_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38826_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38826_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38826_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38826_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38826_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38826_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38826_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38826_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38826_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38826_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38826_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38827_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38827_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38827_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38827_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38827_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38827_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38827_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38827_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38827_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38827_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38827_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38827_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38828_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38828_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38828_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38828_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38828_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38828_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38828_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38828_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38828_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38828_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38828_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38828_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38829_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38829_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38829_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38829_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38829_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38829_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38829_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38829_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38829_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38829_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38829_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38829_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38830_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38830_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38830_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38830_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38830_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38830_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38830_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38830_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38830_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38830_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38830_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38830_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38832_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38832_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38832_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38832_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38832_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38832_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38832_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38832_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38832_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38832_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38832_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38832_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38833_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38833_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38833_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38833_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38833_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38833_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38833_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38833_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38833_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38833_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38833_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38833_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38834_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38834_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38834_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38834_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38834_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38834_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38834_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38834_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38834_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38834_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38834_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38834_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38835_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38835_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38835_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38835_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38835_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38835_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38835_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38835_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38835_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38835_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38835_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38835_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38836_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38836_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38836_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38836_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38836_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38836_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38836_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38836_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38836_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38836_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38836_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38836_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38972_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38972_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38972_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38985_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38985_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38985_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38985_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38985_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38985_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38985_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38985_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38985_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38985_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38985_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38985_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39011_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39011_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_39011_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_39015_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39015_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39015_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39015_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_39015_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39015_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39015_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39015_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39015_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_39015_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_39015_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_39015_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39021_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39021_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39021_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39021_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39021_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39021_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39021_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39021_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39021_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39021_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39021_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39021_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39023_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39023_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39023_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39023_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39023_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39023_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39023_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39023_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39023_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39023_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39023_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39023_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_39024_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_39024_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_39024_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_39024_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_39024_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_39024_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_39024_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_39024_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_39024_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_39024_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_39024_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_39024_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38971_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38971_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38971_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38973_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38973_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38973_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38974_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38974_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38974_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38975_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38975_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38975_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38976_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38976_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38976_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38977_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38977_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38977_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38978_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38978_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38978_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38979_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38979_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38979_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38980_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38980_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38980_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38981_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38981_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38981_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38982_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38982_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38982_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38983_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38983_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38983_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38988_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38988_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38988_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38988_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38988_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38988_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38988_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38988_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38988_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38988_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38988_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38988_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38945_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38945_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38945_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38946_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38946_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38946_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38947_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38947_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38947_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38948_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38948_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38948_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38949_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38949_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38949_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38953_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38953_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38953_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38954_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38954_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38954_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38955_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38955_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38955_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38956_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38956_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38956_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38957_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38957_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38957_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38958_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38958_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38958_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38958_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38958_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38958_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38958_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38958_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38958_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38958_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38958_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38958_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38961_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38961_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38961_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38961_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38961_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38961_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38961_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38961_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38961_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38961_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38961_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38961_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38984_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38984_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38984_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38986_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38986_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38986_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38986_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38986_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38986_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38986_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38986_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38986_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38986_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38986_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38986_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38987_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38987_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38987_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38987_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38987_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38987_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38987_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38987_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38987_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38987_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38987_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38987_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38989_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38989_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38989_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38989_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38989_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38989_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38989_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38989_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38989_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38989_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38989_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38989_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38990_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38990_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38990_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38990_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38990_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38990_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38990_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38990_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38990_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38990_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38990_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38990_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38991_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38991_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38991_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38991_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38991_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38991_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38991_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38991_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38991_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38991_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38991_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38991_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38992_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38992_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38992_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38992_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38992_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38992_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38992_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38992_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38992_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38992_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38992_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38992_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38993_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38993_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38993_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38993_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38993_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38993_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38993_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38993_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38993_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38993_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38993_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38993_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38994_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38994_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38994_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38994_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38994_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38994_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38994_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38994_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38994_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38994_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38994_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38994_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38995_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38995_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38995_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38995_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38995_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38995_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38995_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38995_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38995_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38995_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38995_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38995_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38996_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38996_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38996_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38996_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38996_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38996_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38996_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38996_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38996_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38996_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38996_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38996_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38997_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38997_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38997_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38997_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38997_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38997_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38997_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38997_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38997_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38997_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38997_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38997_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38950_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38950_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38950_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38951_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38951_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38951_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38952_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38952_/RESET_B(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38952_/RESET_B(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38959_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38959_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38959_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38959_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38959_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38959_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38959_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38959_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38959_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38959_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38959_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38959_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38960_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38960_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38960_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38960_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38960_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38960_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38960_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38960_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38960_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38960_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38960_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38960_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38963_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38963_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38963_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38963_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38963_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38963_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38963_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38963_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38963_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38963_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38963_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38963_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38964_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38964_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38964_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38964_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38964_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38964_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38964_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38964_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38964_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38964_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38964_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38964_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38965_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38965_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38965_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38965_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38965_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38965_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38965_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38965_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38965_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38965_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38965_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38965_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38966_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38966_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38966_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38966_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38966_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38966_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38966_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38966_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38966_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38966_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38966_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38966_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38967_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38967_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38967_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38967_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38967_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38967_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38967_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38967_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38967_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38967_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38967_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38967_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38968_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38968_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38968_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38968_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38968_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38968_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38968_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38968_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38968_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38968_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38968_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38968_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38969_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38969_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38969_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38969_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38969_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38969_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38969_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38969_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38969_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38969_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38969_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38969_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38970_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38970_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38970_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38970_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38970_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38970_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38970_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38970_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38970_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38970_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38970_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38970_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38962_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38962_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38962_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38962_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38962_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38962_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38962_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38962_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38962_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38962_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38962_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38962_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38935_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38935_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38935_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38935_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38935_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38935_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38935_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38935_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38935_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38935_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38935_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38935_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38934_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38934_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38934_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38934_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38934_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38934_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38934_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38934_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38934_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38934_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38934_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38934_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38936_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38936_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38936_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38936_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38936_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38936_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38936_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38936_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38936_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38936_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38936_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38936_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38937_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38937_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38937_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38937_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38937_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38937_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38937_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38937_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38937_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38937_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38937_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38937_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38939_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38939_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38939_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38939_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38939_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38939_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38939_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38939_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38939_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38939_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38939_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38939_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38940_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38940_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38940_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38940_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38940_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38940_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38940_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38940_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38940_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38940_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38940_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38940_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38932_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38932_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38932_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38932_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38932_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38932_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38932_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38932_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38932_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38932_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38932_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38932_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38933_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38933_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38933_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38933_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38933_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38933_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38933_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38933_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38933_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38933_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38933_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38933_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38938_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38938_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38938_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38938_/SET_B(low) - -       min_pulse_width -   untested  no_clock
chip_core/_38938_/SET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38938_/SET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38938_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38938_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38938_/RESET_B(low) - -     min_pulse_width -   untested  constant_disabled
chip_core/_38938_/RESET_B(rise) CLK_N(fall) - recovery -   untested  constant_disabled
chip_core/_38938_/RESET_B(rise) CLK_N(fall) - removal -    untested  constant_disabled
chip_core/_38938_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38941_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38941_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38941_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38941_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38941_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38941_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38941_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38941_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38941_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38941_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38941_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38941_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38942_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38942_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38942_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38942_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38942_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38942_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38942_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38942_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38942_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38942_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38942_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38942_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38943_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38943_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38943_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38943_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38943_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38943_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38943_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38943_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38943_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38943_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38943_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38943_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
chip_core/_38944_/D  CLK_N(fall) hk_serial_load hold -     untested  false_paths
chip_core/_38944_/D  CLK_N(fall) hk_serial_load setup -    untested  false_paths
chip_core/_38944_/SET_B(rise) RESET_B(rise) - hold -       untested  constant_disabled
chip_core/_38944_/SET_B(low) - -       min_pulse_width -   untested  constant_disabled
chip_core/_38944_/SET_B(rise) CLK_N(fall) - recovery -     untested  constant_disabled
chip_core/_38944_/SET_B(rise) CLK_N(fall) - removal -      untested  constant_disabled
chip_core/_38944_/SET_B(rise) RESET_B(rise) - setup -      untested  constant_disabled
chip_core/_38944_/RESET_B(rise) SET_B(rise) - hold -       untested  constant_disabled
chip_core/_38944_/RESET_B(low) - -     min_pulse_width -   untested  no_clock
chip_core/_38944_/RESET_B(rise) CLK_N(fall) hk_serial_load recovery - untested false_paths
chip_core/_38944_/RESET_B(rise) CLK_N(fall) hk_serial_load removal - untested false_paths
chip_core/_38944_/RESET_B(rise) SET_B(rise) - setup -      untested  constant_disabled
1
