// Seed: 55657418
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output tri id_15,
    output tri id_16,
    input uwire id_17,
    output tri1 id_18,
    input supply1 id_19,
    output tri1 id_20,
    input wire id_21,
    input wire id_22
);
  logic id_24 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5,
    output supply0 id_6
);
  assign id_2 = -1 == 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_4,
      id_4,
      id_0,
      id_1,
      id_6,
      id_2,
      id_5,
      id_2,
      id_0,
      id_3,
      id_5,
      id_5
  );
endmodule
