
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/pa.fromNcd.tcl
# create_project -name Circuit_Test -dir "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/planAhead_run_1" -part xc3s50tq144-5
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 436.320 ; gain = 63.785
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/VLSI_Training_CDAC/Xilinx/Circuit_Test} }
# set_property target_constrs_file "test.ucf" [current_fileset -constrset]
Adding file 'E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.ucf' to fileset 'constrs_1'
# add_files [list {test.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50tq144-5
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design test.ngc ...
WARNING:NetListWriters:298 - No output is written to test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file test.edif ...
ngc2edif: Total memory usage is 95152 kilobytes

Parsing EDIF File [./planAhead_run_1/Circuit_Test.data/cache/test_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Circuit_Test.data/cache/test_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s50/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s50/ClockBuffers.xml
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s50/tq144/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s50/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.ucf]
Finished Parsing UCF File [E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4ae5a673
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 544.148 ; gain = 102.980
# read_xdl -file "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.ncd"
Release 14.5 - xdl P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s50.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
   "test" is an NCD, version 3.2, device xc3s50, package tq144, speed -5
Successfully converted design 'E:\VLSI_Training_CDAC\Xilinx\Circuit_Test\test.ncd' to 'E:\VLSI_Training_CDAC\Xilinx\Circuit_Test\test.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.ncd
INFO: [Designutils 20-671] Placed 4 instances
read_xdl: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 544.148 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"E:/VLSI_Training_CDAC/Xilinx/Circuit_Test/test.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jun 07 12:39:38 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
