//
// mmu.c
// Pagetable and MMU
//
// PiGFX is a bare metal kernel for the Raspberry Pi
// that implements a basic ANSI terminal emulator with
// the additional support of some primitive graphics functions.
// Copyright (C) 2020 Christian Lehner
// Based on the USPI project at
// https://github.com/rsta2/uspi

#include "mmu.h"
#include "memory.h"
#include "synchronize.h"

void CreatePageTable(unsigned int nMemSize)
{
    // PageTable must be 16K aligned
	unsigned int* pPageTable = (unsigned int*)MEM_PAGE_TABLE1;

	for (unsigned int nEntry = 0; nEntry < 4096; nEntry++)
	{
		unsigned int nBaseAddress = MEGABYTE * nEntry;
		unsigned int nAttributes = ARMV6MMU_FAULT;

		extern unsigned char _etext;
		if (nBaseAddress < (unsigned int) &_etext)
		{
			nAttributes = ARMV6MMUL1SECTION_NORMAL;
		}
		else if (nBaseAddress == MEM_COHERENT_REGION)
		{
			nAttributes = ARMV6MMUL1SECTION_COHERENT;
		}
		else if (nBaseAddress < nMemSize)
		{
			nAttributes = ARMV6MMUL1SECTION_NORMAL_XN;
		}
		// All above 128MB
		else
		{
			nAttributes = ARMV6MMUL1SECTION_DEVICE;
		}

		pPageTable[nEntry] = nBaseAddress | nAttributes;
	}

	CleanDataCache ();
}

void EnableMMU()
{
	unsigned int nAuxControl;
	asm volatile ("mrc p15, 0, %0, c1, c0,  1" : "=r" (nAuxControl));
#if RPI == 1
	nAuxControl |= ARM_AUX_CONTROL_CACHE_SIZE;	// restrict cache size (no page coloring)
#else
	nAuxControl |= ARM_AUX_CONTROL_SMP;
#endif
	asm volatile ("mcr p15, 0, %0, c1, c0,  1" : : "r" (nAuxControl));

	// set TTB control
	asm volatile ("mcr p15, 0, %0, c2, c0,  2" : : "r" (TTBCR_SPLIT));

	// set TTBR0
	asm volatile ("mcr p15, 0, %0, c2, c0,  0" : : "r" (MEM_PAGE_TABLE1));

	// set Domain Access Control register (Domain 0 and 1 to client)
	asm volatile ("mcr p15, 0, %0, c3, c0,  0" : : "r" (DOMAIN_CLIENT << 0));

	InvalidateDataCache ();
	InvalidateInstructionCache ();
	FlushBranchTargetCache ();
	asm volatile ("mcr p15, 0, %0, c8, c7,  0" : : "r" (0));	// invalidate unified TLB
	DataSyncBarrier ();
	FlushPrefetchBuffer ();

	// enable MMU
	unsigned int nControl;
	asm volatile ("mrc p15, 0, %0, c1, c0,  0" : "=r" (nControl));

#if RPI == 1
	nControl &= ~ARM_CONTROL_STRICT_ALIGNMENT;
	nControl |= ARM_CONTROL_UNALIGNED_PERMITTED;
#endif
	nControl |= MMU_MODE;

	asm volatile ("mcr p15, 0, %0, c1, c0,  0" : : "r" (nControl) : "memory");
}
