
---------- Begin Simulation Statistics ----------
final_tick                                 4349054000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164532                       # Simulator instruction rate (inst/s)
host_mem_usage                                8737404                       # Number of bytes of host memory used
host_op_rate                                   311452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    40.29                       # Real time elapsed on the host
host_tick_rate                               81878454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003299                       # Number of seconds simulated
sim_ticks                                  3298506500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55187                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7072025                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4157694                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.172136                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.172136                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            750599                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           416458                       # number of floating regfile writes
system.switch_cpus.idleCycles                  562382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        91340                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1272494                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.914537                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2356922                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             788899                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1167132                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       1664012                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1157                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         9169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       855416                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     13645279                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1568023                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       152290                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12630226                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        109283                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          68716                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        124830                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          783                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        23497                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          15956897                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12526821                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.571229                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           9115039                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.898863                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12568347                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         18207300                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9821077                       # number of integer regfile writes
system.switch_cpus.ipc                       0.853144                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.853144                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       382512      2.99%      2.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9627040     75.31%     78.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11830      0.09%     78.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         25471      0.20%     78.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        22488      0.18%     78.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1892      0.01%     78.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        11876      0.09%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        86384      0.68%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         2839      0.02%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        82763      0.65%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       114269      0.89%     81.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8543      0.07%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           60      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           33      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           15      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1469298     11.49%     92.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       745688      5.83%     98.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       132706      1.04%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        56794      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12782516                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          568526                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1119602                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       523362                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       768284                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              225271                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017623                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          180849     80.28%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              6      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     80.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           3862      1.71%     82.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp             12      0.01%     82.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           2209      0.98%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2422      1.08%     84.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     84.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     84.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          166      0.07%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          13374      5.94%     90.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11240      4.99%     95.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7932      3.52%     98.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3199      1.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12056749                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     30724313                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12003459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     15736832                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           13642926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12782516                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2353                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2859120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        18981                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3684714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6034631                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.118193                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.435516                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2757887     45.70%     45.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       422093      6.99%     52.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       529653      8.78%     61.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       563275      9.33%     70.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       520357      8.62%     79.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       445582      7.38%     86.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       415420      6.88%     93.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       233478      3.87%     97.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       146886      2.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6034631                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.937622                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        50460                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        50682                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      1664012                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       855416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5022923                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  6597013                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    7631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           98                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       103071                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1227                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      1950875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1950875                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1953515                       # number of overall hits
system.cpu.dcache.overall_hits::total         1953515                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        99645                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99645                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        99697                       # number of overall misses
system.cpu.dcache.overall_misses::total         99697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5972868493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5972868493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5972868493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5972868493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2050520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2050520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2053212                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2053212                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048557                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59941.477174                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59941.477174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59910.212875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59910.212875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       184715                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          882                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2823                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.432164                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13628                       # number of writebacks
system.cpu.dcache.writebacks::total             13628                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        67789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        67789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67789                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        31856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        31875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31875                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1911235493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1911235493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1912401493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1912401493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015536                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015536                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.015524                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015524                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59996.091568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59996.091568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59996.909584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59996.909584                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31859                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1270654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1270654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        91758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5410364500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5410364500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1362412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1362412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58963.409185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58963.409185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        67770                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        67770                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        23988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23988                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1357401500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1357401500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56586.689178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56586.689178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    562503993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    562503993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71320.399772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71320.399772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    553833993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    553833993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70390.695602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70390.695602                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         2640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         2692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.019316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1166000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1166000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.007058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 61368.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61368.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2200606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32883                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.922300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    27.989028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   996.010972                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.027333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.972667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4138283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4138283                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1002352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1002352                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1002352                       # number of overall hits
system.cpu.icache.overall_hits::total         1002352                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        23234                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23234                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        23234                       # number of overall misses
system.cpu.icache.overall_misses::total         23234                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    928004000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    928004000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    928004000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    928004000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1025586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1025586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1025586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1025586                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.022654                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022654                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.022654                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022654                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 39941.637256                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39941.637256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 39941.637256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39941.637256                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3095                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        19487                       # number of writebacks
system.cpu.icache.writebacks::total             19487                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3384                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3384                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3384                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3384                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        19850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        19850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19850                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    743438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    743438000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    743438000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    743438000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.019355                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019355                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.019355                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019355                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37452.795970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37452.795970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37452.795970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37452.795970                       # average overall mshr miss latency
system.cpu.icache.replacements                  19487                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1002352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1002352                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        23234                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23234                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    928004000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    928004000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1025586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1025586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.022654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 39941.637256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39941.637256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3384                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3384                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        19850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    743438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    743438000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.019355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37452.795970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37452.795970                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           929.771592                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2355771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            114.775688                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   217.009904                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   712.761688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.211924                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.696056                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.907980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2071021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2071021                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3298506500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        12704                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        10415                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23119                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        12704                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        10415                       # number of overall hits
system.l2.overall_hits::total                   23119                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7118                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21444                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28562                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7118                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21444                       # number of overall misses
system.l2.overall_misses::total                 28562                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    578825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1753687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2332512500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    578825000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1753687500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2332512500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        19822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        31859                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        19822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        31859                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.359096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.673091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.552660                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.359096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.673091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.552660                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81318.488339                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81779.868495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81664.886913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81318.488339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81779.868495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81664.886913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6444                       # number of writebacks
system.l2.writebacks::total                      6444                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28559                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    507527000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1539190500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2046717500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    507527000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1539190500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2046717500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.358995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.673059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.552602                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.358995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.673059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.552602                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71321.950534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71780.557758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71666.287335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71321.950534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71780.557758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71666.287335                       # average overall mshr miss latency
system.l2.replacements                          27814                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13628                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13628                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13628                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13628                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19460                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19460                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19460                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19460                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           40                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            40                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6733                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    529949500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     529949500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.857270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78709.267786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78709.267786                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    462619500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    462619500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.857270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.857270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68709.267786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68709.267786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        12704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    578825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    578825000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        19822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.359096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.359096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81318.488339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81318.488339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    507527000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    507527000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.358995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.358995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71321.950534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71321.950534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1223738000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1223738000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.612831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.612831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83185.235538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83185.235538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1076571000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1076571000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.612789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.612789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73186.335826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73186.335826                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8048.666599                       # Cycle average of tags in use
system.l2.tags.total_refs                      116829                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36006                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.244709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     292.094628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.071300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       975.583274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1993.321790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4706.595607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.119090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.243325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.574536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982503                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2745                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    853648                       # Number of tag accesses
system.l2.tags.data_accesses                   853648                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000389998500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          388                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          388                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63164                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6038                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6444                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28558                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6444                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6444                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.425258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.859894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.308562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             23      5.93%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           196     50.52%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            94     24.23%     80.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           34      8.76%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           18      4.64%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      2.06%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      1.55%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      1.55%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.52%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.541237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.515945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              286     73.71%     73.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.55%     75.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               86     22.16%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      2.06%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1827712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               412416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    554.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3298213000                       # Total gap between requests
system.mem_ctrls.avgGap                      94229.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       455360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1371008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       410752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 138050357.032796502113                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 415645080.584197759628                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 124526660.778143078089                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7115                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21443                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6444                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    214805000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    656820500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  78125542750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30190.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30631.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12123765.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       455360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1372352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1827712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       455360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       455360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       412416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       412416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7115                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28558                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6444                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6444                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    138050357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    416052538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        554102895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    138050357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    138050357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    125031132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       125031132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    125031132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    138050357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    416052538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       679134026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28537                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6418                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          464                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               336556750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             142685000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          871625500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11793.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30543.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21427                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4338                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   243.495696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   148.990973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   282.142652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3908     42.58%     42.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2647     28.84%     71.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          776      8.46%     79.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          468      5.10%     84.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          266      2.90%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          184      2.01%     89.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          151      1.65%     91.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          103      1.12%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          674      7.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1826368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             410752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              553.695438                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              124.526661                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        33600840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        17836500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      107714040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17701020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 259992720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1326789570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    149220000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1912854690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   579.915392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    374597250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    109980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2813929250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32015760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        16990215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       96040140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15800940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 259992720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1201558860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    254629920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1877028555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   569.054072                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    651010250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    109980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2537516250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21825                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6444                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20185                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6733                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83745                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83745                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83745                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2240128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2240128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2240128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28558                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87523500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          151884500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1636906                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1133056                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        77549                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       613827                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          586300                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     95.515512                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          105732                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          126                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       199162                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        73227                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       125935                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        12823                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2828455                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        66971                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5631210                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.915424                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.720878                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2938472     52.18%     52.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       594667     10.56%     62.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       408783      7.26%     70.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       551091      9.79%     79.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       158297      2.81%     82.60% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       167927      2.98%     85.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        90742      1.61%     87.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        66476      1.18%     88.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       654755     11.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5631210                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       654755                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1325799                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2507273                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1822077                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        310754                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          68716                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       576047                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         12104                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       14464691                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         56050                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             1564732                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              789613                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3105                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1268                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1481602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                7860679                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1636906                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       765259                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4461317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          160902                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1598                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         9481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           39                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1025589                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         26436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6034631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.505412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.388366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3631104     60.17%     60.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           102968      1.71%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           117106      1.94%     63.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           123384      2.04%     65.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           284274      4.71%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           163941      2.72%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           136074      2.25%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           167579      2.78%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1308201     21.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6034631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.248128                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.191551                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1027132                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  2898                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              195519                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          373130                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1262                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          783                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         167975                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2973                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2309                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4349054000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          68716                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1465125                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1598201                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        16332                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1979605                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        906634                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       14177168                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         13850                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         353349                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          24460                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         472252                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           16                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     16192852                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            35788312                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         20800389                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            901914                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          3527871                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1029                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1023                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1271234                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 18576061                       # The number of ROB reads
system.switch_cpus.rob.writes                27635214                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             43854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39601                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7854                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19850                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        59158                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        95609                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                154767                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2515712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2911168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5426880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27842                       # Total snoops (count)
system.tol2bus.snoopTraffic                    414208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            79539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016784                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128463                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  78204     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1335      1.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              79539                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4349054000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           84650500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29782981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47802488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
