<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
P8_PIN_Verified.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="17.010" period="20.000" constraintValue="20.000" deviceLimit="2.990" freqLimit="334.448" physResource="The_Main_Clock/dcm_sp_inst/CLK2X" logResource="The_Main_Clock/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="The_Main_Clock/clk2x"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="The_Main_Clock/dcm_sp_inst/CLKIN" logResource="The_Main_Clock/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="The_Main_Clock/clkin1"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="The_Main_Clock/dcm_sp_inst/CLKIN" logResource="The_Main_Clock/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="The_Main_Clock/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_The_Main_Clock_clk2x = PERIOD TIMEGRP &quot;The_Main_Clock_clk2x&quot; TS_clk_in / 2         HIGH 50%;</twConstName><twItemCnt>175095</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>582</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.243</twMinPer></twConstHead><twPathRptBanner iPaths="3535" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y80.WEA2), 3535 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.757</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>18.174</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Mmux_AddrException2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.380</twDelInfo><twComp>N102</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>16.148</twRouteDel><twTotDel>18.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.068</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.863</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.952</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5_G</twBEL><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>N748</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.194</twLogDel><twRouteDel>15.669</twRouteDel><twTotDel>17.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.158</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.773</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5_F</twBEL><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>N748</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>15.580</twRouteDel><twTotDel>17.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3535" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y80.WEA0), 3535 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.962</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.969</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Mmux_AddrException2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.380</twDelInfo><twComp>N102</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>15.943</twRouteDel><twTotDel>17.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.273</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.658</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.952</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5_G</twBEL><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>N748</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.194</twLogDel><twRouteDel>15.464</twRouteDel><twTotDel>17.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.363</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.568</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5_F</twBEL><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>N748</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA0</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>15.375</twRouteDel><twTotDel>17.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3535" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y80.WEA1), 3535 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.962</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.969</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.724</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Mmux_AddrException2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.380</twDelInfo><twComp>N102</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>15.943</twRouteDel><twTotDel>17.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.273</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.658</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.952</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5_G</twBEL><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>N748</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.194</twLogDel><twRouteDel>15.464</twRouteDel><twTotDel>17.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.363</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>17.568</twTotPathDel><twClkSkew dest = "2.939" src = "3.473">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_29</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;31&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y175.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">6.897</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y175.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_lut&lt;5&gt;</twBEL><twBEL>CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_22_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CPU/DMXcp/Addr[31]_GND_52_o_LessThan_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/DMXcp/WORD_BYTE_OR_389_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.863</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o32</twComp><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5_F</twBEL><twBEL>CPU/DMXcp/Save_WORD_AND_199_o9_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y171.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>N748</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y171.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/DMXcp/WORD_BYTE_OR_389_o31</twComp><twBEL>CPU/BEgen/BE_final&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y80.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>CPU/BitEnable_DM&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y80.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>15.375</twRouteDel><twTotDel>17.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk2</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_The_Main_Clock_clk2x = PERIOD TIMEGRP &quot;The_Main_Clock_clk2x&quot; TS_clk_in / 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y78.DIA6), 30 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/V2_22</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.797</twTotPathDel><twClkSkew dest = "1.413" src = "1.178">-0.235</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/V2_22</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X25Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;23&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/V2_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y158.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y158.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;23&gt;</twComp><twBEL>CPU/StoringDataMem/Mmux_TrueData&lt;22&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y78.DIA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>CPU/Adapted_mWD&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>0.496</twRouteDel><twTotDel>0.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.860</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/V2_6</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.610</twTotPathDel><twClkSkew dest = "1.413" src = "1.198">-0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/V2_6</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X37Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;6&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/V2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y158.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y158.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;23&gt;</twComp><twBEL>CPU/StoringDataMem/Mmux_TrueData&lt;22&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y78.DIA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>CPU/Adapted_mWD&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>1.309</twRouteDel><twTotDel>1.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.228</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_memwb/DR_6</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.027</twTotPathDel><twClkSkew dest = "1.413" src = "1.149">-0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_6</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y163.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X44Y163.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;7&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y158.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;23&gt;</twComp><twBEL>CPU/StoringDataMem/Mmux_TrueData&lt;22&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y78.DIA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>CPU/Adapted_mWD&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>1.690</twRouteDel><twTotDel>2.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y78.DIA0), 30 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/V2_0</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.865</twTotPathDel><twClkSkew dest = "1.413" src = "1.194">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/V2_0</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X32Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;0&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/V2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y156.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;0&gt;</twComp><twBEL>CPU/StoringDataMem/Mmux_TrueData&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y78.DIA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>CPU/Adapted_mWD&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.337</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>0.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_memwb/DR_0</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.221</twTotPathDel><twClkSkew dest = "1.413" src = "1.196">-0.217</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_0</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X41Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;1&gt;</twComp><twBEL>CPU/PPPPPPPPPP_memwb/DR_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y156.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;0&gt;</twComp><twBEL>CPU/StoringDataMem/Mmux_TrueData&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y78.DIA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>CPU/Adapted_mWD&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>0.920</twRouteDel><twTotDel>1.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.565</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/V2_16</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.323</twTotPathDel><twClkSkew dest = "1.413" src = "1.190">-0.223</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/V2_16</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X35Y153.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;17&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/V2_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y156.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/V2&lt;0&gt;</twComp><twBEL>CPU/StoringDataMem/Mmux_TrueData&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y78.DIA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>CPU/Adapted_mWD&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>1.022</twRouteDel><twTotDel>1.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y86.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/AO_4</twSrc><twDest BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.872</twTotPathDel><twClkSkew dest = "1.361" src = "1.194">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/AO_4</twSrc><twDest BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X38Y175.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;3&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/AO_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y86.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling">0.738</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/AO&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y86.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>0.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_The_Main_Clock_clk2x = PERIOD TIMEGRP &quot;The_Main_Clock_clk2x&quot; TS_clk_in / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y40.CLKA" clockNet="clk2"/><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y42.CLKA" clockNet="clk2"/><twPinLimit anchorID="46" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y44.CLKA" clockNet="clk2"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_The_Main_Clock_clk0 = PERIOD TIMEGRP &quot;The_Main_Clock_clk0&quot; TS_clk_in HIGH         50%;</twConstName><twItemCnt>17196112</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7893</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>31.270</twMinPer></twConstHead><twPathRptBanner iPaths="95" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_memwb/DR_4 (SLICE_X42Y163.A5), 95 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.365</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_4</twDest><twTotPathDel>14.545</twTotPathDel><twClkSkew dest = "2.924" src = "3.479">0.555</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y92.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y92.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y172.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.671</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y167.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.175</twDelInfo><twComp>CPU/WORD_DMread&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N250</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT272_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y163.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>N250</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y163.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;5&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT2710</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_4</twBEL></twPathDel><twLogDel>2.962</twLogDel><twRouteDel>11.583</twRouteDel><twTotDel>14.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.470</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_4</twDest><twTotPathDel>14.438</twTotPathDel><twClkSkew dest = "2.924" src = "3.481">0.557</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y90.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y90.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y172.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.564</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y167.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.175</twDelInfo><twComp>CPU/WORD_DMread&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N250</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT272_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y163.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>N250</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y163.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;5&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT2710</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_4</twBEL></twPathDel><twLogDel>2.962</twLogDel><twRouteDel>11.476</twRouteDel><twTotDel>14.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.654</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_4</twDest><twTotPathDel>14.248</twTotPathDel><twClkSkew dest = "2.924" src = "3.487">0.563</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y86.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y86.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y172.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.374</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y172.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux271</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y167.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.175</twDelInfo><twComp>CPU/WORD_DMread&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N250</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT272_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y163.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>N250</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y163.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;5&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT2710</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_4</twBEL></twPathDel><twLogDel>2.962</twLogDel><twRouteDel>11.286</twRouteDel><twTotDel>14.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_memwb/DR_15 (SLICE_X47Y168.C4), 21 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.623</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_15</twDest><twTotPathDel>14.301</twTotPathDel><twClkSkew dest = "2.870" src = "3.411">0.541</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X4Y88.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X4Y88.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y169.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.804</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;2&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT78</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y168.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.893</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT77</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;15&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT711</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_15</twBEL></twPathDel><twLogDel>2.982</twLogDel><twRouteDel>11.319</twRouteDel><twTotDel>14.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.772</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_15</twDest><twTotPathDel>14.159</twTotPathDel><twClkSkew dest = "2.870" src = "3.404">0.534</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X4Y90.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X4Y90.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y169.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.804</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;2&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT78</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y168.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.893</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT77</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;15&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT711</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_15</twBEL></twPathDel><twLogDel>2.982</twLogDel><twRouteDel>11.177</twRouteDel><twTotDel>14.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.963</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_15</twDest><twTotPathDel>13.961</twTotPathDel><twClkSkew dest = "2.870" src = "3.411">0.541</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_15</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X4Y86.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X4Y86.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.282</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y169.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.804</twDelInfo><twComp>CPU/WORD_DMread&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;2&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT78</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y168.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.893</twDelInfo><twComp>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT77</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y168.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;15&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT711</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_15</twBEL></twPathDel><twLogDel>2.982</twLogDel><twRouteDel>10.979</twRouteDel><twTotDel>13.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="61" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_memwb/DR_19 (SLICE_X27Y169.D1), 61 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.620</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_19</twDest><twTotPathDel>13.260</twTotPathDel><twClkSkew dest = "2.903" src = "3.488">0.585</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y88.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y88.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y172.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.029</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>CPU/WORD_DMread&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y169.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.034</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;19&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT1115</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_19</twBEL></twPathDel><twLogDel>3.235</twLogDel><twRouteDel>10.025</twRouteDel><twTotDel>13.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.866</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_19</twDest><twTotPathDel>13.023</twTotPathDel><twClkSkew dest = "2.903" src = "3.479">0.576</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y92.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y92.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y172.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.792</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>CPU/WORD_DMread&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y169.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.034</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;19&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT1115</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_19</twBEL></twPathDel><twLogDel>3.235</twLogDel><twRouteDel>9.788</twRouteDel><twTotDel>13.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.513</twSlack><twSrc BELType="RAM">CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/DR_19</twDest><twTotPathDel>12.368</twTotPathDel><twClkSkew dest = "2.903" src = "3.487">0.584</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/DR_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y86.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y86.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y172.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.137</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y172.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>CPU/WORD_DMread&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/LoadingDataMem/Alower&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y169.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>CPU/LoadingDataMem/Alower&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y169.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/WORD_DMread&lt;23&gt;</twComp><twBEL>CPU/LoadingDataMem/Mmux_TrueData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y169.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.034</twDelInfo><twComp>CPU/LoadingDataMem/Mmux_TrueData102</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y169.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/PPPPPPPPPP_memwb/DR&lt;19&gt;</twComp><twBEL>CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT1115</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/DR_19</twBEL></twPathDel><twLogDel>3.235</twLogDel><twRouteDel>9.133</twRouteDel><twTotDel>12.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_The_Main_Clock_clk0 = PERIOD TIMEGRP &quot;The_Main_Clock_clk0&quot; TS_clk_in HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_exmem/IR_22 (SLICE_X56Y159.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_idex/IR_22</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_exmem/IR_22</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_idex/IR_22</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_exmem/IR_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X57Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/PPPPPPPPPP_idex/IR&lt;23&gt;</twComp><twBEL>CPU/PPPPPPPPPP_idex/IR_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y159.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>CPU/PPPPPPPPPP_idex/IR&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y159.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/IR&lt;23&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/IR_22</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_exmem/IR_12 (SLICE_X55Y158.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_idex/IR_12</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_exmem/IR_12</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_idex/IR_12</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_exmem/IR_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X54Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_idex/IR&lt;15&gt;</twComp><twBEL>CPU/PPPPPPPPPP_idex/IR_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y158.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>CPU/PPPPPPPPPP_idex/IR&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y158.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/IR&lt;15&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/IR_12</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/PPPPPPPPPP_memwb/IR_2 (SLICE_X60Y158.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">CPU/PPPPPPPPPP_exmem/IR_2</twSrc><twDest BELType="FF">CPU/PPPPPPPPPP_memwb/IR_2</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PPPPPPPPPP_exmem/IR_2</twSrc><twDest BELType='FF'>CPU/PPPPPPPPPP_memwb/IR_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X60Y158.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/IR&lt;3&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/IR_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y158.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/IR&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y158.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>CPU/PPPPPPPPPP_exmem/IR&lt;3&gt;</twComp><twBEL>CPU/PPPPPPPPPP_exmem/IR&lt;2&gt;_rt</twBEL><twBEL>CPU/PPPPPPPPPP_memwb/IR_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk1</twDestClk><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_The_Main_Clock_clk0 = PERIOD TIMEGRP &quot;The_Main_Clock_clk0&quot; TS_clk_in HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="The_Main_Clock/clkout1_buf/I0" logResource="The_Main_Clock/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="The_Main_Clock/clk0"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="Bridge/Timer1/COUNT&lt;3&gt;/CLK" logResource="Bridge/Timer1/COUNT_0/CK" locationPin="SLICE_X48Y165.CLK" clockNet="clk1"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="Bridge/Timer1/COUNT&lt;3&gt;/CLK" logResource="Bridge/Timer1/COUNT_1/CK" locationPin="SLICE_X48Y165.CLK" clockNet="clk1"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="76"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="16.000" actualRollup="38.486" errors="0" errorRollup="0" items="0" itemsRollup="17371207"/><twConstRollup name="TS_The_Main_Clock_clk2x" fullName="TS_The_Main_Clock_clk2x = PERIOD TIMEGRP &quot;The_Main_Clock_clk2x&quot; TS_clk_in / 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="19.243" actualRollup="N/A" errors="0" errorRollup="0" items="175095" itemsRollup="0"/><twConstRollup name="TS_The_Main_Clock_clk0" fullName="TS_The_Main_Clock_clk0 = PERIOD TIMEGRP &quot;The_Main_Clock_clk0&quot; TS_clk_in HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="31.270" actualRollup="N/A" errors="0" errorRollup="0" items="17196112" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>30.534</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="80"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>17371207</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23486</twConnCnt></twConstCov><twStats anchorID="81"><twMinPer>31.270</twMinPer><twFootnote number="1" /><twMaxFreq>31.980</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Dec 26 22:32:52 2018 </twTimestamp></twFoot><twClientInfo anchorID="82"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 311 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
