DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "I8"
duLibraryName "readout_card"
duName "frame_timing"
elements [
]
mwi 0
uid 23201,0
)
(Instance
name "I10"
duLibraryName "readout_card"
duName "wbs_frame_data"
elements [
]
mwi 0
uid 54493,0
)
(Instance
name "I11"
duLibraryName "readout_card"
duName "wbs_fb_data"
elements [
]
mwi 0
uid 54846,0
)
(Instance
name "I1"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 63488,0
)
(Instance
name "I2"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 64021,0
)
(Instance
name "I3"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 64554,0
)
(Instance
name "I4"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 65087,0
)
(Instance
name "I5"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 65620,0
)
(Instance
name "I6"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 66153,0
)
(Instance
name "I7"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 66686,0
)
(Instance
name "I9"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 67219,0
)
]
libraryRefs [
"ieee"
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop"
)
(vvPair
variable "date"
value "09/24/2004"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "flux_loop"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "flux_loop"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "project_name"
value "readout_card"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "18:40:45"
)
(vvPair
variable "unit"
value "flux_loop"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
uid 44,0
optionalChildren [
*1 (CommentText
uid 591,0
shape (Rectangle
uid 592,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "230500,8500,255000,16000"
)
oxt "80000,2500,104000,8500"
text (MLText
uid 593,0
va (VaSet
fg "0,0,32768"
)
xt "230700,8700,247400,12700"
st "
Mode
eng_data - 16bit coadded error signal 20KHz
raw_data  - 14bit ADC data NOPs 50Mz
low pass filter - 32 bit filtered data 200Hz
"
tm "CommentText"
wrapOption 3
visibleHeight 7500
visibleWidth 24500
)
)
*2 (CommentText
uid 604,0
shape (Rectangle
uid 605,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "234000,20500,253000,29500"
)
oxt "84000,51500,103000,60500"
text (MLText
uid 606,0
va (VaSet
fg "0,0,32768"
)
xt "234200,20700,247000,25700"
st "
- previous pixel value out
- measure error signal
- calc new pixel value (current)
- return current pixel value either in
eng mode or filtered mode
"
tm "CommentText"
wrapOption 3
visibleHeight 9000
visibleWidth 19000
)
)
*3 (Panel
uid 867,0
shape (RectFrame
uid 868,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-60000,500,269000,308500"
)
title (TextAssociate
uid 869,0
ps "TopLeftStrategy"
text (Text
uid 870,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "-415500,22500,-412100,23700"
st "Panel0"
blo "-415500,23500"
tm "PanelText"
)
)
)
*4 (Blk
uid 23201,0
shape (Rectangle
uid 23202,0
va (VaSet
vasetType 1
fg "65535,65535,0"
bg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "100500,29000,113500,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 23203,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*5 (Text
uid 23204,0
va (VaSet
font "Arial,12,1"
)
xt "103450,36750,112550,38250"
st "readout_card"
blo "103450,37950"
tm "BdLibraryNameMgr"
)
*6 (Text
uid 23205,0
va (VaSet
font "Arial,12,1"
)
xt "103450,38250,112450,39750"
st "frame_timing"
blo "103450,39450"
tm "BlkNameMgr"
)
*7 (Text
uid 23206,0
va (VaSet
font "Arial,12,1"
)
xt "103450,39750,104450,41250"
st "I8"
blo "103450,40950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23207,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23208,0
text (MLText
uid 23209,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "100950,41750,100950,41750"
)
header ""
)
elements [
]
)
gi *8 (BdGenericInterface
uid 23210,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23211,0
text (MLText
uid 23212,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "110500,29000,110500,29000"
)
header "Generic Declarations"
)
elements [
]
)
)
*9 (Net
uid 39721,0
name "coadded_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 329
declText (MLText
uid 39722,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*10 (Net
uid 39729,0
name "coadded_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 330
declText (MLText
uid 39730,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*11 (Net
uid 39737,0
name "coadded_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 331
declText (MLText
uid 39738,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*12 (Net
uid 39745,0
name "coadded_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 332
declText (MLText
uid 39746,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*13 (Net
uid 39753,0
name "coadded_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 333
declText (MLText
uid 39754,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*14 (Net
uid 39761,0
name "coadded_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 334
declText (MLText
uid 39762,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*15 (Net
uid 39769,0
name "coadded_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 335
declText (MLText
uid 39770,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*16 (Net
uid 39777,0
name "coadded_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 336
declText (MLText
uid 39778,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*17 (Net
uid 39785,0
name "filtered_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 337
declText (MLText
uid 39786,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*18 (Net
uid 39793,0
name "filtered_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 338
declText (MLText
uid 39794,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*19 (Net
uid 39801,0
name "filtered_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 339
declText (MLText
uid 39802,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*20 (Net
uid 39809,0
name "filtered_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 340
declText (MLText
uid 39810,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*21 (Net
uid 39817,0
name "filtered_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 341
declText (MLText
uid 39818,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*22 (Net
uid 39825,0
name "filtered_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 342
declText (MLText
uid 39826,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*23 (Net
uid 39833,0
name "filtered_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 343
declText (MLText
uid 39834,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*24 (Net
uid 39841,0
name "filtered_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 344
declText (MLText
uid 39842,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*25 (Net
uid 39849,0
name "fsfb_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 345
declText (MLText
uid 39850,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*26 (Net
uid 39857,0
name "fsfb_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 346
declText (MLText
uid 39858,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*27 (Net
uid 39865,0
name "fsfb_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 347
declText (MLText
uid 39866,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*28 (Net
uid 39873,0
name "fsfb_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 348
declText (MLText
uid 39874,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*29 (Net
uid 39881,0
name "fsfb_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 349
declText (MLText
uid 39882,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*30 (Net
uid 39889,0
name "fsfb_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 350
declText (MLText
uid 39890,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*31 (Net
uid 39897,0
name "fsfb_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 351
declText (MLText
uid 39898,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*32 (Net
uid 39905,0
name "fsfb_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 352
declText (MLText
uid 39906,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*33 (Net
uid 39913,0
name "raw_addr_ch1_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 353
declText (MLText
uid 39914,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*34 (Net
uid 39921,0
name "raw_addr_ch2_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 354
declText (MLText
uid 39922,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*35 (Net
uid 39929,0
name "raw_addr_ch3_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 355
declText (MLText
uid 39930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*36 (Net
uid 39937,0
name "raw_addr_ch4_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 356
declText (MLText
uid 39938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*37 (Net
uid 39945,0
name "raw_addr_ch5_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 357
declText (MLText
uid 39946,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*38 (Net
uid 39953,0
name "raw_addr_ch6_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 358
declText (MLText
uid 39954,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*39 (Net
uid 39961,0
name "raw_addr_ch7_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 359
declText (MLText
uid 39962,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*40 (Net
uid 39969,0
name "raw_addr_ch8_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 360
declText (MLText
uid 39970,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*41 (Net
uid 39977,0
name "raw_req_ch1_o"
type "std_logic"
orderNo 361
declText (MLText
uid 39978,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*42 (Net
uid 39985,0
name "raw_req_ch2_o"
type "std_logic"
orderNo 362
declText (MLText
uid 39986,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*43 (Net
uid 39993,0
name "raw_req_ch3_o"
type "std_logic"
orderNo 363
declText (MLText
uid 39994,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*44 (Net
uid 40001,0
name "raw_req_ch4_o"
type "std_logic"
orderNo 364
declText (MLText
uid 40002,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*45 (Net
uid 40009,0
name "raw_req_ch5_o"
type "std_logic"
orderNo 365
declText (MLText
uid 40010,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*46 (Net
uid 40017,0
name "raw_req_ch6_o"
type "std_logic"
orderNo 366
declText (MLText
uid 40018,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*47 (Net
uid 40025,0
name "raw_req_ch7_o"
type "std_logic"
orderNo 367
declText (MLText
uid 40026,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*48 (Net
uid 40033,0
name "raw_req_ch8_o"
type "std_logic"
orderNo 368
declText (MLText
uid 40034,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*49 (Net
uid 40041,0
name "coadded_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 369
declText (MLText
uid 40042,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*50 (Net
uid 40049,0
name "coadded_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 370
declText (MLText
uid 40050,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*51 (Net
uid 40057,0
name "coadded_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 371
declText (MLText
uid 40058,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*52 (Net
uid 40065,0
name "coadded_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 372
declText (MLText
uid 40066,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*53 (Net
uid 40073,0
name "coadded_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 373
declText (MLText
uid 40074,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*54 (Net
uid 40081,0
name "coadded_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 374
declText (MLText
uid 40082,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*55 (Net
uid 40089,0
name "coadded_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 375
declText (MLText
uid 40090,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*56 (Net
uid 40097,0
name "coadded_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 376
declText (MLText
uid 40098,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*57 (Net
uid 40105,0
name "filtered_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 377
declText (MLText
uid 40106,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*58 (Net
uid 40113,0
name "filtered_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 378
declText (MLText
uid 40114,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*59 (Net
uid 40121,0
name "filtered_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 379
declText (MLText
uid 40122,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*60 (Net
uid 40129,0
name "filtered_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 380
declText (MLText
uid 40130,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*61 (Net
uid 40137,0
name "filtered_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 381
declText (MLText
uid 40138,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*62 (Net
uid 40145,0
name "filtered_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 382
declText (MLText
uid 40146,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*63 (Net
uid 40153,0
name "filtered_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 383
declText (MLText
uid 40154,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*64 (Net
uid 40161,0
name "filtered_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 384
declText (MLText
uid 40162,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*65 (Net
uid 40169,0
name "fsfb_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 385
declText (MLText
uid 40170,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*66 (Net
uid 40177,0
name "fsfb_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 386
declText (MLText
uid 40178,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*67 (Net
uid 40185,0
name "fsfb_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 387
declText (MLText
uid 40186,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*68 (Net
uid 40193,0
name "fsfb_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 388
declText (MLText
uid 40194,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*69 (Net
uid 40201,0
name "fsfb_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 389
declText (MLText
uid 40202,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*70 (Net
uid 40209,0
name "fsfb_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 390
declText (MLText
uid 40210,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*71 (Net
uid 40217,0
name "fsfb_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 391
declText (MLText
uid 40218,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*72 (Net
uid 40225,0
name "fsfb_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 392
declText (MLText
uid 40226,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*73 (Net
uid 40233,0
name "raw_ack_ch1_i"
type "std_logic"
orderNo 393
declText (MLText
uid 40234,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*74 (Net
uid 40241,0
name "raw_ack_ch2_i"
type "std_logic"
orderNo 394
declText (MLText
uid 40242,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*75 (Net
uid 40249,0
name "raw_ack_ch3_i"
type "std_logic"
orderNo 395
declText (MLText
uid 40250,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*76 (Net
uid 40257,0
name "raw_ack_ch4_i"
type "std_logic"
orderNo 396
declText (MLText
uid 40258,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*77 (Net
uid 40265,0
name "raw_ack_ch5_i"
type "std_logic"
orderNo 397
declText (MLText
uid 40266,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*78 (Net
uid 40273,0
name "raw_ack_ch6_i"
type "std_logic"
orderNo 398
declText (MLText
uid 40274,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*79 (Net
uid 40281,0
name "raw_ack_ch7_i"
type "std_logic"
orderNo 399
declText (MLText
uid 40282,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*80 (Net
uid 40289,0
name "raw_ack_ch8_i"
type "std_logic"
orderNo 400
declText (MLText
uid 40290,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*81 (Net
uid 40297,0
name "raw_dat_ch1_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 401
declText (MLText
uid 40298,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*82 (Net
uid 40305,0
name "raw_dat_ch2_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 402
declText (MLText
uid 40306,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*83 (Net
uid 40313,0
name "raw_dat_ch3_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 403
declText (MLText
uid 40314,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*84 (Net
uid 40321,0
name "raw_dat_ch4_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 404
declText (MLText
uid 40322,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*85 (Net
uid 40329,0
name "raw_dat_ch5_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 405
declText (MLText
uid 40330,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*86 (Net
uid 40337,0
name "raw_dat_ch6_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 406
declText (MLText
uid 40338,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*87 (Net
uid 40345,0
name "raw_dat_ch7_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 407
declText (MLText
uid 40346,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*88 (Net
uid 40353,0
name "raw_dat_ch8_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 408
declText (MLText
uid 40354,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*89 (Net
uid 50020,0
name "d_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 409
declText (MLText
uid 50021,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*90 (Net
uid 50028,0
name "d_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 410
declText (MLText
uid 50029,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*91 (Net
uid 50036,0
name "d_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 411
declText (MLText
uid 50037,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*92 (Net
uid 50044,0
name "d_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 412
declText (MLText
uid 50045,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*93 (Net
uid 50052,0
name "d_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 413
declText (MLText
uid 50053,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*94 (Net
uid 50060,0
name "d_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 414
declText (MLText
uid 50061,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*95 (Net
uid 50068,0
name "d_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 415
declText (MLText
uid 50069,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*96 (Net
uid 50076,0
name "d_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 416
declText (MLText
uid 50077,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*97 (Net
uid 50084,0
name "i_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 417
declText (MLText
uid 50085,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*98 (Net
uid 50092,0
name "i_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 418
declText (MLText
uid 50093,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*99 (Net
uid 50100,0
name "i_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 419
declText (MLText
uid 50101,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*100 (Net
uid 50108,0
name "i_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 420
declText (MLText
uid 50109,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*101 (Net
uid 50116,0
name "i_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 421
declText (MLText
uid 50117,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*102 (Net
uid 50124,0
name "i_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 422
declText (MLText
uid 50125,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*103 (Net
uid 50132,0
name "i_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 423
declText (MLText
uid 50133,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*104 (Net
uid 50140,0
name "i_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 424
declText (MLText
uid 50141,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*105 (Net
uid 50148,0
name "offset_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 425
declText (MLText
uid 50149,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*106 (Net
uid 50156,0
name "offset_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 426
declText (MLText
uid 50157,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*107 (Net
uid 50164,0
name "offset_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 427
declText (MLText
uid 50165,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*108 (Net
uid 50172,0
name "offset_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 428
declText (MLText
uid 50173,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*109 (Net
uid 50180,0
name "offset_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 429
declText (MLText
uid 50181,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*110 (Net
uid 50188,0
name "offset_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 430
declText (MLText
uid 50189,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*111 (Net
uid 50196,0
name "offset_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 431
declText (MLText
uid 50197,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*112 (Net
uid 50204,0
name "offset_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 432
declText (MLText
uid 50205,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*113 (Net
uid 50212,0
name "p_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 433
declText (MLText
uid 50213,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*114 (Net
uid 50220,0
name "p_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 434
declText (MLText
uid 50221,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*115 (Net
uid 50228,0
name "p_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 435
declText (MLText
uid 50229,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*116 (Net
uid 50236,0
name "p_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 436
declText (MLText
uid 50237,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*117 (Net
uid 50244,0
name "p_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 437
declText (MLText
uid 50245,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*118 (Net
uid 50252,0
name "p_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 438
declText (MLText
uid 50253,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*119 (Net
uid 50260,0
name "p_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 439
declText (MLText
uid 50261,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*120 (Net
uid 50268,0
name "p_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 440
declText (MLText
uid 50269,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*121 (Net
uid 50276,0
name "sa_bias_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 441
declText (MLText
uid 50277,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*122 (Net
uid 50284,0
name "sa_bias_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 442
declText (MLText
uid 50285,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*123 (Net
uid 50292,0
name "sa_bias_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 443
declText (MLText
uid 50293,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*124 (Net
uid 50300,0
name "sa_bias_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 444
declText (MLText
uid 50301,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*125 (Net
uid 50308,0
name "sa_bias_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 445
declText (MLText
uid 50309,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*126 (Net
uid 50316,0
name "sa_bias_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 446
declText (MLText
uid 50317,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*127 (Net
uid 50324,0
name "sa_bias_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 447
declText (MLText
uid 50325,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*128 (Net
uid 50332,0
name "sa_bias_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 448
declText (MLText
uid 50333,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*129 (Net
uid 50340,0
name "z_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 449
declText (MLText
uid 50341,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*130 (Net
uid 50348,0
name "z_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 450
declText (MLText
uid 50349,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*131 (Net
uid 50356,0
name "z_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 451
declText (MLText
uid 50357,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*132 (Net
uid 50364,0
name "z_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 452
declText (MLText
uid 50365,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*133 (Net
uid 50372,0
name "z_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 453
declText (MLText
uid 50373,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*134 (Net
uid 50380,0
name "z_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 454
declText (MLText
uid 50381,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*135 (Net
uid 50388,0
name "z_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 455
declText (MLText
uid 50389,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*136 (Net
uid 50396,0
name "z_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 456
declText (MLText
uid 50397,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*137 (Net
uid 50404,0
name "const_val_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 457
declText (MLText
uid 50405,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*138 (Net
uid 50412,0
name "filter_coeff_dat_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 458
declText (MLText
uid 50413,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*139 (Net
uid 50420,0
name "ramp_amp_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 459
declText (MLText
uid 50421,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*140 (Net
uid 50428,0
name "servo_mode_o"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 460
declText (MLText
uid 50429,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*141 (Net
uid 50436,0
name "ramp_step_size_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 461
declText (MLText
uid 50437,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*142 (Net
uid 50444,0
name "d_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 462
declText (MLText
uid 50445,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*143 (Net
uid 50452,0
name "d_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 463
declText (MLText
uid 50453,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*144 (Net
uid 50460,0
name "d_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 464
declText (MLText
uid 50461,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*145 (Net
uid 50468,0
name "d_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 465
declText (MLText
uid 50469,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*146 (Net
uid 50476,0
name "d_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 466
declText (MLText
uid 50477,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*147 (Net
uid 50484,0
name "d_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 467
declText (MLText
uid 50485,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*148 (Net
uid 50492,0
name "d_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 468
declText (MLText
uid 50493,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*149 (Net
uid 50500,0
name "d_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 469
declText (MLText
uid 50501,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*150 (Net
uid 50508,0
name "i_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 470
declText (MLText
uid 50509,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*151 (Net
uid 50516,0
name "i_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 471
declText (MLText
uid 50517,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*152 (Net
uid 50524,0
name "i_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 472
declText (MLText
uid 50525,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*153 (Net
uid 50532,0
name "i_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 473
declText (MLText
uid 50533,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*154 (Net
uid 50540,0
name "i_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 474
declText (MLText
uid 50541,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*155 (Net
uid 50548,0
name "i_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 475
declText (MLText
uid 50549,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*156 (Net
uid 50556,0
name "i_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 476
declText (MLText
uid 50557,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*157 (Net
uid 50564,0
name "i_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 477
declText (MLText
uid 50565,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*158 (Net
uid 50572,0
name "p_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 478
declText (MLText
uid 50573,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*159 (Net
uid 50580,0
name "p_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 479
declText (MLText
uid 50581,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*160 (Net
uid 50588,0
name "p_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 480
declText (MLText
uid 50589,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*161 (Net
uid 50596,0
name "p_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 481
declText (MLText
uid 50597,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*162 (Net
uid 50604,0
name "p_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 482
declText (MLText
uid 50605,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*163 (Net
uid 50612,0
name "p_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 483
declText (MLText
uid 50613,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*164 (Net
uid 50620,0
name "p_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 484
declText (MLText
uid 50621,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*165 (Net
uid 50628,0
name "p_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 485
declText (MLText
uid 50629,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*166 (Net
uid 50636,0
name "z_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 486
declText (MLText
uid 50637,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*167 (Net
uid 50644,0
name "z_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 487
declText (MLText
uid 50645,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*168 (Net
uid 50652,0
name "z_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 488
declText (MLText
uid 50653,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*169 (Net
uid 50660,0
name "z_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 489
declText (MLText
uid 50661,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*170 (Net
uid 50668,0
name "z_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 490
declText (MLText
uid 50669,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*171 (Net
uid 50676,0
name "z_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 491
declText (MLText
uid 50677,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*172 (Net
uid 50684,0
name "z_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 492
declText (MLText
uid 50685,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*173 (Net
uid 50692,0
name "z_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 493
declText (MLText
uid 50693,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*174 (Net
uid 50700,0
name "filter_coeff_addr_i"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 494
declText (MLText
uid 50701,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*175 (Net
uid 51925,0
name "dac_dat_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51926,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*176 (Net
uid 51929,0
name "adc_coadd_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*177 (Net
uid 51933,0
name "restart_frame_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51934,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*178 (Net
uid 51937,0
name "row_switch_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*179 (Net
uid 51972,0
name "rst_i"
type "std_logic"
orderNo 502
declText (MLText
uid 51973,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*180 (Net
uid 51994,0
name "clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 51995,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*181 (GlobalConnector
uid 52008,0
shape (Circle
uid 52009,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,9000,102500,11000"
radius 1000
)
name (Text
uid 52010,0
va (VaSet
)
xt "101100,9350,101900,10650"
st "G"
blo "101100,10350"
)
)
*182 (GlobalConnector
uid 52011,0
shape (Circle
uid 52012,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,14000,102500,16000"
radius 1000
)
name (Text
uid 52013,0
va (VaSet
)
xt "101100,14350,101900,15650"
st "G"
blo "101100,15350"
)
)
*183 (GlobalConnector
uid 52014,0
shape (Circle
uid 52015,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "101000,19000,103000,21000"
radius 1000
)
name (Text
uid 52016,0
va (VaSet
)
xt "101600,19350,102400,20650"
st "G"
blo "101600,20350"
)
)
*184 (PortIoIn
uid 52023,0
shape (CompositeShape
uid 52024,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52025,0
sl 0
ro 270
xt "91500,9625,93000,10375"
)
(Line
uid 52026,0
sl 0
ro 270
xt "93000,10000,93500,10000"
pts [
"93000,10000"
"93500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52027,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52028,0
va (VaSet
)
xt "89500,9500,91000,10500"
st "rst_i"
ju 2
blo "91000,10300"
tm "WireNameMgr"
)
)
)
*185 (PortIoIn
uid 52059,0
shape (CompositeShape
uid 52060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52061,0
sl 0
ro 270
xt "91500,14625,93000,15375"
)
(Line
uid 52062,0
sl 0
ro 270
xt "93000,15000,93500,15000"
pts [
"93000,15000"
"93500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52063,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52064,0
va (VaSet
)
xt "89500,14500,91000,15500"
st "clk_i"
ju 2
blo "91000,15300"
tm "WireNameMgr"
)
)
)
*186 (PortIoIn
uid 52071,0
shape (CompositeShape
uid 52072,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52073,0
sl 0
ro 270
xt "91000,19625,92500,20375"
)
(Line
uid 52074,0
sl 0
ro 270
xt "92500,20000,93000,20000"
pts [
"92500,20000"
"93000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52075,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52076,0
va (VaSet
)
xt "87000,19500,90500,20500"
st "mem_clk_i"
ju 2
blo "90500,20300"
tm "WireNameMgr"
)
)
)
*187 (Net
uid 52077,0
name "mem_clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 52078,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*188 (Net
uid 52087,0
name "clk_200_i"
type "std_logic"
orderNo 502
declText (MLText
uid 52088,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*189 (Grouping
uid 53103,0
optionalChildren [
*190 (CommentGraphic
uid 53105,0
shape (ZoomableIcon
uid 53106,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "240480,295400,244000,300500"
iconName "C:\\scuba2_repository\\architecture\\logos\\ubc.jpg"
)
oxt "269480,230900,273000,236000"
)
*191 (CommentGraphic
uid 53107,0
shape (PolyLine2D
pts [
"226000,294500"
"226000,301500"
]
uid 53108,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "226000,294500,226000,301500"
)
oxt "255000,230000,255000,237000"
)
*192 (CommentGraphic
uid 53109,0
shape (PolyLine2D
pts [
"266000,294500"
"266000,301500"
]
uid 53110,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "266000,294500,266000,301500"
)
oxt "295000,230000,295000,237000"
)
*193 (CommentGraphic
uid 53111,0
shape (PolyLine2D
pts [
"226000,294500"
"266000,294500"
]
uid 53112,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "226000,294500,266000,294500"
)
oxt "255000,230000,295000,230000"
)
*194 (CommentText
uid 53113,0
shape (Rectangle
uid 53114,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "246000,294500,266000,296500"
)
oxt "275000,230000,295000,232000"
text (MLText
uid 53115,0
va (VaSet
fg "32768,0,0"
)
xt "246800,295000,265200,296000"
st "
Particle Physics and Astronomy Research Council
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 20000
)
position 4
)
*195 (CommentText
uid 53116,0
shape (Rectangle
uid 53117,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,305500,246000,307500"
)
oxt "260000,241000,275000,243000"
text (MLText
uid 53118,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,306000,241600,307000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*196 (CommentText
uid 53119,0
shape (Rectangle
uid 53120,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "246000,296500,266000,301500"
)
oxt "275000,232000,295000,237000"
text (MLText
uid 53121,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,11,1"
)
xt "246950,296900,265050,301100"
st "
Royal Observatory Edinburgh

University of British Columbia
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
position 1
)
*197 (CommentText
uid 53122,0
shape (Rectangle
uid 53123,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,303500,231000,305500"
)
oxt "255000,239000,260000,241000"
text (MLText
uid 53124,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,304000,227900,305000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*198 (CommentText
uid 53125,0
shape (Rectangle
uid 53126,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "246000,305500,254000,307500"
)
oxt "275000,241000,283000,243000"
text (MLText
uid 53127,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "246200,306000,248300,307000"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*199 (CommentText
uid 53128,0
shape (Rectangle
uid 53129,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "246000,303500,254000,305500"
)
oxt "275000,239000,283000,241000"
text (MLText
uid 53130,0
va (VaSet
fg "0,0,32768"
)
xt "246200,304000,249300,305000"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*200 (CommentText
uid 53131,0
shape (Rectangle
uid 53132,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,301500,231000,303500"
)
oxt "255000,237000,260000,239000"
text (MLText
uid 53133,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,302000,227900,303000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*201 (CommentText
uid 53134,0
shape (Rectangle
uid 53135,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,301500,246000,303500"
)
oxt "260000,237000,275000,239000"
text (MLText
uid 53136,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,302000,233400,303000"
st "
<title>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*202 (CommentText
uid 53137,0
shape (Rectangle
uid 53138,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "246000,301500,254000,303500"
)
oxt "275000,237000,283000,239000"
text (MLText
uid 53139,0
va (VaSet
fg "0,0,32768"
)
xt "246200,302000,251100,303000"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*203 (CommentGraphic
uid 53140,0
shape (ZoomableIcon
uid 53141,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "228000,295612,238000,300500"
iconName "C:\\scuba2_repository\\architecture\\logos\\ATC.jpg"
)
oxt "257000,231112,267000,236000"
)
*204 (CommentText
uid 53142,0
shape (Rectangle
uid 53143,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "226000,305500,231000,307500"
)
oxt "255000,241000,260000,243000"
text (MLText
uid 53144,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,306000,228500,307000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*205 (CommentText
uid 53145,0
shape (Rectangle
uid 53146,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "231000,303500,246000,305500"
)
oxt "260000,239000,275000,241000"
text (MLText
uid 53147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "231200,304000,242000,305000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*206 (CommentText
uid 53148,0
shape (Rectangle
uid 53149,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,305500,266000,307500"
)
oxt "283000,241000,295000,243000"
text (MLText
uid 53150,0
va (VaSet
fg "0,0,32768"
)
xt "254200,306000,256200,307000"
st "
n of m
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*207 (CommentText
uid 53151,0
shape (Rectangle
uid 53152,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,301500,266000,303500"
)
oxt "283000,237000,295000,239000"
text (MLText
uid 53153,0
va (VaSet
fg "0,0,32768"
)
xt "254200,302000,259700,303000"
st "
<drawing no>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*208 (CommentText
uid 53154,0
shape (Rectangle
uid 53155,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "254000,303500,266000,305500"
)
oxt "283000,239000,295000,241000"
text (MLText
uid 53156,0
va (VaSet
fg "0,0,32768"
)
xt "254200,304000,256200,305000"
st "
<rev>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
]
shape (GroupingShape
uid 53104,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "226000,294500,266000,307500"
)
oxt "255000,230000,295000,243000"
)
*209 (CommentGraphic
uid 53157,0
shape (ZoomableIcon
uid 53158,0
layer 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-49545,8275,6500,48500"
iconName "C:\\scuba2_repository\\architecture\\logos\\scuba2_medium.bmp"
)
)
*210 (SaComponent
uid 54493,0
optionalChildren [
*211 (CptPort
uid 54173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,92625,120750,93375"
)
n "coadded_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 1
tg (CPTG
uid 54175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54176,0
va (VaSet
)
xt "109000,92500,119500,93500"
st "coadded_addr_ch1_o : (5:0)"
ju 2
blo "119500,93300"
)
)
)
*212 (CptPort
uid 54177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,94125,120750,94875"
)
n "coadded_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 2
tg (CPTG
uid 54179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54180,0
va (VaSet
)
xt "109000,94000,119500,95000"
st "coadded_addr_ch2_o : (5:0)"
ju 2
blo "119500,94800"
)
)
)
*213 (CptPort
uid 54181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,96125,120750,96875"
)
n "coadded_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 3
tg (CPTG
uid 54183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54184,0
va (VaSet
)
xt "109000,96000,119500,97000"
st "coadded_addr_ch3_o : (5:0)"
ju 2
blo "119500,96800"
)
)
)
*214 (CptPort
uid 54185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,97625,120750,98375"
)
n "coadded_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 4
tg (CPTG
uid 54187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54188,0
va (VaSet
)
xt "109000,97500,119500,98500"
st "coadded_addr_ch4_o : (5:0)"
ju 2
blo "119500,98300"
)
)
)
*215 (CptPort
uid 54189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,99625,120750,100375"
)
n "coadded_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 5
tg (CPTG
uid 54191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54192,0
va (VaSet
)
xt "109000,99500,119500,100500"
st "coadded_addr_ch5_o : (5:0)"
ju 2
blo "119500,100300"
)
)
)
*216 (CptPort
uid 54193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,101125,120750,101875"
)
n "coadded_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 6
tg (CPTG
uid 54195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54196,0
va (VaSet
)
xt "109000,101000,119500,102000"
st "coadded_addr_ch6_o : (5:0)"
ju 2
blo "119500,101800"
)
)
)
*217 (CptPort
uid 54197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,102625,120750,103375"
)
n "coadded_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 7
tg (CPTG
uid 54199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54200,0
va (VaSet
)
xt "109000,102500,119500,103500"
st "coadded_addr_ch7_o : (5:0)"
ju 2
blo "119500,103300"
)
)
)
*218 (CptPort
uid 54201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,104625,120750,105375"
)
n "coadded_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 8
tg (CPTG
uid 54203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54204,0
va (VaSet
)
xt "109000,104500,119500,105500"
st "coadded_addr_ch8_o : (5:0)"
ju 2
blo "119500,105300"
)
)
)
*219 (CptPort
uid 54205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,92625,96000,93375"
)
n "coadded_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 9
tg (CPTG
uid 54207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54208,0
va (VaSet
)
xt "96500,92500,106700,93500"
st "coadded_dat_ch1_i : (31:0)"
blo "96500,93300"
)
)
)
*220 (CptPort
uid 54209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,94125,96000,94875"
)
n "coadded_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 54211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54212,0
va (VaSet
)
xt "96500,94000,106700,95000"
st "coadded_dat_ch2_i : (31:0)"
blo "96500,94800"
)
)
)
*221 (CptPort
uid 54213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,96125,96000,96875"
)
n "coadded_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 11
tg (CPTG
uid 54215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54216,0
va (VaSet
)
xt "96500,96000,106700,97000"
st "coadded_dat_ch3_i : (31:0)"
blo "96500,96800"
)
)
)
*222 (CptPort
uid 54217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,97625,96000,98375"
)
n "coadded_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 54219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54220,0
va (VaSet
)
xt "96500,97500,106700,98500"
st "coadded_dat_ch4_i : (31:0)"
blo "96500,98300"
)
)
)
*223 (CptPort
uid 54221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,99625,96000,100375"
)
n "coadded_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 13
tg (CPTG
uid 54223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54224,0
va (VaSet
)
xt "96500,99500,106700,100500"
st "coadded_dat_ch5_i : (31:0)"
blo "96500,100300"
)
)
)
*224 (CptPort
uid 54225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,101125,96000,101875"
)
n "coadded_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 14
tg (CPTG
uid 54227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54228,0
va (VaSet
)
xt "96500,101000,106700,102000"
st "coadded_dat_ch6_i : (31:0)"
blo "96500,101800"
)
)
)
*225 (CptPort
uid 54229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,102625,96000,103375"
)
n "coadded_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 15
tg (CPTG
uid 54231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54232,0
va (VaSet
)
xt "96500,102500,106700,103500"
st "coadded_dat_ch7_i : (31:0)"
blo "96500,103300"
)
)
)
*226 (CptPort
uid 54233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,104625,96000,105375"
)
n "coadded_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 16
tg (CPTG
uid 54235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54236,0
va (VaSet
)
xt "96500,104500,106700,105500"
st "coadded_dat_ch8_i : (31:0)"
blo "96500,105300"
)
)
)
*227 (CptPort
uid 54237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,106125,120750,106875"
)
n "filtered_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 17
tg (CPTG
uid 54239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54240,0
va (VaSet
)
xt "109500,106000,119500,107000"
st "filtered_addr_ch1_o : (5:0)"
ju 2
blo "119500,106800"
)
)
)
*228 (CptPort
uid 54241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,108125,120750,108875"
)
n "filtered_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 18
tg (CPTG
uid 54243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54244,0
va (VaSet
)
xt "109500,108000,119500,109000"
st "filtered_addr_ch2_o : (5:0)"
ju 2
blo "119500,108800"
)
)
)
*229 (CptPort
uid 54245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,109625,120750,110375"
)
n "filtered_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 54247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54248,0
va (VaSet
)
xt "109500,109500,119500,110500"
st "filtered_addr_ch3_o : (5:0)"
ju 2
blo "119500,110300"
)
)
)
*230 (CptPort
uid 54249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,111625,120750,112375"
)
n "filtered_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 20
tg (CPTG
uid 54251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54252,0
va (VaSet
)
xt "109500,111500,119500,112500"
st "filtered_addr_ch4_o : (5:0)"
ju 2
blo "119500,112300"
)
)
)
*231 (CptPort
uid 54253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,113125,120750,113875"
)
n "filtered_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 54255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54256,0
va (VaSet
)
xt "109500,113000,119500,114000"
st "filtered_addr_ch5_o : (5:0)"
ju 2
blo "119500,113800"
)
)
)
*232 (CptPort
uid 54257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,115125,120750,115875"
)
n "filtered_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 54259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54260,0
va (VaSet
)
xt "109500,115000,119500,116000"
st "filtered_addr_ch6_o : (5:0)"
ju 2
blo "119500,115800"
)
)
)
*233 (CptPort
uid 54261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,116625,120750,117375"
)
n "filtered_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 23
tg (CPTG
uid 54263,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54264,0
va (VaSet
)
xt "109500,116500,119500,117500"
st "filtered_addr_ch7_o : (5:0)"
ju 2
blo "119500,117300"
)
)
)
*234 (CptPort
uid 54265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,118125,120750,118875"
)
n "filtered_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 54267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54268,0
va (VaSet
)
xt "109500,118000,119500,119000"
st "filtered_addr_ch8_o : (5:0)"
ju 2
blo "119500,118800"
)
)
)
*235 (CptPort
uid 54269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,106125,96000,106875"
)
n "filtered_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 54271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54272,0
va (VaSet
)
xt "96500,106000,106200,107000"
st "filtered_dat_ch1_i : (31:0)"
blo "96500,106800"
)
)
)
*236 (CptPort
uid 54273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,108125,96000,108875"
)
n "filtered_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 26
tg (CPTG
uid 54275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54276,0
va (VaSet
)
xt "96500,108000,106200,109000"
st "filtered_dat_ch2_i : (31:0)"
blo "96500,108800"
)
)
)
*237 (CptPort
uid 54277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,109625,96000,110375"
)
n "filtered_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 54279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54280,0
va (VaSet
)
xt "96500,109500,106200,110500"
st "filtered_dat_ch3_i : (31:0)"
blo "96500,110300"
)
)
)
*238 (CptPort
uid 54281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,111625,96000,112375"
)
n "filtered_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 54283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54284,0
va (VaSet
)
xt "96500,111500,106200,112500"
st "filtered_dat_ch4_i : (31:0)"
blo "96500,112300"
)
)
)
*239 (CptPort
uid 54285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,113125,96000,113875"
)
n "filtered_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 29
tg (CPTG
uid 54287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54288,0
va (VaSet
)
xt "96500,113000,106200,114000"
st "filtered_dat_ch5_i : (31:0)"
blo "96500,113800"
)
)
)
*240 (CptPort
uid 54289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,115125,96000,115875"
)
n "filtered_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 30
tg (CPTG
uid 54291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54292,0
va (VaSet
)
xt "96500,115000,106200,116000"
st "filtered_dat_ch6_i : (31:0)"
blo "96500,115800"
)
)
)
*241 (CptPort
uid 54293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,116625,96000,117375"
)
n "filtered_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 54295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54296,0
va (VaSet
)
xt "96500,116500,106200,117500"
st "filtered_dat_ch7_i : (31:0)"
blo "96500,117300"
)
)
)
*242 (CptPort
uid 54297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,118125,96000,118875"
)
n "filtered_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 32
tg (CPTG
uid 54299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54300,0
va (VaSet
)
xt "96500,118000,106200,119000"
st "filtered_dat_ch8_i : (31:0)"
blo "96500,118800"
)
)
)
*243 (CptPort
uid 54301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,120125,120750,120875"
)
n "fsfb_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 33
tg (CPTG
uid 54303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54304,0
va (VaSet
)
xt "110600,120000,119500,121000"
st "fsfb_addr_ch1_o : (5:0)"
ju 2
blo "119500,120800"
)
)
)
*244 (CptPort
uid 54305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,121625,120750,122375"
)
n "fsfb_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 34
tg (CPTG
uid 54307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54308,0
va (VaSet
)
xt "110600,121500,119500,122500"
st "fsfb_addr_ch2_o : (5:0)"
ju 2
blo "119500,122300"
)
)
)
*245 (CptPort
uid 54309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,123625,120750,124375"
)
n "fsfb_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 35
tg (CPTG
uid 54311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54312,0
va (VaSet
)
xt "110600,123500,119500,124500"
st "fsfb_addr_ch3_o : (5:0)"
ju 2
blo "119500,124300"
)
)
)
*246 (CptPort
uid 54313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,125125,120750,125875"
)
n "fsfb_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 36
tg (CPTG
uid 54315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54316,0
va (VaSet
)
xt "110600,125000,119500,126000"
st "fsfb_addr_ch4_o : (5:0)"
ju 2
blo "119500,125800"
)
)
)
*247 (CptPort
uid 54317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,127125,120750,127875"
)
n "fsfb_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 54319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54320,0
va (VaSet
)
xt "110600,127000,119500,128000"
st "fsfb_addr_ch5_o : (5:0)"
ju 2
blo "119500,127800"
)
)
)
*248 (CptPort
uid 54321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,128625,120750,129375"
)
n "fsfb_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 38
tg (CPTG
uid 54323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54324,0
va (VaSet
)
xt "110600,128500,119500,129500"
st "fsfb_addr_ch6_o : (5:0)"
ju 2
blo "119500,129300"
)
)
)
*249 (CptPort
uid 54325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,130625,120750,131375"
)
n "fsfb_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 39
tg (CPTG
uid 54327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54328,0
va (VaSet
)
xt "110600,130500,119500,131500"
st "fsfb_addr_ch7_o : (5:0)"
ju 2
blo "119500,131300"
)
)
)
*250 (CptPort
uid 54329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,132125,120750,132875"
)
n "fsfb_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 54331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54332,0
va (VaSet
)
xt "110600,132000,119500,133000"
st "fsfb_addr_ch8_o : (5:0)"
ju 2
blo "119500,132800"
)
)
)
*251 (CptPort
uid 54333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,120125,96000,120875"
)
n "fsfb_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 54335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54336,0
va (VaSet
)
xt "96500,120000,105100,121000"
st "fsfb_dat_ch1_i : (31:0)"
blo "96500,120800"
)
)
)
*252 (CptPort
uid 54337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,121625,96000,122375"
)
n "fsfb_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 42
tg (CPTG
uid 54339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54340,0
va (VaSet
)
xt "96500,121500,105100,122500"
st "fsfb_dat_ch2_i : (31:0)"
blo "96500,122300"
)
)
)
*253 (CptPort
uid 54341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54342,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,123625,96000,124375"
)
n "fsfb_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 43
tg (CPTG
uid 54343,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54344,0
va (VaSet
)
xt "96500,123500,105100,124500"
st "fsfb_dat_ch3_i : (31:0)"
blo "96500,124300"
)
)
)
*254 (CptPort
uid 54345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,125125,96000,125875"
)
n "fsfb_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 44
tg (CPTG
uid 54347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54348,0
va (VaSet
)
xt "96500,125000,105100,126000"
st "fsfb_dat_ch4_i : (31:0)"
blo "96500,125800"
)
)
)
*255 (CptPort
uid 54349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,127125,96000,127875"
)
n "fsfb_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 45
tg (CPTG
uid 54351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54352,0
va (VaSet
)
xt "96500,127000,105100,128000"
st "fsfb_dat_ch5_i : (31:0)"
blo "96500,127800"
)
)
)
*256 (CptPort
uid 54353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,128625,96000,129375"
)
n "fsfb_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 46
tg (CPTG
uid 54355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54356,0
va (VaSet
)
xt "96500,128500,105100,129500"
st "fsfb_dat_ch6_i : (31:0)"
blo "96500,129300"
)
)
)
*257 (CptPort
uid 54357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,130625,96000,131375"
)
n "fsfb_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 47
tg (CPTG
uid 54359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54360,0
va (VaSet
)
xt "96500,130500,105100,131500"
st "fsfb_dat_ch7_i : (31:0)"
blo "96500,131300"
)
)
)
*258 (CptPort
uid 54361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,132125,96000,132875"
)
n "fsfb_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 48
tg (CPTG
uid 54363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54364,0
va (VaSet
)
xt "96500,132000,105100,133000"
st "fsfb_dat_ch8_i : (31:0)"
blo "96500,132800"
)
)
)
*259 (CptPort
uid 54365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,134125,96000,134875"
)
n "raw_ack_ch1_i"
t "std_logic"
o 1
r 49
tg (CPTG
uid 54367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54368,0
va (VaSet
)
xt "96500,134000,102200,135000"
st "raw_ack_ch1_i"
blo "96500,134800"
)
)
)
*260 (CptPort
uid 54369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,135625,96000,136375"
)
n "raw_ack_ch2_i"
t "std_logic"
o 1
r 50
tg (CPTG
uid 54371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54372,0
va (VaSet
)
xt "96500,135500,102200,136500"
st "raw_ack_ch2_i"
blo "96500,136300"
)
)
)
*261 (CptPort
uid 54373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,137125,96000,137875"
)
n "raw_ack_ch3_i"
t "std_logic"
o 1
r 51
tg (CPTG
uid 54375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54376,0
va (VaSet
)
xt "96500,137000,102200,138000"
st "raw_ack_ch3_i"
blo "96500,137800"
)
)
)
*262 (CptPort
uid 54377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,139125,96000,139875"
)
n "raw_ack_ch4_i"
t "std_logic"
o 1
r 52
tg (CPTG
uid 54379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54380,0
va (VaSet
)
xt "96500,139000,102200,140000"
st "raw_ack_ch4_i"
blo "96500,139800"
)
)
)
*263 (CptPort
uid 54381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,140625,96000,141375"
)
n "raw_ack_ch5_i"
t "std_logic"
o 1
r 53
tg (CPTG
uid 54383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54384,0
va (VaSet
)
xt "96500,140500,102200,141500"
st "raw_ack_ch5_i"
blo "96500,141300"
)
)
)
*264 (CptPort
uid 54385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,142625,96000,143375"
)
n "raw_ack_ch6_i"
t "std_logic"
o 1
r 54
tg (CPTG
uid 54387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54388,0
va (VaSet
)
xt "96500,142500,102200,143500"
st "raw_ack_ch6_i"
blo "96500,143300"
)
)
)
*265 (CptPort
uid 54389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,144125,96000,144875"
)
n "raw_ack_ch7_i"
t "std_logic"
o 1
r 55
tg (CPTG
uid 54391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54392,0
va (VaSet
)
xt "96500,144000,102200,145000"
st "raw_ack_ch7_i"
blo "96500,144800"
)
)
)
*266 (CptPort
uid 54393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,146125,96000,146875"
)
n "raw_ack_ch8_i"
t "std_logic"
o 1
r 56
tg (CPTG
uid 54395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54396,0
va (VaSet
)
xt "96500,146000,102200,147000"
st "raw_ack_ch8_i"
blo "96500,146800"
)
)
)
*267 (CptPort
uid 54397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,134125,120750,134875"
)
n "raw_addr_ch1_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 57
tg (CPTG
uid 54399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54400,0
va (VaSet
)
xt "110200,134000,119500,135000"
st "raw_addr_ch1_o : (12:0)"
ju 2
blo "119500,134800"
)
)
)
*268 (CptPort
uid 54401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,135625,120750,136375"
)
n "raw_addr_ch2_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 58
tg (CPTG
uid 54403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54404,0
va (VaSet
)
xt "110200,135500,119500,136500"
st "raw_addr_ch2_o : (12:0)"
ju 2
blo "119500,136300"
)
)
)
*269 (CptPort
uid 54405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,137125,120750,137875"
)
n "raw_addr_ch3_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 59
tg (CPTG
uid 54407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54408,0
va (VaSet
)
xt "110200,137000,119500,138000"
st "raw_addr_ch3_o : (12:0)"
ju 2
blo "119500,137800"
)
)
)
*270 (CptPort
uid 54409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,139125,120750,139875"
)
n "raw_addr_ch4_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 60
tg (CPTG
uid 54411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54412,0
va (VaSet
)
xt "110200,139000,119500,140000"
st "raw_addr_ch4_o : (12:0)"
ju 2
blo "119500,139800"
)
)
)
*271 (CptPort
uid 54413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,140625,120750,141375"
)
n "raw_addr_ch5_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 61
tg (CPTG
uid 54415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54416,0
va (VaSet
)
xt "110200,140500,119500,141500"
st "raw_addr_ch5_o : (12:0)"
ju 2
blo "119500,141300"
)
)
)
*272 (CptPort
uid 54417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,142625,120750,143375"
)
n "raw_addr_ch6_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 62
tg (CPTG
uid 54419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54420,0
va (VaSet
)
xt "110200,142500,119500,143500"
st "raw_addr_ch6_o : (12:0)"
ju 2
blo "119500,143300"
)
)
)
*273 (CptPort
uid 54421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,144125,120750,144875"
)
n "raw_addr_ch7_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 63
tg (CPTG
uid 54423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54424,0
va (VaSet
)
xt "110200,144000,119500,145000"
st "raw_addr_ch7_o : (12:0)"
ju 2
blo "119500,144800"
)
)
)
*274 (CptPort
uid 54425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,146125,120750,146875"
)
n "raw_addr_ch8_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 64
tg (CPTG
uid 54427,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54428,0
va (VaSet
)
xt "110200,146000,119500,147000"
st "raw_addr_ch8_o : (12:0)"
ju 2
blo "119500,146800"
)
)
)
*275 (CptPort
uid 54429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,147625,96000,148375"
)
n "raw_dat_ch1_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 65
tg (CPTG
uid 54431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54432,0
va (VaSet
)
xt "96500,147500,105100,148500"
st "raw_dat_ch1_i : (13:0)"
blo "96500,148300"
)
)
)
*276 (CptPort
uid 54433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,149625,96000,150375"
)
n "raw_dat_ch2_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 66
tg (CPTG
uid 54435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54436,0
va (VaSet
)
xt "96500,149500,105100,150500"
st "raw_dat_ch2_i : (13:0)"
blo "96500,150300"
)
)
)
*277 (CptPort
uid 54437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,151125,96000,151875"
)
n "raw_dat_ch3_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 67
tg (CPTG
uid 54439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54440,0
va (VaSet
)
xt "96500,151000,105100,152000"
st "raw_dat_ch3_i : (13:0)"
blo "96500,151800"
)
)
)
*278 (CptPort
uid 54441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,152625,96000,153375"
)
n "raw_dat_ch4_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 68
tg (CPTG
uid 54443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54444,0
va (VaSet
)
xt "96500,152500,105100,153500"
st "raw_dat_ch4_i : (13:0)"
blo "96500,153300"
)
)
)
*279 (CptPort
uid 54445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,154625,96000,155375"
)
n "raw_dat_ch5_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 69
tg (CPTG
uid 54447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54448,0
va (VaSet
)
xt "96500,154500,105100,155500"
st "raw_dat_ch5_i : (13:0)"
blo "96500,155300"
)
)
)
*280 (CptPort
uid 54449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,156125,96000,156875"
)
n "raw_dat_ch6_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 70
tg (CPTG
uid 54451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54452,0
va (VaSet
)
xt "96500,156000,105100,157000"
st "raw_dat_ch6_i : (13:0)"
blo "96500,156800"
)
)
)
*281 (CptPort
uid 54453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,158125,96000,158875"
)
n "raw_dat_ch7_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 71
tg (CPTG
uid 54455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54456,0
va (VaSet
)
xt "96500,158000,105100,159000"
st "raw_dat_ch7_i : (13:0)"
blo "96500,158800"
)
)
)
*282 (CptPort
uid 54457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,159625,96000,160375"
)
n "raw_dat_ch8_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 72
tg (CPTG
uid 54459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54460,0
va (VaSet
)
xt "96500,159500,105100,160500"
st "raw_dat_ch8_i : (13:0)"
blo "96500,160300"
)
)
)
*283 (CptPort
uid 54461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,147625,120750,148375"
)
n "raw_req_ch1_o"
t "std_logic"
m 1
o 1
r 73
tg (CPTG
uid 54463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54464,0
va (VaSet
)
xt "113500,147500,119500,148500"
st "raw_req_ch1_o"
ju 2
blo "119500,148300"
)
)
)
*284 (CptPort
uid 54465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,149625,120750,150375"
)
n "raw_req_ch2_o"
t "std_logic"
m 1
o 1
r 74
tg (CPTG
uid 54467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54468,0
va (VaSet
)
xt "113500,149500,119500,150500"
st "raw_req_ch2_o"
ju 2
blo "119500,150300"
)
)
)
*285 (CptPort
uid 54469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,151125,120750,151875"
)
n "raw_req_ch3_o"
t "std_logic"
m 1
o 1
r 75
tg (CPTG
uid 54471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54472,0
va (VaSet
)
xt "113500,151000,119500,152000"
st "raw_req_ch3_o"
ju 2
blo "119500,151800"
)
)
)
*286 (CptPort
uid 54473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,152625,120750,153375"
)
n "raw_req_ch4_o"
t "std_logic"
m 1
o 1
r 76
tg (CPTG
uid 54475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54476,0
va (VaSet
)
xt "113500,152500,119500,153500"
st "raw_req_ch4_o"
ju 2
blo "119500,153300"
)
)
)
*287 (CptPort
uid 54477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,154625,120750,155375"
)
n "raw_req_ch5_o"
t "std_logic"
m 1
o 1
r 77
tg (CPTG
uid 54479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54480,0
va (VaSet
)
xt "113500,154500,119500,155500"
st "raw_req_ch5_o"
ju 2
blo "119500,155300"
)
)
)
*288 (CptPort
uid 54481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,156125,120750,156875"
)
n "raw_req_ch6_o"
t "std_logic"
m 1
o 1
r 78
tg (CPTG
uid 54483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54484,0
va (VaSet
)
xt "113500,156000,119500,157000"
st "raw_req_ch6_o"
ju 2
blo "119500,156800"
)
)
)
*289 (CptPort
uid 54485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,158125,120750,158875"
)
n "raw_req_ch7_o"
t "std_logic"
m 1
o 1
r 79
tg (CPTG
uid 54487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54488,0
va (VaSet
)
xt "113500,158000,119500,159000"
st "raw_req_ch7_o"
ju 2
blo "119500,158800"
)
)
)
*290 (CptPort
uid 54489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,159625,120750,160375"
)
n "raw_req_ch8_o"
t "std_logic"
m 1
o 1
r 80
tg (CPTG
uid 54491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54492,0
va (VaSet
)
xt "113500,159500,119500,160500"
st "raw_req_ch8_o"
ju 2
blo "119500,160300"
)
)
)
]
shape (Rectangle
uid 54494,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "96000,92000,120000,161000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 54495,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*291 (Text
uid 54496,0
va (VaSet
font "Arial,8,1"
)
xt "105900,127000,111600,128000"
st "readout_card"
blo "105900,127800"
)
*292 (Text
uid 54497,0
va (VaSet
font "Arial,8,1"
)
xt "105900,128000,112600,129000"
st "wbs_frame_data"
blo "105900,128800"
)
*293 (Text
uid 54498,0
va (VaSet
font "Arial,8,1"
)
xt "105900,129000,106900,130000"
st "I10"
blo "105900,129800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 54499,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 54500,0
text (MLText
uid 54501,0
va (VaSet
font "Courier New,8,0"
)
xt "81000,98000,81000,98000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*294 (SaComponent
uid 54846,0
optionalChildren [
*295 (CptPort
uid 54502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,188625,98000,189375"
)
n "d_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 1
tg (CPTG
uid 54504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54505,0
va (VaSet
)
xt "98500,188500,106400,189500"
st "d_addr_ch1_i : (5:0)"
blo "98500,189300"
)
)
)
*296 (CptPort
uid 54506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,191125,98000,191875"
)
n "d_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 2
r 2
tg (CPTG
uid 54508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54509,0
va (VaSet
)
xt "98500,191000,106400,192000"
st "d_addr_ch2_i : (5:0)"
blo "98500,191800"
)
)
)
*297 (CptPort
uid 54510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,193625,98000,194375"
)
n "d_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 3
r 3
tg (CPTG
uid 54512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54513,0
va (VaSet
)
xt "98500,193500,106400,194500"
st "d_addr_ch3_i : (5:0)"
blo "98500,194300"
)
)
)
*298 (CptPort
uid 54514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,196125,98000,196875"
)
n "d_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 4
r 4
tg (CPTG
uid 54516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54517,0
va (VaSet
)
xt "98500,196000,106400,197000"
st "d_addr_ch4_i : (5:0)"
blo "98500,196800"
)
)
)
*299 (CptPort
uid 54518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,198625,98000,199375"
)
n "d_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 5
r 5
tg (CPTG
uid 54520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54521,0
va (VaSet
)
xt "98500,198500,106400,199500"
st "d_addr_ch5_i : (5:0)"
blo "98500,199300"
)
)
)
*300 (CptPort
uid 54522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,201125,98000,201875"
)
n "d_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 6
r 6
tg (CPTG
uid 54524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54525,0
va (VaSet
)
xt "98500,201000,106400,202000"
st "d_addr_ch6_i : (5:0)"
blo "98500,201800"
)
)
)
*301 (CptPort
uid 54526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,203625,98000,204375"
)
n "d_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 7
tg (CPTG
uid 54528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54529,0
va (VaSet
)
xt "98500,203500,106400,204500"
st "d_addr_ch7_i : (5:0)"
blo "98500,204300"
)
)
)
*302 (CptPort
uid 54530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,206125,98000,206875"
)
n "d_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 8
r 8
tg (CPTG
uid 54532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54533,0
va (VaSet
)
xt "98500,206000,106400,207000"
st "d_addr_ch8_i : (5:0)"
blo "98500,206800"
)
)
)
*303 (CptPort
uid 54534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,188125,131750,188875"
)
n "d_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 35
r 9
tg (CPTG
uid 54536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54537,0
va (VaSet
)
xt "122500,188000,130500,189000"
st "d_dat_ch1_o : (31:0)"
ju 2
blo "130500,188800"
)
)
)
*304 (CptPort
uid 54538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,189625,131750,190375"
)
n "d_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 36
r 10
tg (CPTG
uid 54540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54541,0
va (VaSet
)
xt "122500,189500,130500,190500"
st "d_dat_ch2_o : (31:0)"
ju 2
blo "130500,190300"
)
)
)
*305 (CptPort
uid 54542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,191125,131750,191875"
)
n "d_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 37
r 11
tg (CPTG
uid 54544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54545,0
va (VaSet
)
xt "122500,191000,130500,192000"
st "d_dat_ch3_o : (31:0)"
ju 2
blo "130500,191800"
)
)
)
*306 (CptPort
uid 54546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,192625,131750,193375"
)
n "d_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 38
r 12
tg (CPTG
uid 54548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54549,0
va (VaSet
)
xt "122500,192500,130500,193500"
st "d_dat_ch4_o : (31:0)"
ju 2
blo "130500,193300"
)
)
)
*307 (CptPort
uid 54550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,194125,131750,194875"
)
n "d_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 39
r 13
tg (CPTG
uid 54552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54553,0
va (VaSet
)
xt "122500,194000,130500,195000"
st "d_dat_ch5_o : (31:0)"
ju 2
blo "130500,194800"
)
)
)
*308 (CptPort
uid 54554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,195625,131750,196375"
)
n "d_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 40
r 14
tg (CPTG
uid 54556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54557,0
va (VaSet
)
xt "122500,195500,130500,196500"
st "d_dat_ch6_o : (31:0)"
ju 2
blo "130500,196300"
)
)
)
*309 (CptPort
uid 54558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,197125,131750,197875"
)
n "d_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 41
r 15
tg (CPTG
uid 54560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54561,0
va (VaSet
)
xt "122500,197000,130500,198000"
st "d_dat_ch7_o : (31:0)"
ju 2
blo "130500,197800"
)
)
)
*310 (CptPort
uid 54562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,198625,131750,199375"
)
n "d_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 42
r 16
tg (CPTG
uid 54564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54565,0
va (VaSet
)
xt "122500,198500,130500,199500"
st "d_dat_ch8_o : (31:0)"
ju 2
blo "130500,199300"
)
)
)
*311 (CptPort
uid 54566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,208625,98000,209375"
)
n "i_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 10
r 17
tg (CPTG
uid 54568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54569,0
va (VaSet
)
xt "98500,208500,106200,209500"
st "i_addr_ch1_i : (5:0)"
blo "98500,209300"
)
)
)
*312 (CptPort
uid 54570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,211125,98000,211875"
)
n "i_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 11
r 18
tg (CPTG
uid 54572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54573,0
va (VaSet
)
xt "98500,211000,106200,212000"
st "i_addr_ch2_i : (5:0)"
blo "98500,211800"
)
)
)
*313 (CptPort
uid 54574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,213625,98000,214375"
)
n "i_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 19
tg (CPTG
uid 54576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54577,0
va (VaSet
)
xt "98500,213500,106200,214500"
st "i_addr_ch3_i : (5:0)"
blo "98500,214300"
)
)
)
*314 (CptPort
uid 54578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,216125,98000,216875"
)
n "i_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 54580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54581,0
va (VaSet
)
xt "98500,216000,106200,217000"
st "i_addr_ch4_i : (5:0)"
blo "98500,216800"
)
)
)
*315 (CptPort
uid 54582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,218625,98000,219375"
)
n "i_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 14
r 21
tg (CPTG
uid 54584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54585,0
va (VaSet
)
xt "98500,218500,106200,219500"
st "i_addr_ch5_i : (5:0)"
blo "98500,219300"
)
)
)
*316 (CptPort
uid 54586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,221125,98000,221875"
)
n "i_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 15
r 22
tg (CPTG
uid 54588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54589,0
va (VaSet
)
xt "98500,221000,106200,222000"
st "i_addr_ch6_i : (5:0)"
blo "98500,221800"
)
)
)
*317 (CptPort
uid 54590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,223625,98000,224375"
)
n "i_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
r 23
tg (CPTG
uid 54592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54593,0
va (VaSet
)
xt "98500,223500,106200,224500"
st "i_addr_ch7_i : (5:0)"
blo "98500,224300"
)
)
)
*318 (CptPort
uid 54594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,226125,98000,226875"
)
n "i_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 17
r 24
tg (CPTG
uid 54596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54597,0
va (VaSet
)
xt "98500,226000,106200,227000"
st "i_addr_ch8_i : (5:0)"
blo "98500,226800"
)
)
)
*319 (CptPort
uid 54598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,200125,131750,200875"
)
n "i_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 44
r 25
tg (CPTG
uid 54600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54601,0
va (VaSet
)
xt "122700,200000,130500,201000"
st "i_dat_ch1_o : (31:0)"
ju 2
blo "130500,200800"
)
)
)
*320 (CptPort
uid 54602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,202125,131750,202875"
)
n "i_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 45
r 26
tg (CPTG
uid 54604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54605,0
va (VaSet
)
xt "122700,202000,130500,203000"
st "i_dat_ch2_o : (31:0)"
ju 2
blo "130500,202800"
)
)
)
*321 (CptPort
uid 54606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,203625,131750,204375"
)
n "i_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 46
r 27
tg (CPTG
uid 54608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54609,0
va (VaSet
)
xt "122700,203500,130500,204500"
st "i_dat_ch3_o : (31:0)"
ju 2
blo "130500,204300"
)
)
)
*322 (CptPort
uid 54610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,205125,131750,205875"
)
n "i_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 47
r 28
tg (CPTG
uid 54612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54613,0
va (VaSet
)
xt "122700,205000,130500,206000"
st "i_dat_ch4_o : (31:0)"
ju 2
blo "130500,205800"
)
)
)
*323 (CptPort
uid 54614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,206625,131750,207375"
)
n "i_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 48
r 29
tg (CPTG
uid 54616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54617,0
va (VaSet
)
xt "122700,206500,130500,207500"
st "i_dat_ch5_o : (31:0)"
ju 2
blo "130500,207300"
)
)
)
*324 (CptPort
uid 54618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,208125,131750,208875"
)
n "i_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 49
r 30
tg (CPTG
uid 54620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54621,0
va (VaSet
)
xt "122700,208000,130500,209000"
st "i_dat_ch6_o : (31:0)"
ju 2
blo "130500,208800"
)
)
)
*325 (CptPort
uid 54622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,209625,131750,210375"
)
n "i_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 50
r 31
tg (CPTG
uid 54624,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54625,0
va (VaSet
)
xt "122700,209500,130500,210500"
st "i_dat_ch7_o : (31:0)"
ju 2
blo "130500,210300"
)
)
)
*326 (CptPort
uid 54626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,211125,131750,211875"
)
n "i_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 51
r 32
tg (CPTG
uid 54628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54629,0
va (VaSet
)
xt "122700,211000,130500,212000"
st "i_dat_ch8_o : (31:0)"
ju 2
blo "130500,211800"
)
)
)
*327 (CptPort
uid 54630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,212625,131750,213375"
)
n "offset_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 52
r 33
tg (CPTG
uid 54632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54633,0
va (VaSet
)
xt "121100,212500,130500,213500"
st "offset_dat_ch1_o : (31:0)"
ju 2
blo "130500,213300"
)
)
)
*328 (CptPort
uid 54634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,214125,131750,214875"
)
n "offset_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 53
r 34
tg (CPTG
uid 54636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54637,0
va (VaSet
)
xt "121100,214000,130500,215000"
st "offset_dat_ch2_o : (31:0)"
ju 2
blo "130500,214800"
)
)
)
*329 (CptPort
uid 54638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,216125,131750,216875"
)
n "offset_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 54
r 35
tg (CPTG
uid 54640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54641,0
va (VaSet
)
xt "121100,216000,130500,217000"
st "offset_dat_ch3_o : (31:0)"
ju 2
blo "130500,216800"
)
)
)
*330 (CptPort
uid 54642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,217625,131750,218375"
)
n "offset_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 55
r 36
tg (CPTG
uid 54644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54645,0
va (VaSet
)
xt "121100,217500,130500,218500"
st "offset_dat_ch4_o : (31:0)"
ju 2
blo "130500,218300"
)
)
)
*331 (CptPort
uid 54646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,219125,131750,219875"
)
n "offset_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 56
r 37
tg (CPTG
uid 54648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54649,0
va (VaSet
)
xt "121100,219000,130500,220000"
st "offset_dat_ch5_o : (31:0)"
ju 2
blo "130500,219800"
)
)
)
*332 (CptPort
uid 54650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,220625,131750,221375"
)
n "offset_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 57
r 38
tg (CPTG
uid 54652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54653,0
va (VaSet
)
xt "121100,220500,130500,221500"
st "offset_dat_ch6_o : (31:0)"
ju 2
blo "130500,221300"
)
)
)
*333 (CptPort
uid 54654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,222125,131750,222875"
)
n "offset_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 58
r 39
tg (CPTG
uid 54656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54657,0
va (VaSet
)
xt "121100,222000,130500,223000"
st "offset_dat_ch7_o : (31:0)"
ju 2
blo "130500,222800"
)
)
)
*334 (CptPort
uid 54658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,223625,131750,224375"
)
n "offset_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 59
r 40
tg (CPTG
uid 54660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54661,0
va (VaSet
)
xt "121100,223500,130500,224500"
st "offset_dat_ch8_o : (31:0)"
ju 2
blo "130500,224300"
)
)
)
*335 (CptPort
uid 54662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,228625,98000,229375"
)
n "p_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 18
r 41
tg (CPTG
uid 54664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54665,0
va (VaSet
)
xt "98500,228500,106400,229500"
st "p_addr_ch1_i : (5:0)"
blo "98500,229300"
)
)
)
*336 (CptPort
uid 54666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,231125,98000,231875"
)
n "p_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 19
r 42
tg (CPTG
uid 54668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54669,0
va (VaSet
)
xt "98500,231000,106400,232000"
st "p_addr_ch2_i : (5:0)"
blo "98500,231800"
)
)
)
*337 (CptPort
uid 54670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,233625,98000,234375"
)
n "p_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 20
r 43
tg (CPTG
uid 54672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54673,0
va (VaSet
)
xt "98500,233500,106400,234500"
st "p_addr_ch3_i : (5:0)"
blo "98500,234300"
)
)
)
*338 (CptPort
uid 54674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,236125,98000,236875"
)
n "p_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 21
r 44
tg (CPTG
uid 54676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54677,0
va (VaSet
)
xt "98500,236000,106400,237000"
st "p_addr_ch4_i : (5:0)"
blo "98500,236800"
)
)
)
*339 (CptPort
uid 54678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,238625,98000,239375"
)
n "p_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 22
r 45
tg (CPTG
uid 54680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54681,0
va (VaSet
)
xt "98500,238500,106400,239500"
st "p_addr_ch5_i : (5:0)"
blo "98500,239300"
)
)
)
*340 (CptPort
uid 54682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,241125,98000,241875"
)
n "p_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 23
r 46
tg (CPTG
uid 54684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54685,0
va (VaSet
)
xt "98500,241000,106400,242000"
st "p_addr_ch6_i : (5:0)"
blo "98500,241800"
)
)
)
*341 (CptPort
uid 54686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,243625,98000,244375"
)
n "p_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 24
r 47
tg (CPTG
uid 54688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54689,0
va (VaSet
)
xt "98500,243500,106400,244500"
st "p_addr_ch7_i : (5:0)"
blo "98500,244300"
)
)
)
*342 (CptPort
uid 54690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,246125,98000,246875"
)
n "p_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 25
r 48
tg (CPTG
uid 54692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54693,0
va (VaSet
)
xt "98500,246000,106400,247000"
st "p_addr_ch8_i : (5:0)"
blo "98500,246800"
)
)
)
*343 (CptPort
uid 54694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,225125,131750,225875"
)
n "p_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 60
r 49
tg (CPTG
uid 54696,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54697,0
va (VaSet
)
xt "122500,225000,130500,226000"
st "p_dat_ch1_o : (31:0)"
ju 2
blo "130500,225800"
)
)
)
*344 (CptPort
uid 54698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,226625,131750,227375"
)
n "p_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 61
r 50
tg (CPTG
uid 54700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54701,0
va (VaSet
)
xt "122500,226500,130500,227500"
st "p_dat_ch2_o : (31:0)"
ju 2
blo "130500,227300"
)
)
)
*345 (CptPort
uid 54702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,228125,131750,228875"
)
n "p_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 62
r 51
tg (CPTG
uid 54704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54705,0
va (VaSet
)
xt "122500,228000,130500,229000"
st "p_dat_ch3_o : (31:0)"
ju 2
blo "130500,228800"
)
)
)
*346 (CptPort
uid 54706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,230125,131750,230875"
)
n "p_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 63
r 52
tg (CPTG
uid 54708,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54709,0
va (VaSet
)
xt "122500,230000,130500,231000"
st "p_dat_ch4_o : (31:0)"
ju 2
blo "130500,230800"
)
)
)
*347 (CptPort
uid 54710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,231625,131750,232375"
)
n "p_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 64
r 53
tg (CPTG
uid 54712,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54713,0
va (VaSet
)
xt "122500,231500,130500,232500"
st "p_dat_ch5_o : (31:0)"
ju 2
blo "130500,232300"
)
)
)
*348 (CptPort
uid 54714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,233125,131750,233875"
)
n "p_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 65
r 54
tg (CPTG
uid 54716,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54717,0
va (VaSet
)
xt "122500,233000,130500,234000"
st "p_dat_ch6_o : (31:0)"
ju 2
blo "130500,233800"
)
)
)
*349 (CptPort
uid 54718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,234625,131750,235375"
)
n "p_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 66
r 55
tg (CPTG
uid 54720,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54721,0
va (VaSet
)
xt "122500,234500,130500,235500"
st "p_dat_ch7_o : (31:0)"
ju 2
blo "130500,235300"
)
)
)
*350 (CptPort
uid 54722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,236125,131750,236875"
)
n "p_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 67
r 56
tg (CPTG
uid 54724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54725,0
va (VaSet
)
xt "122500,236000,130500,237000"
st "p_dat_ch8_o : (31:0)"
ju 2
blo "130500,236800"
)
)
)
*351 (CptPort
uid 54726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,237625,131750,238375"
)
n "sa_bias_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 69
r 57
tg (CPTG
uid 54728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54729,0
va (VaSet
)
xt "120300,237500,130500,238500"
st "sa_bias_dat_ch1_o : (31:0)"
ju 2
blo "130500,238300"
)
)
)
*352 (CptPort
uid 54730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,239125,131750,239875"
)
n "sa_bias_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 70
r 58
tg (CPTG
uid 54732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54733,0
va (VaSet
)
xt "120300,239000,130500,240000"
st "sa_bias_dat_ch2_o : (31:0)"
ju 2
blo "130500,239800"
)
)
)
*353 (CptPort
uid 54734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,240625,131750,241375"
)
n "sa_bias_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 71
r 59
tg (CPTG
uid 54736,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54737,0
va (VaSet
)
xt "120300,240500,130500,241500"
st "sa_bias_dat_ch3_o : (31:0)"
ju 2
blo "130500,241300"
)
)
)
*354 (CptPort
uid 54738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,242125,131750,242875"
)
n "sa_bias_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 72
r 60
tg (CPTG
uid 54740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54741,0
va (VaSet
)
xt "120300,242000,130500,243000"
st "sa_bias_dat_ch4_o : (31:0)"
ju 2
blo "130500,242800"
)
)
)
*355 (CptPort
uid 54742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,244125,131750,244875"
)
n "sa_bias_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 73
r 61
tg (CPTG
uid 54744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54745,0
va (VaSet
)
xt "120300,244000,130500,245000"
st "sa_bias_dat_ch5_o : (31:0)"
ju 2
blo "130500,244800"
)
)
)
*356 (CptPort
uid 54746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,245625,131750,246375"
)
n "sa_bias_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 74
r 62
tg (CPTG
uid 54748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54749,0
va (VaSet
)
xt "120300,245500,130500,246500"
st "sa_bias_dat_ch6_o : (31:0)"
ju 2
blo "130500,246300"
)
)
)
*357 (CptPort
uid 54750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,247125,131750,247875"
)
n "sa_bias_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 75
r 63
tg (CPTG
uid 54752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54753,0
va (VaSet
)
xt "120300,247000,130500,248000"
st "sa_bias_dat_ch7_o : (31:0)"
ju 2
blo "130500,247800"
)
)
)
*358 (CptPort
uid 54754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,248625,131750,249375"
)
n "sa_bias_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 76
r 64
tg (CPTG
uid 54756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54757,0
va (VaSet
)
xt "120300,248500,130500,249500"
st "sa_bias_dat_ch8_o : (31:0)"
ju 2
blo "130500,249300"
)
)
)
*359 (CptPort
uid 54758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,248625,98000,249375"
)
n "z_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 26
r 65
tg (CPTG
uid 54760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54761,0
va (VaSet
)
xt "98500,248500,106400,249500"
st "z_addr_ch1_i : (5:0)"
blo "98500,249300"
)
)
)
*360 (CptPort
uid 54762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,251125,98000,251875"
)
n "z_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 27
r 66
tg (CPTG
uid 54764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54765,0
va (VaSet
)
xt "98500,251000,106400,252000"
st "z_addr_ch2_i : (5:0)"
blo "98500,251800"
)
)
)
*361 (CptPort
uid 54766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,253625,98000,254375"
)
n "z_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 28
r 67
tg (CPTG
uid 54768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54769,0
va (VaSet
)
xt "98500,253500,106400,254500"
st "z_addr_ch3_i : (5:0)"
blo "98500,254300"
)
)
)
*362 (CptPort
uid 54770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,256125,98000,256875"
)
n "z_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 29
r 68
tg (CPTG
uid 54772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54773,0
va (VaSet
)
xt "98500,256000,106400,257000"
st "z_addr_ch4_i : (5:0)"
blo "98500,256800"
)
)
)
*363 (CptPort
uid 54774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,258625,98000,259375"
)
n "z_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 30
r 69
tg (CPTG
uid 54776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54777,0
va (VaSet
)
xt "98500,258500,106400,259500"
st "z_addr_ch5_i : (5:0)"
blo "98500,259300"
)
)
)
*364 (CptPort
uid 54778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,261125,98000,261875"
)
n "z_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 31
r 70
tg (CPTG
uid 54780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54781,0
va (VaSet
)
xt "98500,261000,106400,262000"
st "z_addr_ch6_i : (5:0)"
blo "98500,261800"
)
)
)
*365 (CptPort
uid 54782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,263625,98000,264375"
)
n "z_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 32
r 71
tg (CPTG
uid 54784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54785,0
va (VaSet
)
xt "98500,263500,106400,264500"
st "z_addr_ch7_i : (5:0)"
blo "98500,264300"
)
)
)
*366 (CptPort
uid 54786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,266125,98000,266875"
)
n "z_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 33
r 72
tg (CPTG
uid 54788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54789,0
va (VaSet
)
xt "98500,266000,106400,267000"
st "z_addr_ch8_i : (5:0)"
blo "98500,266800"
)
)
)
*367 (CptPort
uid 54790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,250125,131750,250875"
)
n "z_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 78
r 73
tg (CPTG
uid 54792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54793,0
va (VaSet
)
xt "122500,250000,130500,251000"
st "z_dat_ch1_o : (31:0)"
ju 2
blo "130500,250800"
)
)
)
*368 (CptPort
uid 54794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,251625,131750,252375"
)
n "z_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 79
r 74
tg (CPTG
uid 54796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54797,0
va (VaSet
)
xt "122500,251500,130500,252500"
st "z_dat_ch2_o : (31:0)"
ju 2
blo "130500,252300"
)
)
)
*369 (CptPort
uid 54798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,253125,131750,253875"
)
n "z_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 80
r 75
tg (CPTG
uid 54800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54801,0
va (VaSet
)
xt "122500,253000,130500,254000"
st "z_dat_ch3_o : (31:0)"
ju 2
blo "130500,253800"
)
)
)
*370 (CptPort
uid 54802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,254625,131750,255375"
)
n "z_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 81
r 76
tg (CPTG
uid 54804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54805,0
va (VaSet
)
xt "122500,254500,130500,255500"
st "z_dat_ch4_o : (31:0)"
ju 2
blo "130500,255300"
)
)
)
*371 (CptPort
uid 54806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,256125,131750,256875"
)
n "z_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 82
r 77
tg (CPTG
uid 54808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54809,0
va (VaSet
)
xt "122500,256000,130500,257000"
st "z_dat_ch5_o : (31:0)"
ju 2
blo "130500,256800"
)
)
)
*372 (CptPort
uid 54810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,258125,131750,258875"
)
n "z_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 83
r 78
tg (CPTG
uid 54812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54813,0
va (VaSet
)
xt "122500,258000,130500,259000"
st "z_dat_ch6_o : (31:0)"
ju 2
blo "130500,258800"
)
)
)
*373 (CptPort
uid 54814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,259625,131750,260375"
)
n "z_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 84
r 79
tg (CPTG
uid 54816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54817,0
va (VaSet
)
xt "122500,259500,130500,260500"
st "z_dat_ch7_o : (31:0)"
ju 2
blo "130500,260300"
)
)
)
*374 (CptPort
uid 54818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,261125,131750,261875"
)
n "z_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 85
r 80
tg (CPTG
uid 54820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54821,0
va (VaSet
)
xt "122500,261000,130500,262000"
st "z_dat_ch8_o : (31:0)"
ju 2
blo "130500,261800"
)
)
)
*375 (CptPort
uid 54822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,262625,131750,263375"
)
n "const_val_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 34
r 81
tg (CPTG
uid 54824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54825,0
va (VaSet
)
xt "122800,262500,130500,263500"
st "const_val_o : (13:0)"
ju 2
blo "130500,263300"
)
)
)
*376 (CptPort
uid 54826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,268625,98000,269375"
)
n "filter_coeff_addr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
r 82
tg (CPTG
uid 54828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54829,0
va (VaSet
)
xt "98500,268500,107900,269500"
st "filter_coeff_addr_i : (2:0)"
blo "98500,269300"
)
)
)
*377 (CptPort
uid 54830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,264125,131750,264875"
)
n "filter_coeff_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 43
r 83
tg (CPTG
uid 54832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54833,0
va (VaSet
)
xt "121000,264000,130500,265000"
st "filter_coeff_dat_o : (31:0)"
ju 2
blo "130500,264800"
)
)
)
*378 (CptPort
uid 54834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,265625,131750,266375"
)
n "ramp_amp_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 68
r 84
tg (CPTG
uid 54836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54837,0
va (VaSet
)
xt "122800,265500,130500,266500"
st "ramp_amp_o : (13:0)"
ju 2
blo "130500,266300"
)
)
)
*379 (CptPort
uid 54838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,267125,131750,267875"
)
n "servo_mode_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
m 1
o 77
r 85
tg (CPTG
uid 54840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54841,0
va (VaSet
)
xt "122300,267000,130500,268000"
st "servo_mode_o : (1:0)"
ju 2
blo "130500,267800"
)
)
)
*380 (CptPort
uid 54842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,268625,131750,269375"
)
n "ramp_step_size_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 86
r 86
tg (CPTG
uid 54844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54845,0
va (VaSet
)
xt "120600,268500,130500,269500"
st "ramp_step_size_o : (13:0)"
ju 2
blo "130500,269300"
)
)
)
]
shape (Rectangle
uid 54847,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,187500,131000,270000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 54848,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*381 (Text
uid 54849,0
va (VaSet
font "Arial,8,1"
)
xt "112400,236000,118100,237000"
st "readout_card"
blo "112400,236800"
)
*382 (Text
uid 54850,0
va (VaSet
font "Arial,8,1"
)
xt "112400,237000,117800,238000"
st "wbs_fb_data"
blo "112400,237800"
)
*383 (Text
uid 54851,0
va (VaSet
font "Arial,8,1"
)
xt "112400,238000,113400,239000"
st "I11"
blo "112400,238800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 54852,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 54853,0
text (MLText
uid 54854,0
va (VaSet
font "Courier New,8,0"
)
xt "83000,212000,83000,212000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*384 (PortIoIn
uid 63470,0
shape (CompositeShape
uid 63471,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63472,0
sl 0
ro 270
xt "-33000,71625,-31500,72375"
)
(Line
uid 63473,0
sl 0
ro 270
xt "-31500,72000,-31000,72000"
pts [
"-31500,72000"
"-31000,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63474,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63475,0
va (VaSet
)
xt "-37900,71500,-33500,72500"
st "adc_dat_i1"
ju 2
blo "-33500,72300"
tm "WireNameMgr"
)
)
)
*385 (PortIoIn
uid 63476,0
shape (CompositeShape
uid 63477,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63478,0
sl 0
ro 270
xt "-33000,75625,-31500,76375"
)
(Line
uid 63479,0
sl 0
ro 270
xt "-31500,76000,-31000,76000"
pts [
"-31500,76000"
"-31000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63480,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63481,0
va (VaSet
)
xt "-37900,75500,-33500,76500"
st "adc_rdy_i1"
ju 2
blo "-33500,76300"
tm "WireNameMgr"
)
)
)
*386 (PortIoIn
uid 63482,0
shape (CompositeShape
uid 63483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63484,0
sl 0
ro 270
xt "-33000,73625,-31500,74375"
)
(Line
uid 63485,0
sl 0
ro 270
xt "-31500,74000,-31000,74000"
pts [
"-31500,74000"
"-31000,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63487,0
va (VaSet
)
xt "-37900,73500,-33500,74500"
st "adc_ovr_i1"
ju 2
blo "-33500,74300"
tm "WireNameMgr"
)
)
)
*387 (SaComponent
uid 63488,0
optionalChildren [
*388 (CptPort
uid 63497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,70125,9750,70875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 63499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63500,0
va (VaSet
)
xt "5200,70000,8500,71000"
st "adc_clk_o"
ju 2
blo "8500,70800"
)
)
)
*389 (CptPort
uid 63501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,70125,-20000,70875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 63503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63504,0
va (VaSet
)
xt "-19500,70000,-13300,71000"
st "adc_coadd_en_i"
blo "-19500,70800"
)
)
)
*390 (CptPort
uid 63505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,71625,-20000,72375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 63507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63508,0
va (VaSet
)
xt "-19500,71500,-12900,72500"
st "adc_dat_i : (13:0)"
blo "-19500,72300"
)
)
)
*391 (CptPort
uid 63509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,73625,-20000,74375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 63511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63512,0
va (VaSet
)
xt "-19500,73500,-16300,74500"
st "adc_ovr_i"
blo "-19500,74300"
)
)
)
*392 (CptPort
uid 63513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,75625,-20000,76375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 63515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63516,0
va (VaSet
)
xt "-19500,75500,-16300,76500"
st "adc_rdy_i"
blo "-19500,76300"
)
)
)
*393 (CptPort
uid 63517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,77125,-20000,77875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 63519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63520,0
va (VaSet
)
xt "-19500,77000,-16400,78000"
st "clk_200_i"
blo "-19500,77800"
)
)
)
*394 (CptPort
uid 63521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,79125,-20000,79875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 63523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63524,0
va (VaSet
)
xt "-19500,79000,-16800,80000"
st "clk_50_i"
blo "-19500,79800"
)
)
)
*395 (CptPort
uid 63525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,81125,-20000,81875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 63527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63528,0
va (VaSet
)
xt "-19500,81000,-10800,82000"
st "coadded_addr_i : (5:0)"
blo "-19500,81800"
)
)
)
*396 (CptPort
uid 63529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,71625,9750,72375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 63531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63532,0
va (VaSet
)
xt "-300,71500,8500,72500"
st "coadded_dat_o : (31:0)"
ju 2
blo "8500,72300"
)
)
)
*397 (CptPort
uid 63533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,82625,-20000,83375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 63535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63536,0
va (VaSet
)
xt "-19500,82500,-12000,83500"
st "const_val_i : (13:0)"
blo "-19500,83300"
)
)
)
*398 (CptPort
uid 63537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,73125,9750,73875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 63539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63540,0
va (VaSet
)
xt "2400,73000,8500,74000"
st "d_addr_o : (5:0)"
ju 2
blo "8500,73800"
)
)
)
*399 (CptPort
uid 63541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,84625,-20000,85375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 63543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63544,0
va (VaSet
)
xt "-19500,84500,-13700,85500"
st "d_dat_i : (31:0)"
blo "-19500,85300"
)
)
)
*400 (CptPort
uid 63545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,74625,9750,75375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 63547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63548,0
va (VaSet
)
xt "5200,74500,8500,75500"
st "dac_clk_o"
ju 2
blo "8500,75300"
)
)
)
*401 (CptPort
uid 63549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,86625,-20000,87375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 63551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63552,0
va (VaSet
)
xt "-19500,86500,-14300,87500"
st "dac_dat_en_i"
blo "-19500,87300"
)
)
)
*402 (CptPort
uid 63553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,76125,9750,76875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 63555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63556,0
va (VaSet
)
xt "1700,76000,8500,77000"
st "dac_dat_o : (13:0)"
ju 2
blo "8500,76800"
)
)
)
*403 (CptPort
uid 63557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,77625,9750,78375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 63559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63560,0
va (VaSet
)
xt "-1100,77500,8500,78500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "8500,78300"
)
)
)
*404 (CptPort
uid 63561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,88125,-20000,88875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 63563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63564,0
va (VaSet
)
xt "-19500,88000,-10200,89000"
st "filter_coeff_dat_i : (31:0)"
blo "-19500,88800"
)
)
)
*405 (CptPort
uid 63565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,90125,-20000,90875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 63567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63568,0
va (VaSet
)
xt "-19500,90000,-11300,91000"
st "filtered_addr_i : (5:0)"
blo "-19500,90800"
)
)
)
*406 (CptPort
uid 63569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,79125,9750,79875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 63571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63572,0
va (VaSet
)
xt "200,79000,8500,80000"
st "filtered_dat_o : (31:0)"
ju 2
blo "8500,79800"
)
)
)
*407 (CptPort
uid 63573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,92125,-20000,92875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 63575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63576,0
va (VaSet
)
xt "-19500,92000,-12800,93000"
st "fsfb_addr_i : (5:0)"
blo "-19500,92800"
)
)
)
*408 (CptPort
uid 63577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,80625,9750,81375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 63579,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63580,0
va (VaSet
)
xt "1700,80500,8500,81500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "8500,81300"
)
)
)
*409 (CptPort
uid 63581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,82125,9750,82875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 63583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63584,0
va (VaSet
)
xt "2600,82000,8500,83000"
st "i_addr_o : (5:0)"
ju 2
blo "8500,82800"
)
)
)
*410 (CptPort
uid 63585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,93625,-20000,94375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 63587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63588,0
va (VaSet
)
xt "-19500,93500,-13900,94500"
st "i_dat_i : (31:0)"
blo "-19500,94300"
)
)
)
*411 (CptPort
uid 63589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,83625,9750,84375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 63591,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63592,0
va (VaSet
)
xt "-500,83500,8500,84500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "8500,84300"
)
)
)
*412 (CptPort
uid 63593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,95625,-20000,96375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 63595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63596,0
va (VaSet
)
xt "-19500,95500,-11900,96500"
st "offset_dat_i : (31:0)"
blo "-19500,96300"
)
)
)
*413 (CptPort
uid 63597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63598,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,85125,9750,85875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 63599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63600,0
va (VaSet
)
xt "2400,85000,8500,86000"
st "p_addr_o : (5:0)"
ju 2
blo "8500,85800"
)
)
)
*414 (CptPort
uid 63601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,97625,-20000,98375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 63603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63604,0
va (VaSet
)
xt "-19500,97500,-13700,98500"
st "p_dat_i : (31:0)"
blo "-19500,98300"
)
)
)
*415 (CptPort
uid 63605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,99125,-20000,99875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 63607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63608,0
va (VaSet
)
xt "-19500,99000,-12000,100000"
st "ramp_amp_i : (13:0)"
blo "-19500,99800"
)
)
)
*416 (CptPort
uid 63609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,86625,9750,87375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 63611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63612,0
va (VaSet
)
xt "5000,86500,8500,87500"
st "raw_ack_o"
ju 2
blo "8500,87300"
)
)
)
*417 (CptPort
uid 63613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,101125,-20000,101875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 63615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63616,0
va (VaSet
)
xt "-19500,101000,-12400,102000"
st "raw_addr_i : (12:0)"
blo "-19500,101800"
)
)
)
*418 (CptPort
uid 63617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,88125,9750,88875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 63619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63620,0
va (VaSet
)
xt "1700,88000,8500,89000"
st "raw_dat_o : (13:0)"
ju 2
blo "8500,88800"
)
)
)
*419 (CptPort
uid 63621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,103125,-20000,103875"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 63623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63624,0
va (VaSet
)
xt "-19500,103000,-16100,104000"
st "raw_req_i"
blo "-19500,103800"
)
)
)
*420 (CptPort
uid 63625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,104625,-20000,105375"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 63627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63628,0
va (VaSet
)
xt "-19500,104500,-13600,105500"
st "restart_frame_i"
blo "-19500,105300"
)
)
)
*421 (CptPort
uid 63629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,106625,-20000,107375"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 63631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63632,0
va (VaSet
)
xt "-19500,106500,-14400,107500"
st "row_switch_i"
blo "-19500,107300"
)
)
)
*422 (CptPort
uid 63633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,108625,-20000,109375"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 63635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63636,0
va (VaSet
)
xt "-19500,108500,-18000,109500"
st "rst_i"
blo "-19500,109300"
)
)
)
*423 (CptPort
uid 63637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,89625,9750,90375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 63639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63640,0
va (VaSet
)
xt "-1300,89500,8500,90500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "8500,90300"
)
)
)
*424 (CptPort
uid 63641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,110125,-20000,110875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 63643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63644,0
va (VaSet
)
xt "-19500,110000,-11100,111000"
st "sa_bias_dat_i : (31:0)"
blo "-19500,110800"
)
)
)
*425 (CptPort
uid 63645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,112125,-20000,112875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 63647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63648,0
va (VaSet
)
xt "-19500,112000,-11500,113000"
st "servo_mode_i : (1:0)"
blo "-19500,112800"
)
)
)
*426 (CptPort
uid 63649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9000,91125,9750,91875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 63651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 63652,0
va (VaSet
)
xt "2400,91000,8500,92000"
st "z_addr_o : (5:0)"
ju 2
blo "8500,91800"
)
)
)
*427 (CptPort
uid 63653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,113625,-20000,114375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 63655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63656,0
va (VaSet
)
xt "-19500,113500,-13700,114500"
st "z_dat_i : (31:0)"
blo "-19500,114300"
)
)
)
*428 (CptPort
uid 63657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 63658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-20750,115625,-20000,116375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 63659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 63660,0
va (VaSet
)
xt "-19500,115500,-9800,116500"
st "ramp_step_size_i : (13:0)"
blo "-19500,116300"
)
)
)
]
shape (Rectangle
uid 63489,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-20000,69500,9000,117000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 63490,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*429 (Text
uid 63491,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,97000,-1900,98000"
st "readout_card"
blo "-7600,97800"
)
*430 (Text
uid 63492,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,98000,-1700,99000"
st "flux_loop_ctrl"
blo "-7600,98800"
)
*431 (Text
uid 63493,0
va (VaSet
font "Arial,8,1"
)
xt "-7600,99000,-7000,100000"
st "I1"
blo "-7600,99800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 63494,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 63495,0
text (MLText
uid 63496,0
va (VaSet
font "Courier New,8,0"
)
xt "-35000,62000,-35000,62000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*432 (PortIoOut
uid 63661,0
shape (CompositeShape
uid 63662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63663,0
sl 0
ro 270
xt "21000,70125,22500,70875"
)
(Line
uid 63664,0
sl 0
ro 270
xt "20500,70500,21000,70500"
pts [
"20500,70500"
"21000,70500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63665,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63666,0
va (VaSet
)
xt "23000,70000,27500,71000"
st "adc_clk_o1"
blo "23000,70800"
tm "WireNameMgr"
)
)
)
*433 (PortIoOut
uid 63667,0
shape (CompositeShape
uid 63668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63669,0
sl 0
ro 270
xt "21000,76125,22500,76875"
)
(Line
uid 63670,0
sl 0
ro 270
xt "20500,76500,21000,76500"
pts [
"20500,76500"
"21000,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63672,0
va (VaSet
)
xt "23000,76000,27600,77000"
st "dac_dat_o1"
blo "23000,76800"
tm "WireNameMgr"
)
)
)
*434 (PortIoOut
uid 63673,0
shape (CompositeShape
uid 63674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63675,0
sl 0
ro 270
xt "21000,74625,22500,75375"
)
(Line
uid 63676,0
sl 0
ro 270
xt "20500,75000,21000,75000"
pts [
"20500,75000"
"21000,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63678,0
va (VaSet
)
xt "23000,74500,27500,75500"
st "dac_clk_o1"
blo "23000,75300"
tm "WireNameMgr"
)
)
)
*435 (PortIoOut
uid 63679,0
shape (CompositeShape
uid 63680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63681,0
sl 0
ro 270
xt "21000,89625,22500,90375"
)
(Line
uid 63682,0
sl 0
ro 270
xt "20500,90000,21000,90000"
pts [
"20500,90000"
"21000,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63684,0
va (VaSet
)
xt "23000,89500,30600,90500"
st "sa_bias_dac_spi_o1"
blo "23000,90300"
tm "WireNameMgr"
)
)
)
*436 (PortIoOut
uid 63685,0
shape (CompositeShape
uid 63686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63687,0
sl 0
ro 270
xt "21000,83625,22500,84375"
)
(Line
uid 63688,0
sl 0
ro 270
xt "20500,84000,21000,84000"
pts [
"20500,84000"
"21000,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 63689,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63690,0
va (VaSet
)
xt "23000,83500,29800,84500"
st "offset_dac_spi_o1"
blo "23000,84300"
tm "WireNameMgr"
)
)
)
*437 (Net
uid 63921,0
name "dac_clk_o1"
type "std_logic"
orderNo 214
declText (MLText
uid 63922,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*438 (Net
uid 63923,0
name "adc_clk_o1"
type "std_logic"
orderNo 215
declText (MLText
uid 63924,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*439 (Net
uid 63925,0
name "d_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 216
declText (MLText
uid 63926,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*440 (Net
uid 63927,0
name "coadded_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 217
declText (MLText
uid 63928,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*441 (Net
uid 63929,0
name "sa_bias_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 218
declText (MLText
uid 63930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*442 (Net
uid 63931,0
name "offset_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 219
declText (MLText
uid 63932,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*443 (Net
uid 63933,0
name "raw_ack_o1"
type "std_logic"
orderNo 220
declText (MLText
uid 63934,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*444 (Net
uid 63935,0
name "p_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 221
declText (MLText
uid 63936,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*445 (Net
uid 63937,0
name "fsfb_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 222
declText (MLText
uid 63938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*446 (Net
uid 63939,0
name "filter_coeff_addr_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 223
declText (MLText
uid 63940,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*447 (Net
uid 63941,0
name "dac_dat_o1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 224
declText (MLText
uid 63942,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*448 (Net
uid 63943,0
name "i_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 225
declText (MLText
uid 63944,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*449 (Net
uid 63945,0
name "raw_dat_o1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 226
declText (MLText
uid 63946,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*450 (Net
uid 63947,0
name "z_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 227
declText (MLText
uid 63948,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*451 (Net
uid 63949,0
name "i_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 228
declText (MLText
uid 63950,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*452 (Net
uid 63951,0
name "filtered_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 229
declText (MLText
uid 63952,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*453 (Net
uid 63953,0
name "adc_coadd_en_i1"
type "std_logic"
orderNo 230
declText (MLText
uid 63954,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*454 (Net
uid 63955,0
name "clk_50_i1"
type "std_logic"
orderNo 231
declText (MLText
uid 63956,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*455 (Net
uid 63957,0
name "adc_rdy_i1"
type "std_logic"
orderNo 232
declText (MLText
uid 63958,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*456 (Net
uid 63959,0
name "adc_ovr_i1"
type "std_logic"
orderNo 233
declText (MLText
uid 63960,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*457 (Net
uid 63961,0
name "adc_dat_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 234
declText (MLText
uid 63962,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*458 (Net
uid 63963,0
name "clk_200_i1"
type "std_logic"
orderNo 235
declText (MLText
uid 63964,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*459 (Net
uid 63965,0
name "const_val_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 236
declText (MLText
uid 63966,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*460 (Net
uid 63967,0
name "coadded_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 237
declText (MLText
uid 63968,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*461 (Net
uid 63969,0
name "dac_dat_en_i1"
type "std_logic"
orderNo 238
declText (MLText
uid 63970,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*462 (Net
uid 63971,0
name "filtered_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 239
declText (MLText
uid 63972,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*463 (Net
uid 63973,0
name "d_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 240
declText (MLText
uid 63974,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*464 (Net
uid 63975,0
name "filter_coeff_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 241
declText (MLText
uid 63976,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*465 (Net
uid 63977,0
name "servo_mode_i1"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 242
declText (MLText
uid 63978,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*466 (Net
uid 63979,0
name "fsfb_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 243
declText (MLText
uid 63980,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*467 (Net
uid 63981,0
name "p_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 244
declText (MLText
uid 63982,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*468 (Net
uid 63983,0
name "ramp_amp_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 245
declText (MLText
uid 63984,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*469 (Net
uid 63985,0
name "raw_req_i1"
type "std_logic"
orderNo 246
declText (MLText
uid 63986,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*470 (Net
uid 63987,0
name "raw_addr_i1"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 247
declText (MLText
uid 63988,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*471 (Net
uid 63989,0
name "rst_i1"
type "std_logic"
orderNo 248
declText (MLText
uid 63990,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*472 (Net
uid 63991,0
name "row_switch_i1"
type "std_logic"
orderNo 249
declText (MLText
uid 63992,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*473 (Net
uid 63993,0
name "restart_frame_i1"
type "std_logic"
orderNo 250
declText (MLText
uid 63994,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*474 (Net
uid 63995,0
name "offset_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 251
declText (MLText
uid 63996,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*475 (Net
uid 63997,0
name "sa_bias_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 252
declText (MLText
uid 63998,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*476 (Net
uid 63999,0
name "z_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 253
declText (MLText
uid 64000,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*477 (Net
uid 64001,0
name "ramp_step_size_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 254
declText (MLText
uid 64002,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*478 (PortIoIn
uid 64003,0
shape (CompositeShape
uid 64004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64005,0
sl 0
ro 270
xt "-35000,132125,-33500,132875"
)
(Line
uid 64006,0
sl 0
ro 270
xt "-33500,132500,-33000,132500"
pts [
"-33500,132500"
"-33000,132500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64008,0
va (VaSet
)
xt "-39900,132000,-35500,133000"
st "adc_dat_i2"
ju 2
blo "-35500,132800"
tm "WireNameMgr"
)
)
)
*479 (PortIoIn
uid 64009,0
shape (CompositeShape
uid 64010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64011,0
sl 0
ro 270
xt "-35000,136125,-33500,136875"
)
(Line
uid 64012,0
sl 0
ro 270
xt "-33500,136500,-33000,136500"
pts [
"-33500,136500"
"-33000,136500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64013,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64014,0
va (VaSet
)
xt "-39900,136000,-35500,137000"
st "adc_rdy_i2"
ju 2
blo "-35500,136800"
tm "WireNameMgr"
)
)
)
*480 (PortIoIn
uid 64015,0
shape (CompositeShape
uid 64016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64017,0
sl 0
ro 270
xt "-35000,134125,-33500,134875"
)
(Line
uid 64018,0
sl 0
ro 270
xt "-33500,134500,-33000,134500"
pts [
"-33500,134500"
"-33000,134500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64020,0
va (VaSet
)
xt "-39900,134000,-35500,135000"
st "adc_ovr_i2"
ju 2
blo "-35500,134800"
tm "WireNameMgr"
)
)
)
*481 (SaComponent
uid 64021,0
optionalChildren [
*482 (CptPort
uid 64030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,130625,7750,131375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 64032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64033,0
va (VaSet
)
xt "3200,130500,6500,131500"
st "adc_clk_o"
ju 2
blo "6500,131300"
)
)
)
*483 (CptPort
uid 64034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,130625,-22000,131375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 64036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64037,0
va (VaSet
)
xt "-21500,130500,-15300,131500"
st "adc_coadd_en_i"
blo "-21500,131300"
)
)
)
*484 (CptPort
uid 64038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,132125,-22000,132875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 64040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64041,0
va (VaSet
)
xt "-21500,132000,-14900,133000"
st "adc_dat_i : (13:0)"
blo "-21500,132800"
)
)
)
*485 (CptPort
uid 64042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64043,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,134125,-22000,134875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 64044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64045,0
va (VaSet
)
xt "-21500,134000,-18300,135000"
st "adc_ovr_i"
blo "-21500,134800"
)
)
)
*486 (CptPort
uid 64046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,136125,-22000,136875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 64048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64049,0
va (VaSet
)
xt "-21500,136000,-18300,137000"
st "adc_rdy_i"
blo "-21500,136800"
)
)
)
*487 (CptPort
uid 64050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,137625,-22000,138375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 64052,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64053,0
va (VaSet
)
xt "-21500,137500,-18400,138500"
st "clk_200_i"
blo "-21500,138300"
)
)
)
*488 (CptPort
uid 64054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,139625,-22000,140375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 64056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64057,0
va (VaSet
)
xt "-21500,139500,-18800,140500"
st "clk_50_i"
blo "-21500,140300"
)
)
)
*489 (CptPort
uid 64058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,141625,-22000,142375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 64060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64061,0
va (VaSet
)
xt "-21500,141500,-12800,142500"
st "coadded_addr_i : (5:0)"
blo "-21500,142300"
)
)
)
*490 (CptPort
uid 64062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,132125,7750,132875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 64064,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64065,0
va (VaSet
)
xt "-2300,132000,6500,133000"
st "coadded_dat_o : (31:0)"
ju 2
blo "6500,132800"
)
)
)
*491 (CptPort
uid 64066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,143125,-22000,143875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 64068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64069,0
va (VaSet
)
xt "-21500,143000,-14000,144000"
st "const_val_i : (13:0)"
blo "-21500,143800"
)
)
)
*492 (CptPort
uid 64070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,133625,7750,134375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 64072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64073,0
va (VaSet
)
xt "400,133500,6500,134500"
st "d_addr_o : (5:0)"
ju 2
blo "6500,134300"
)
)
)
*493 (CptPort
uid 64074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,145125,-22000,145875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 64076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64077,0
va (VaSet
)
xt "-21500,145000,-15700,146000"
st "d_dat_i : (31:0)"
blo "-21500,145800"
)
)
)
*494 (CptPort
uid 64078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,135125,7750,135875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 64080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64081,0
va (VaSet
)
xt "3200,135000,6500,136000"
st "dac_clk_o"
ju 2
blo "6500,135800"
)
)
)
*495 (CptPort
uid 64082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,147125,-22000,147875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 64084,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64085,0
va (VaSet
)
xt "-21500,147000,-16300,148000"
st "dac_dat_en_i"
blo "-21500,147800"
)
)
)
*496 (CptPort
uid 64086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,136625,7750,137375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 64088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64089,0
va (VaSet
)
xt "-300,136500,6500,137500"
st "dac_dat_o : (13:0)"
ju 2
blo "6500,137300"
)
)
)
*497 (CptPort
uid 64090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,138125,7750,138875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 64092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64093,0
va (VaSet
)
xt "-3100,138000,6500,139000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "6500,138800"
)
)
)
*498 (CptPort
uid 64094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,148625,-22000,149375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 64096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64097,0
va (VaSet
)
xt "-21500,148500,-12200,149500"
st "filter_coeff_dat_i : (31:0)"
blo "-21500,149300"
)
)
)
*499 (CptPort
uid 64098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,150625,-22000,151375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 64100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64101,0
va (VaSet
)
xt "-21500,150500,-13300,151500"
st "filtered_addr_i : (5:0)"
blo "-21500,151300"
)
)
)
*500 (CptPort
uid 64102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,139625,7750,140375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 64104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64105,0
va (VaSet
)
xt "-1800,139500,6500,140500"
st "filtered_dat_o : (31:0)"
ju 2
blo "6500,140300"
)
)
)
*501 (CptPort
uid 64106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,152625,-22000,153375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 64108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64109,0
va (VaSet
)
xt "-21500,152500,-14800,153500"
st "fsfb_addr_i : (5:0)"
blo "-21500,153300"
)
)
)
*502 (CptPort
uid 64110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,141125,7750,141875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 64112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64113,0
va (VaSet
)
xt "-300,141000,6500,142000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "6500,141800"
)
)
)
*503 (CptPort
uid 64114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,142625,7750,143375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 64116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64117,0
va (VaSet
)
xt "600,142500,6500,143500"
st "i_addr_o : (5:0)"
ju 2
blo "6500,143300"
)
)
)
*504 (CptPort
uid 64118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,154125,-22000,154875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 64120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64121,0
va (VaSet
)
xt "-21500,154000,-15900,155000"
st "i_dat_i : (31:0)"
blo "-21500,154800"
)
)
)
*505 (CptPort
uid 64122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,144125,7750,144875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 64124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64125,0
va (VaSet
)
xt "-2500,144000,6500,145000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "6500,144800"
)
)
)
*506 (CptPort
uid 64126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,156125,-22000,156875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 64128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64129,0
va (VaSet
)
xt "-21500,156000,-13900,157000"
st "offset_dat_i : (31:0)"
blo "-21500,156800"
)
)
)
*507 (CptPort
uid 64130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,145625,7750,146375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 64132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64133,0
va (VaSet
)
xt "400,145500,6500,146500"
st "p_addr_o : (5:0)"
ju 2
blo "6500,146300"
)
)
)
*508 (CptPort
uid 64134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,158125,-22000,158875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 64136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64137,0
va (VaSet
)
xt "-21500,158000,-15700,159000"
st "p_dat_i : (31:0)"
blo "-21500,158800"
)
)
)
*509 (CptPort
uid 64138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,159625,-22000,160375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 64140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64141,0
va (VaSet
)
xt "-21500,159500,-14000,160500"
st "ramp_amp_i : (13:0)"
blo "-21500,160300"
)
)
)
*510 (CptPort
uid 64142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,147125,7750,147875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 64144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64145,0
va (VaSet
)
xt "3000,147000,6500,148000"
st "raw_ack_o"
ju 2
blo "6500,147800"
)
)
)
*511 (CptPort
uid 64146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,161625,-22000,162375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 64148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64149,0
va (VaSet
)
xt "-21500,161500,-14400,162500"
st "raw_addr_i : (12:0)"
blo "-21500,162300"
)
)
)
*512 (CptPort
uid 64150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,148625,7750,149375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 64152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64153,0
va (VaSet
)
xt "-300,148500,6500,149500"
st "raw_dat_o : (13:0)"
ju 2
blo "6500,149300"
)
)
)
*513 (CptPort
uid 64154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,163625,-22000,164375"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 64156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64157,0
va (VaSet
)
xt "-21500,163500,-18100,164500"
st "raw_req_i"
blo "-21500,164300"
)
)
)
*514 (CptPort
uid 64158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,165125,-22000,165875"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 64160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64161,0
va (VaSet
)
xt "-21500,165000,-15600,166000"
st "restart_frame_i"
blo "-21500,165800"
)
)
)
*515 (CptPort
uid 64162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,167125,-22000,167875"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 64164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64165,0
va (VaSet
)
xt "-21500,167000,-16400,168000"
st "row_switch_i"
blo "-21500,167800"
)
)
)
*516 (CptPort
uid 64166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,169125,-22000,169875"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 64168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64169,0
va (VaSet
)
xt "-21500,169000,-20000,170000"
st "rst_i"
blo "-21500,169800"
)
)
)
*517 (CptPort
uid 64170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,150125,7750,150875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 64172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64173,0
va (VaSet
)
xt "-3300,150000,6500,151000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "6500,150800"
)
)
)
*518 (CptPort
uid 64174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,170625,-22000,171375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 64176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64177,0
va (VaSet
)
xt "-21500,170500,-13100,171500"
st "sa_bias_dat_i : (31:0)"
blo "-21500,171300"
)
)
)
*519 (CptPort
uid 64178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,172625,-22000,173375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 64180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64181,0
va (VaSet
)
xt "-21500,172500,-13500,173500"
st "servo_mode_i : (1:0)"
blo "-21500,173300"
)
)
)
*520 (CptPort
uid 64182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,151625,7750,152375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 64184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64185,0
va (VaSet
)
xt "400,151500,6500,152500"
st "z_addr_o : (5:0)"
ju 2
blo "6500,152300"
)
)
)
*521 (CptPort
uid 64186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,174125,-22000,174875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 64188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64189,0
va (VaSet
)
xt "-21500,174000,-15700,175000"
st "z_dat_i : (31:0)"
blo "-21500,174800"
)
)
)
*522 (CptPort
uid 64190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,176125,-22000,176875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 64192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64193,0
va (VaSet
)
xt "-21500,176000,-11800,177000"
st "ramp_step_size_i : (13:0)"
blo "-21500,176800"
)
)
)
]
shape (Rectangle
uid 64022,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,130000,7000,177500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 64023,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*523 (Text
uid 64024,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,157500,-3900,158500"
st "readout_card"
blo "-9600,158300"
)
*524 (Text
uid 64025,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,158500,-3700,159500"
st "flux_loop_ctrl"
blo "-9600,159300"
)
*525 (Text
uid 64026,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,159500,-9000,160500"
st "I2"
blo "-9600,160300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 64027,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64028,0
text (MLText
uid 64029,0
va (VaSet
font "Courier New,8,0"
)
xt "-37000,122500,-37000,122500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*526 (PortIoOut
uid 64194,0
shape (CompositeShape
uid 64195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64196,0
sl 0
ro 270
xt "19000,130625,20500,131375"
)
(Line
uid 64197,0
sl 0
ro 270
xt "18500,131000,19000,131000"
pts [
"18500,131000"
"19000,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64199,0
va (VaSet
)
xt "21000,130500,25500,131500"
st "adc_clk_o2"
blo "21000,131300"
tm "WireNameMgr"
)
)
)
*527 (PortIoOut
uid 64200,0
shape (CompositeShape
uid 64201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64202,0
sl 0
ro 270
xt "19000,136625,20500,137375"
)
(Line
uid 64203,0
sl 0
ro 270
xt "18500,137000,19000,137000"
pts [
"18500,137000"
"19000,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64204,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64205,0
va (VaSet
)
xt "21000,136500,25600,137500"
st "dac_dat_o2"
blo "21000,137300"
tm "WireNameMgr"
)
)
)
*528 (PortIoOut
uid 64206,0
shape (CompositeShape
uid 64207,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64208,0
sl 0
ro 270
xt "19000,135125,20500,135875"
)
(Line
uid 64209,0
sl 0
ro 270
xt "18500,135500,19000,135500"
pts [
"18500,135500"
"19000,135500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64210,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64211,0
va (VaSet
)
xt "21000,135000,25500,136000"
st "dac_clk_o2"
blo "21000,135800"
tm "WireNameMgr"
)
)
)
*529 (PortIoOut
uid 64212,0
shape (CompositeShape
uid 64213,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64214,0
sl 0
ro 270
xt "19000,150125,20500,150875"
)
(Line
uid 64215,0
sl 0
ro 270
xt "18500,150500,19000,150500"
pts [
"18500,150500"
"19000,150500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64216,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64217,0
va (VaSet
)
xt "21000,150000,28600,151000"
st "sa_bias_dac_spi_o2"
blo "21000,150800"
tm "WireNameMgr"
)
)
)
*530 (PortIoOut
uid 64218,0
shape (CompositeShape
uid 64219,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64220,0
sl 0
ro 270
xt "19000,144125,20500,144875"
)
(Line
uid 64221,0
sl 0
ro 270
xt "18500,144500,19000,144500"
pts [
"18500,144500"
"19000,144500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64222,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64223,0
va (VaSet
)
xt "21000,144000,27800,145000"
st "offset_dac_spi_o2"
blo "21000,144800"
tm "WireNameMgr"
)
)
)
*531 (Net
uid 64454,0
name "dac_clk_o2"
type "std_logic"
orderNo 255
declText (MLText
uid 64455,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*532 (Net
uid 64456,0
name "adc_clk_o2"
type "std_logic"
orderNo 256
declText (MLText
uid 64457,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*533 (Net
uid 64458,0
name "d_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 257
declText (MLText
uid 64459,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*534 (Net
uid 64460,0
name "coadded_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 258
declText (MLText
uid 64461,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*535 (Net
uid 64462,0
name "sa_bias_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 259
declText (MLText
uid 64463,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*536 (Net
uid 64464,0
name "offset_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 260
declText (MLText
uid 64465,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*537 (Net
uid 64466,0
name "raw_ack_o2"
type "std_logic"
orderNo 261
declText (MLText
uid 64467,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*538 (Net
uid 64468,0
name "p_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 262
declText (MLText
uid 64469,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*539 (Net
uid 64470,0
name "fsfb_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 263
declText (MLText
uid 64471,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*540 (Net
uid 64472,0
name "filter_coeff_addr_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 264
declText (MLText
uid 64473,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*541 (Net
uid 64474,0
name "dac_dat_o2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 265
declText (MLText
uid 64475,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*542 (Net
uid 64476,0
name "i_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 266
declText (MLText
uid 64477,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*543 (Net
uid 64478,0
name "raw_dat_o2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 267
declText (MLText
uid 64479,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*544 (Net
uid 64480,0
name "z_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 268
declText (MLText
uid 64481,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*545 (Net
uid 64482,0
name "i_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 269
declText (MLText
uid 64483,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*546 (Net
uid 64484,0
name "filtered_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 270
declText (MLText
uid 64485,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*547 (Net
uid 64486,0
name "adc_coadd_en_i2"
type "std_logic"
orderNo 271
declText (MLText
uid 64487,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*548 (Net
uid 64488,0
name "clk_50_i2"
type "std_logic"
orderNo 272
declText (MLText
uid 64489,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*549 (Net
uid 64490,0
name "adc_rdy_i2"
type "std_logic"
orderNo 273
declText (MLText
uid 64491,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*550 (Net
uid 64492,0
name "adc_ovr_i2"
type "std_logic"
orderNo 274
declText (MLText
uid 64493,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*551 (Net
uid 64494,0
name "adc_dat_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 275
declText (MLText
uid 64495,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*552 (Net
uid 64496,0
name "clk_200_i2"
type "std_logic"
orderNo 276
declText (MLText
uid 64497,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*553 (Net
uid 64498,0
name "const_val_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 277
declText (MLText
uid 64499,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*554 (Net
uid 64500,0
name "coadded_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 278
declText (MLText
uid 64501,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*555 (Net
uid 64502,0
name "dac_dat_en_i2"
type "std_logic"
orderNo 279
declText (MLText
uid 64503,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*556 (Net
uid 64504,0
name "filtered_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 280
declText (MLText
uid 64505,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*557 (Net
uid 64506,0
name "d_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 281
declText (MLText
uid 64507,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*558 (Net
uid 64508,0
name "filter_coeff_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 282
declText (MLText
uid 64509,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*559 (Net
uid 64510,0
name "servo_mode_i2"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 283
declText (MLText
uid 64511,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*560 (Net
uid 64512,0
name "fsfb_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 284
declText (MLText
uid 64513,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*561 (Net
uid 64514,0
name "p_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 285
declText (MLText
uid 64515,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*562 (Net
uid 64516,0
name "ramp_amp_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 286
declText (MLText
uid 64517,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*563 (Net
uid 64518,0
name "raw_req_i2"
type "std_logic"
orderNo 287
declText (MLText
uid 64519,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*564 (Net
uid 64520,0
name "raw_addr_i2"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 288
declText (MLText
uid 64521,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*565 (Net
uid 64522,0
name "rst_i2"
type "std_logic"
orderNo 289
declText (MLText
uid 64523,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*566 (Net
uid 64524,0
name "row_switch_i2"
type "std_logic"
orderNo 290
declText (MLText
uid 64525,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*567 (Net
uid 64526,0
name "restart_frame_i2"
type "std_logic"
orderNo 291
declText (MLText
uid 64527,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*568 (Net
uid 64528,0
name "offset_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 292
declText (MLText
uid 64529,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*569 (Net
uid 64530,0
name "sa_bias_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 293
declText (MLText
uid 64531,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*570 (Net
uid 64532,0
name "z_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 294
declText (MLText
uid 64533,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*571 (Net
uid 64534,0
name "ramp_step_size_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 295
declText (MLText
uid 64535,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*572 (PortIoIn
uid 64536,0
shape (CompositeShape
uid 64537,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64538,0
sl 0
ro 270
xt "-36000,193125,-34500,193875"
)
(Line
uid 64539,0
sl 0
ro 270
xt "-34500,193500,-34000,193500"
pts [
"-34500,193500"
"-34000,193500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64540,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64541,0
va (VaSet
)
xt "-40900,193000,-36500,194000"
st "adc_dat_i3"
ju 2
blo "-36500,193800"
tm "WireNameMgr"
)
)
)
*573 (PortIoIn
uid 64542,0
shape (CompositeShape
uid 64543,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64544,0
sl 0
ro 270
xt "-36000,197125,-34500,197875"
)
(Line
uid 64545,0
sl 0
ro 270
xt "-34500,197500,-34000,197500"
pts [
"-34500,197500"
"-34000,197500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64546,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64547,0
va (VaSet
)
xt "-40900,197000,-36500,198000"
st "adc_rdy_i3"
ju 2
blo "-36500,197800"
tm "WireNameMgr"
)
)
)
*574 (PortIoIn
uid 64548,0
shape (CompositeShape
uid 64549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64550,0
sl 0
ro 270
xt "-36000,195125,-34500,195875"
)
(Line
uid 64551,0
sl 0
ro 270
xt "-34500,195500,-34000,195500"
pts [
"-34500,195500"
"-34000,195500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64553,0
va (VaSet
)
xt "-40900,195000,-36500,196000"
st "adc_ovr_i3"
ju 2
blo "-36500,195800"
tm "WireNameMgr"
)
)
)
*575 (SaComponent
uid 64554,0
optionalChildren [
*576 (CptPort
uid 64563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,191625,6750,192375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 64565,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64566,0
va (VaSet
)
xt "2200,191500,5500,192500"
st "adc_clk_o"
ju 2
blo "5500,192300"
)
)
)
*577 (CptPort
uid 64567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,191625,-23000,192375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 64569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64570,0
va (VaSet
)
xt "-22500,191500,-16300,192500"
st "adc_coadd_en_i"
blo "-22500,192300"
)
)
)
*578 (CptPort
uid 64571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,193125,-23000,193875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 64573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64574,0
va (VaSet
)
xt "-22500,193000,-15900,194000"
st "adc_dat_i : (13:0)"
blo "-22500,193800"
)
)
)
*579 (CptPort
uid 64575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,195125,-23000,195875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 64577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64578,0
va (VaSet
)
xt "-22500,195000,-19300,196000"
st "adc_ovr_i"
blo "-22500,195800"
)
)
)
*580 (CptPort
uid 64579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,197125,-23000,197875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 64581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64582,0
va (VaSet
)
xt "-22500,197000,-19300,198000"
st "adc_rdy_i"
blo "-22500,197800"
)
)
)
*581 (CptPort
uid 64583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,198625,-23000,199375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 64585,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64586,0
va (VaSet
)
xt "-22500,198500,-19400,199500"
st "clk_200_i"
blo "-22500,199300"
)
)
)
*582 (CptPort
uid 64587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64588,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,200625,-23000,201375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 64589,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64590,0
va (VaSet
)
xt "-22500,200500,-19800,201500"
st "clk_50_i"
blo "-22500,201300"
)
)
)
*583 (CptPort
uid 64591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,202625,-23000,203375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 64593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64594,0
va (VaSet
)
xt "-22500,202500,-13800,203500"
st "coadded_addr_i : (5:0)"
blo "-22500,203300"
)
)
)
*584 (CptPort
uid 64595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,193125,6750,193875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 64597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64598,0
va (VaSet
)
xt "-3300,193000,5500,194000"
st "coadded_dat_o : (31:0)"
ju 2
blo "5500,193800"
)
)
)
*585 (CptPort
uid 64599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,204125,-23000,204875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 64601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64602,0
va (VaSet
)
xt "-22500,204000,-15000,205000"
st "const_val_i : (13:0)"
blo "-22500,204800"
)
)
)
*586 (CptPort
uid 64603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,194625,6750,195375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 64605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64606,0
va (VaSet
)
xt "-600,194500,5500,195500"
st "d_addr_o : (5:0)"
ju 2
blo "5500,195300"
)
)
)
*587 (CptPort
uid 64607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,206125,-23000,206875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 64609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64610,0
va (VaSet
)
xt "-22500,206000,-16700,207000"
st "d_dat_i : (31:0)"
blo "-22500,206800"
)
)
)
*588 (CptPort
uid 64611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,196125,6750,196875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 64613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64614,0
va (VaSet
)
xt "2200,196000,5500,197000"
st "dac_clk_o"
ju 2
blo "5500,196800"
)
)
)
*589 (CptPort
uid 64615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,208125,-23000,208875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 64617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64618,0
va (VaSet
)
xt "-22500,208000,-17300,209000"
st "dac_dat_en_i"
blo "-22500,208800"
)
)
)
*590 (CptPort
uid 64619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,197625,6750,198375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 64621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64622,0
va (VaSet
)
xt "-1300,197500,5500,198500"
st "dac_dat_o : (13:0)"
ju 2
blo "5500,198300"
)
)
)
*591 (CptPort
uid 64623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,199125,6750,199875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 64625,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64626,0
va (VaSet
)
xt "-4100,199000,5500,200000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "5500,199800"
)
)
)
*592 (CptPort
uid 64627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,209625,-23000,210375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 64629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64630,0
va (VaSet
)
xt "-22500,209500,-13200,210500"
st "filter_coeff_dat_i : (31:0)"
blo "-22500,210300"
)
)
)
*593 (CptPort
uid 64631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,211625,-23000,212375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 64633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64634,0
va (VaSet
)
xt "-22500,211500,-14300,212500"
st "filtered_addr_i : (5:0)"
blo "-22500,212300"
)
)
)
*594 (CptPort
uid 64635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,200625,6750,201375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 64637,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64638,0
va (VaSet
)
xt "-2800,200500,5500,201500"
st "filtered_dat_o : (31:0)"
ju 2
blo "5500,201300"
)
)
)
*595 (CptPort
uid 64639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,213625,-23000,214375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 64641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64642,0
va (VaSet
)
xt "-22500,213500,-15800,214500"
st "fsfb_addr_i : (5:0)"
blo "-22500,214300"
)
)
)
*596 (CptPort
uid 64643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,202125,6750,202875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 64645,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64646,0
va (VaSet
)
xt "-1300,202000,5500,203000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "5500,202800"
)
)
)
*597 (CptPort
uid 64647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,203625,6750,204375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 64649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64650,0
va (VaSet
)
xt "-400,203500,5500,204500"
st "i_addr_o : (5:0)"
ju 2
blo "5500,204300"
)
)
)
*598 (CptPort
uid 64651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,215125,-23000,215875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 64653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64654,0
va (VaSet
)
xt "-22500,215000,-16900,216000"
st "i_dat_i : (31:0)"
blo "-22500,215800"
)
)
)
*599 (CptPort
uid 64655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,205125,6750,205875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 64657,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64658,0
va (VaSet
)
xt "-3500,205000,5500,206000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "5500,205800"
)
)
)
*600 (CptPort
uid 64659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,217125,-23000,217875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 64661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64662,0
va (VaSet
)
xt "-22500,217000,-14900,218000"
st "offset_dat_i : (31:0)"
blo "-22500,217800"
)
)
)
*601 (CptPort
uid 64663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,206625,6750,207375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 64665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64666,0
va (VaSet
)
xt "-600,206500,5500,207500"
st "p_addr_o : (5:0)"
ju 2
blo "5500,207300"
)
)
)
*602 (CptPort
uid 64667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64668,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,219125,-23000,219875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 64669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64670,0
va (VaSet
)
xt "-22500,219000,-16700,220000"
st "p_dat_i : (31:0)"
blo "-22500,219800"
)
)
)
*603 (CptPort
uid 64671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,220625,-23000,221375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 64673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64674,0
va (VaSet
)
xt "-22500,220500,-15000,221500"
st "ramp_amp_i : (13:0)"
blo "-22500,221300"
)
)
)
*604 (CptPort
uid 64675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,208125,6750,208875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 64677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64678,0
va (VaSet
)
xt "2000,208000,5500,209000"
st "raw_ack_o"
ju 2
blo "5500,208800"
)
)
)
*605 (CptPort
uid 64679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,222625,-23000,223375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 64681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64682,0
va (VaSet
)
xt "-22500,222500,-15400,223500"
st "raw_addr_i : (12:0)"
blo "-22500,223300"
)
)
)
*606 (CptPort
uid 64683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,209625,6750,210375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 64685,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64686,0
va (VaSet
)
xt "-1300,209500,5500,210500"
st "raw_dat_o : (13:0)"
ju 2
blo "5500,210300"
)
)
)
*607 (CptPort
uid 64687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,224625,-23000,225375"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 64689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64690,0
va (VaSet
)
xt "-22500,224500,-19100,225500"
st "raw_req_i"
blo "-22500,225300"
)
)
)
*608 (CptPort
uid 64691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,226125,-23000,226875"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 64693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64694,0
va (VaSet
)
xt "-22500,226000,-16600,227000"
st "restart_frame_i"
blo "-22500,226800"
)
)
)
*609 (CptPort
uid 64695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,228125,-23000,228875"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 64697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64698,0
va (VaSet
)
xt "-22500,228000,-17400,229000"
st "row_switch_i"
blo "-22500,228800"
)
)
)
*610 (CptPort
uid 64699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,230125,-23000,230875"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 64701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64702,0
va (VaSet
)
xt "-22500,230000,-21000,231000"
st "rst_i"
blo "-22500,230800"
)
)
)
*611 (CptPort
uid 64703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,211125,6750,211875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 64705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64706,0
va (VaSet
)
xt "-4300,211000,5500,212000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "5500,211800"
)
)
)
*612 (CptPort
uid 64707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,231625,-23000,232375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 64709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64710,0
va (VaSet
)
xt "-22500,231500,-14100,232500"
st "sa_bias_dat_i : (31:0)"
blo "-22500,232300"
)
)
)
*613 (CptPort
uid 64711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64712,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,233625,-23000,234375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 64713,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64714,0
va (VaSet
)
xt "-22500,233500,-14500,234500"
st "servo_mode_i : (1:0)"
blo "-22500,234300"
)
)
)
*614 (CptPort
uid 64715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6000,212625,6750,213375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 64717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64718,0
va (VaSet
)
xt "-600,212500,5500,213500"
st "z_addr_o : (5:0)"
ju 2
blo "5500,213300"
)
)
)
*615 (CptPort
uid 64719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,235125,-23000,235875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 64721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64722,0
va (VaSet
)
xt "-22500,235000,-16700,236000"
st "z_dat_i : (31:0)"
blo "-22500,235800"
)
)
)
*616 (CptPort
uid 64723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23750,237125,-23000,237875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 64725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64726,0
va (VaSet
)
xt "-22500,237000,-12800,238000"
st "ramp_step_size_i : (13:0)"
blo "-22500,237800"
)
)
)
]
shape (Rectangle
uid 64555,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-23000,191000,6000,238500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 64556,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*617 (Text
uid 64557,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,218500,-4900,219500"
st "readout_card"
blo "-10600,219300"
)
*618 (Text
uid 64558,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,219500,-4700,220500"
st "flux_loop_ctrl"
blo "-10600,220300"
)
*619 (Text
uid 64559,0
va (VaSet
font "Arial,8,1"
)
xt "-10600,220500,-10000,221500"
st "I3"
blo "-10600,221300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 64560,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64561,0
text (MLText
uid 64562,0
va (VaSet
font "Courier New,8,0"
)
xt "-38000,183500,-38000,183500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*620 (PortIoOut
uid 64727,0
shape (CompositeShape
uid 64728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64729,0
sl 0
ro 270
xt "18000,191625,19500,192375"
)
(Line
uid 64730,0
sl 0
ro 270
xt "17500,192000,18000,192000"
pts [
"17500,192000"
"18000,192000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64732,0
va (VaSet
)
xt "20000,191500,24500,192500"
st "adc_clk_o3"
blo "20000,192300"
tm "WireNameMgr"
)
)
)
*621 (PortIoOut
uid 64733,0
shape (CompositeShape
uid 64734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64735,0
sl 0
ro 270
xt "18000,197625,19500,198375"
)
(Line
uid 64736,0
sl 0
ro 270
xt "17500,198000,18000,198000"
pts [
"17500,198000"
"18000,198000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64737,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64738,0
va (VaSet
)
xt "20000,197500,24600,198500"
st "dac_dat_o3"
blo "20000,198300"
tm "WireNameMgr"
)
)
)
*622 (PortIoOut
uid 64739,0
shape (CompositeShape
uid 64740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64741,0
sl 0
ro 270
xt "18000,196125,19500,196875"
)
(Line
uid 64742,0
sl 0
ro 270
xt "17500,196500,18000,196500"
pts [
"17500,196500"
"18000,196500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64744,0
va (VaSet
)
xt "20000,196000,24500,197000"
st "dac_clk_o3"
blo "20000,196800"
tm "WireNameMgr"
)
)
)
*623 (PortIoOut
uid 64745,0
shape (CompositeShape
uid 64746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64747,0
sl 0
ro 270
xt "18000,211125,19500,211875"
)
(Line
uid 64748,0
sl 0
ro 270
xt "17500,211500,18000,211500"
pts [
"17500,211500"
"18000,211500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64750,0
va (VaSet
)
xt "20000,211000,27600,212000"
st "sa_bias_dac_spi_o3"
blo "20000,211800"
tm "WireNameMgr"
)
)
)
*624 (PortIoOut
uid 64751,0
shape (CompositeShape
uid 64752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 64753,0
sl 0
ro 270
xt "18000,205125,19500,205875"
)
(Line
uid 64754,0
sl 0
ro 270
xt "17500,205500,18000,205500"
pts [
"17500,205500"
"18000,205500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 64755,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64756,0
va (VaSet
)
xt "20000,205000,26800,206000"
st "offset_dac_spi_o3"
blo "20000,205800"
tm "WireNameMgr"
)
)
)
*625 (Net
uid 64987,0
name "dac_clk_o3"
type "std_logic"
orderNo 296
declText (MLText
uid 64988,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*626 (Net
uid 64989,0
name "adc_clk_o3"
type "std_logic"
orderNo 297
declText (MLText
uid 64990,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*627 (Net
uid 64991,0
name "d_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 298
declText (MLText
uid 64992,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*628 (Net
uid 64993,0
name "coadded_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 299
declText (MLText
uid 64994,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*629 (Net
uid 64995,0
name "sa_bias_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 300
declText (MLText
uid 64996,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*630 (Net
uid 64997,0
name "offset_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 301
declText (MLText
uid 64998,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*631 (Net
uid 64999,0
name "raw_ack_o3"
type "std_logic"
orderNo 302
declText (MLText
uid 65000,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*632 (Net
uid 65001,0
name "p_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 303
declText (MLText
uid 65002,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*633 (Net
uid 65003,0
name "fsfb_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 304
declText (MLText
uid 65004,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*634 (Net
uid 65005,0
name "filter_coeff_addr_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 305
declText (MLText
uid 65006,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*635 (Net
uid 65007,0
name "dac_dat_o3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 306
declText (MLText
uid 65008,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*636 (Net
uid 65009,0
name "i_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 307
declText (MLText
uid 65010,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*637 (Net
uid 65011,0
name "raw_dat_o3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 308
declText (MLText
uid 65012,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*638 (Net
uid 65013,0
name "z_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 309
declText (MLText
uid 65014,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*639 (Net
uid 65015,0
name "i_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 310
declText (MLText
uid 65016,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*640 (Net
uid 65017,0
name "filtered_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 311
declText (MLText
uid 65018,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*641 (Net
uid 65019,0
name "adc_coadd_en_i3"
type "std_logic"
orderNo 312
declText (MLText
uid 65020,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*642 (Net
uid 65021,0
name "clk_50_i3"
type "std_logic"
orderNo 313
declText (MLText
uid 65022,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*643 (Net
uid 65023,0
name "adc_rdy_i3"
type "std_logic"
orderNo 314
declText (MLText
uid 65024,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*644 (Net
uid 65025,0
name "adc_ovr_i3"
type "std_logic"
orderNo 315
declText (MLText
uid 65026,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*645 (Net
uid 65027,0
name "adc_dat_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 316
declText (MLText
uid 65028,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*646 (Net
uid 65029,0
name "clk_200_i3"
type "std_logic"
orderNo 317
declText (MLText
uid 65030,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*647 (Net
uid 65031,0
name "const_val_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 318
declText (MLText
uid 65032,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*648 (Net
uid 65033,0
name "coadded_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 319
declText (MLText
uid 65034,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*649 (Net
uid 65035,0
name "dac_dat_en_i3"
type "std_logic"
orderNo 320
declText (MLText
uid 65036,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*650 (Net
uid 65037,0
name "filtered_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 321
declText (MLText
uid 65038,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*651 (Net
uid 65039,0
name "d_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 322
declText (MLText
uid 65040,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*652 (Net
uid 65041,0
name "filter_coeff_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 323
declText (MLText
uid 65042,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*653 (Net
uid 65043,0
name "servo_mode_i3"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 324
declText (MLText
uid 65044,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*654 (Net
uid 65045,0
name "fsfb_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 325
declText (MLText
uid 65046,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*655 (Net
uid 65047,0
name "p_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 326
declText (MLText
uid 65048,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*656 (Net
uid 65049,0
name "ramp_amp_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 327
declText (MLText
uid 65050,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*657 (Net
uid 65051,0
name "raw_req_i3"
type "std_logic"
orderNo 328
declText (MLText
uid 65052,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*658 (Net
uid 65053,0
name "raw_addr_i3"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 329
declText (MLText
uid 65054,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*659 (Net
uid 65055,0
name "rst_i3"
type "std_logic"
orderNo 330
declText (MLText
uid 65056,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*660 (Net
uid 65057,0
name "row_switch_i3"
type "std_logic"
orderNo 331
declText (MLText
uid 65058,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*661 (Net
uid 65059,0
name "restart_frame_i3"
type "std_logic"
orderNo 332
declText (MLText
uid 65060,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*662 (Net
uid 65061,0
name "offset_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 333
declText (MLText
uid 65062,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*663 (Net
uid 65063,0
name "sa_bias_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 334
declText (MLText
uid 65064,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*664 (Net
uid 65065,0
name "z_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 335
declText (MLText
uid 65066,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*665 (Net
uid 65067,0
name "ramp_step_size_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 336
declText (MLText
uid 65068,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*666 (PortIoIn
uid 65069,0
shape (CompositeShape
uid 65070,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65071,0
sl 0
ro 270
xt "-35000,251625,-33500,252375"
)
(Line
uid 65072,0
sl 0
ro 270
xt "-33500,252000,-33000,252000"
pts [
"-33500,252000"
"-33000,252000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65073,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65074,0
va (VaSet
)
xt "-39900,251500,-35500,252500"
st "adc_dat_i4"
ju 2
blo "-35500,252300"
tm "WireNameMgr"
)
)
)
*667 (PortIoIn
uid 65075,0
shape (CompositeShape
uid 65076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65077,0
sl 0
ro 270
xt "-35000,255625,-33500,256375"
)
(Line
uid 65078,0
sl 0
ro 270
xt "-33500,256000,-33000,256000"
pts [
"-33500,256000"
"-33000,256000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65079,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65080,0
va (VaSet
)
xt "-39900,255500,-35500,256500"
st "adc_rdy_i4"
ju 2
blo "-35500,256300"
tm "WireNameMgr"
)
)
)
*668 (PortIoIn
uid 65081,0
shape (CompositeShape
uid 65082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65083,0
sl 0
ro 270
xt "-35000,253625,-33500,254375"
)
(Line
uid 65084,0
sl 0
ro 270
xt "-33500,254000,-33000,254000"
pts [
"-33500,254000"
"-33000,254000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65085,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65086,0
va (VaSet
)
xt "-39900,253500,-35500,254500"
st "adc_ovr_i4"
ju 2
blo "-35500,254300"
tm "WireNameMgr"
)
)
)
*669 (SaComponent
uid 65087,0
optionalChildren [
*670 (CptPort
uid 65096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,250125,7750,250875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 65098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65099,0
va (VaSet
)
xt "3200,250000,6500,251000"
st "adc_clk_o"
ju 2
blo "6500,250800"
)
)
)
*671 (CptPort
uid 65100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,250125,-22000,250875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 65102,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65103,0
va (VaSet
)
xt "-21500,250000,-15300,251000"
st "adc_coadd_en_i"
blo "-21500,250800"
)
)
)
*672 (CptPort
uid 65104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,251625,-22000,252375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 65106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65107,0
va (VaSet
)
xt "-21500,251500,-14900,252500"
st "adc_dat_i : (13:0)"
blo "-21500,252300"
)
)
)
*673 (CptPort
uid 65108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,253625,-22000,254375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 65110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65111,0
va (VaSet
)
xt "-21500,253500,-18300,254500"
st "adc_ovr_i"
blo "-21500,254300"
)
)
)
*674 (CptPort
uid 65112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,255625,-22000,256375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 65114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65115,0
va (VaSet
)
xt "-21500,255500,-18300,256500"
st "adc_rdy_i"
blo "-21500,256300"
)
)
)
*675 (CptPort
uid 65116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,257125,-22000,257875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 65118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65119,0
va (VaSet
)
xt "-21500,257000,-18400,258000"
st "clk_200_i"
blo "-21500,257800"
)
)
)
*676 (CptPort
uid 65120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,259125,-22000,259875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 65122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65123,0
va (VaSet
)
xt "-21500,259000,-18800,260000"
st "clk_50_i"
blo "-21500,259800"
)
)
)
*677 (CptPort
uid 65124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,261125,-22000,261875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 65126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65127,0
va (VaSet
)
xt "-21500,261000,-12800,262000"
st "coadded_addr_i : (5:0)"
blo "-21500,261800"
)
)
)
*678 (CptPort
uid 65128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,251625,7750,252375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 65130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65131,0
va (VaSet
)
xt "-2300,251500,6500,252500"
st "coadded_dat_o : (31:0)"
ju 2
blo "6500,252300"
)
)
)
*679 (CptPort
uid 65132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,262625,-22000,263375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 65134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65135,0
va (VaSet
)
xt "-21500,262500,-14000,263500"
st "const_val_i : (13:0)"
blo "-21500,263300"
)
)
)
*680 (CptPort
uid 65136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,253125,7750,253875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 65138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65139,0
va (VaSet
)
xt "400,253000,6500,254000"
st "d_addr_o : (5:0)"
ju 2
blo "6500,253800"
)
)
)
*681 (CptPort
uid 65140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,264625,-22000,265375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 65142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65143,0
va (VaSet
)
xt "-21500,264500,-15700,265500"
st "d_dat_i : (31:0)"
blo "-21500,265300"
)
)
)
*682 (CptPort
uid 65144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,254625,7750,255375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 65146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65147,0
va (VaSet
)
xt "3200,254500,6500,255500"
st "dac_clk_o"
ju 2
blo "6500,255300"
)
)
)
*683 (CptPort
uid 65148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,266625,-22000,267375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 65150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65151,0
va (VaSet
)
xt "-21500,266500,-16300,267500"
st "dac_dat_en_i"
blo "-21500,267300"
)
)
)
*684 (CptPort
uid 65152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,256125,7750,256875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 65154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65155,0
va (VaSet
)
xt "-300,256000,6500,257000"
st "dac_dat_o : (13:0)"
ju 2
blo "6500,256800"
)
)
)
*685 (CptPort
uid 65156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,257625,7750,258375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 65158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65159,0
va (VaSet
)
xt "-3100,257500,6500,258500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "6500,258300"
)
)
)
*686 (CptPort
uid 65160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,268125,-22000,268875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 65162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65163,0
va (VaSet
)
xt "-21500,268000,-12200,269000"
st "filter_coeff_dat_i : (31:0)"
blo "-21500,268800"
)
)
)
*687 (CptPort
uid 65164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,270125,-22000,270875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 65166,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65167,0
va (VaSet
)
xt "-21500,270000,-13300,271000"
st "filtered_addr_i : (5:0)"
blo "-21500,270800"
)
)
)
*688 (CptPort
uid 65168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,259125,7750,259875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 65170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65171,0
va (VaSet
)
xt "-1800,259000,6500,260000"
st "filtered_dat_o : (31:0)"
ju 2
blo "6500,259800"
)
)
)
*689 (CptPort
uid 65172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,272125,-22000,272875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 65174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65175,0
va (VaSet
)
xt "-21500,272000,-14800,273000"
st "fsfb_addr_i : (5:0)"
blo "-21500,272800"
)
)
)
*690 (CptPort
uid 65176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,260625,7750,261375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 65178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65179,0
va (VaSet
)
xt "-300,260500,6500,261500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "6500,261300"
)
)
)
*691 (CptPort
uid 65180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,262125,7750,262875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 65182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65183,0
va (VaSet
)
xt "600,262000,6500,263000"
st "i_addr_o : (5:0)"
ju 2
blo "6500,262800"
)
)
)
*692 (CptPort
uid 65184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,273625,-22000,274375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 65186,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65187,0
va (VaSet
)
xt "-21500,273500,-15900,274500"
st "i_dat_i : (31:0)"
blo "-21500,274300"
)
)
)
*693 (CptPort
uid 65188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,263625,7750,264375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 65190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65191,0
va (VaSet
)
xt "-2500,263500,6500,264500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "6500,264300"
)
)
)
*694 (CptPort
uid 65192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,275625,-22000,276375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 65194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65195,0
va (VaSet
)
xt "-21500,275500,-13900,276500"
st "offset_dat_i : (31:0)"
blo "-21500,276300"
)
)
)
*695 (CptPort
uid 65196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,265125,7750,265875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 65198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65199,0
va (VaSet
)
xt "400,265000,6500,266000"
st "p_addr_o : (5:0)"
ju 2
blo "6500,265800"
)
)
)
*696 (CptPort
uid 65200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,277625,-22000,278375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 65202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65203,0
va (VaSet
)
xt "-21500,277500,-15700,278500"
st "p_dat_i : (31:0)"
blo "-21500,278300"
)
)
)
*697 (CptPort
uid 65204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,279125,-22000,279875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 65206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65207,0
va (VaSet
)
xt "-21500,279000,-14000,280000"
st "ramp_amp_i : (13:0)"
blo "-21500,279800"
)
)
)
*698 (CptPort
uid 65208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,266625,7750,267375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 65210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65211,0
va (VaSet
)
xt "3000,266500,6500,267500"
st "raw_ack_o"
ju 2
blo "6500,267300"
)
)
)
*699 (CptPort
uid 65212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,281125,-22000,281875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 65214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65215,0
va (VaSet
)
xt "-21500,281000,-14400,282000"
st "raw_addr_i : (12:0)"
blo "-21500,281800"
)
)
)
*700 (CptPort
uid 65216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,268125,7750,268875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 65218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65219,0
va (VaSet
)
xt "-300,268000,6500,269000"
st "raw_dat_o : (13:0)"
ju 2
blo "6500,268800"
)
)
)
*701 (CptPort
uid 65220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,283125,-22000,283875"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 65222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65223,0
va (VaSet
)
xt "-21500,283000,-18100,284000"
st "raw_req_i"
blo "-21500,283800"
)
)
)
*702 (CptPort
uid 65224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,284625,-22000,285375"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 65226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65227,0
va (VaSet
)
xt "-21500,284500,-15600,285500"
st "restart_frame_i"
blo "-21500,285300"
)
)
)
*703 (CptPort
uid 65228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,286625,-22000,287375"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 65230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65231,0
va (VaSet
)
xt "-21500,286500,-16400,287500"
st "row_switch_i"
blo "-21500,287300"
)
)
)
*704 (CptPort
uid 65232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,288625,-22000,289375"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 65234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65235,0
va (VaSet
)
xt "-21500,288500,-20000,289500"
st "rst_i"
blo "-21500,289300"
)
)
)
*705 (CptPort
uid 65236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,269625,7750,270375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 65238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65239,0
va (VaSet
)
xt "-3300,269500,6500,270500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "6500,270300"
)
)
)
*706 (CptPort
uid 65240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,290125,-22000,290875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 65242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65243,0
va (VaSet
)
xt "-21500,290000,-13100,291000"
st "sa_bias_dat_i : (31:0)"
blo "-21500,290800"
)
)
)
*707 (CptPort
uid 65244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,292125,-22000,292875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 65246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65247,0
va (VaSet
)
xt "-21500,292000,-13500,293000"
st "servo_mode_i : (1:0)"
blo "-21500,292800"
)
)
)
*708 (CptPort
uid 65248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,271125,7750,271875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 65250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65251,0
va (VaSet
)
xt "400,271000,6500,272000"
st "z_addr_o : (5:0)"
ju 2
blo "6500,271800"
)
)
)
*709 (CptPort
uid 65252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,293625,-22000,294375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 65254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65255,0
va (VaSet
)
xt "-21500,293500,-15700,294500"
st "z_dat_i : (31:0)"
blo "-21500,294300"
)
)
)
*710 (CptPort
uid 65256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,295625,-22000,296375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 65258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65259,0
va (VaSet
)
xt "-21500,295500,-11800,296500"
st "ramp_step_size_i : (13:0)"
blo "-21500,296300"
)
)
)
]
shape (Rectangle
uid 65088,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,249500,7000,297000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 65089,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*711 (Text
uid 65090,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,277000,-3900,278000"
st "readout_card"
blo "-9600,277800"
)
*712 (Text
uid 65091,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,278000,-3700,279000"
st "flux_loop_ctrl"
blo "-9600,278800"
)
*713 (Text
uid 65092,0
va (VaSet
font "Arial,8,1"
)
xt "-9600,279000,-9000,280000"
st "I4"
blo "-9600,279800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65093,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65094,0
text (MLText
uid 65095,0
va (VaSet
font "Courier New,8,0"
)
xt "-37000,242000,-37000,242000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*714 (PortIoOut
uid 65260,0
shape (CompositeShape
uid 65261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65262,0
sl 0
ro 270
xt "19000,250125,20500,250875"
)
(Line
uid 65263,0
sl 0
ro 270
xt "18500,250500,19000,250500"
pts [
"18500,250500"
"19000,250500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65265,0
va (VaSet
)
xt "21000,250000,25500,251000"
st "adc_clk_o4"
blo "21000,250800"
tm "WireNameMgr"
)
)
)
*715 (PortIoOut
uid 65266,0
shape (CompositeShape
uid 65267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65268,0
sl 0
ro 270
xt "19000,256125,20500,256875"
)
(Line
uid 65269,0
sl 0
ro 270
xt "18500,256500,19000,256500"
pts [
"18500,256500"
"19000,256500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65270,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65271,0
va (VaSet
)
xt "21000,256000,25600,257000"
st "dac_dat_o4"
blo "21000,256800"
tm "WireNameMgr"
)
)
)
*716 (PortIoOut
uid 65272,0
shape (CompositeShape
uid 65273,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65274,0
sl 0
ro 270
xt "19000,254625,20500,255375"
)
(Line
uid 65275,0
sl 0
ro 270
xt "18500,255000,19000,255000"
pts [
"18500,255000"
"19000,255000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65276,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65277,0
va (VaSet
)
xt "21000,254500,25500,255500"
st "dac_clk_o4"
blo "21000,255300"
tm "WireNameMgr"
)
)
)
*717 (PortIoOut
uid 65278,0
shape (CompositeShape
uid 65279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65280,0
sl 0
ro 270
xt "19000,269625,20500,270375"
)
(Line
uid 65281,0
sl 0
ro 270
xt "18500,270000,19000,270000"
pts [
"18500,270000"
"19000,270000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65282,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65283,0
va (VaSet
)
xt "21000,269500,28600,270500"
st "sa_bias_dac_spi_o4"
blo "21000,270300"
tm "WireNameMgr"
)
)
)
*718 (PortIoOut
uid 65284,0
shape (CompositeShape
uid 65285,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65286,0
sl 0
ro 270
xt "19000,263625,20500,264375"
)
(Line
uid 65287,0
sl 0
ro 270
xt "18500,264000,19000,264000"
pts [
"18500,264000"
"19000,264000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65288,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65289,0
va (VaSet
)
xt "21000,263500,27800,264500"
st "offset_dac_spi_o4"
blo "21000,264300"
tm "WireNameMgr"
)
)
)
*719 (Net
uid 65520,0
name "dac_clk_o4"
type "std_logic"
orderNo 337
declText (MLText
uid 65521,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*720 (Net
uid 65522,0
name "adc_clk_o4"
type "std_logic"
orderNo 338
declText (MLText
uid 65523,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*721 (Net
uid 65524,0
name "d_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 339
declText (MLText
uid 65525,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*722 (Net
uid 65526,0
name "coadded_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 340
declText (MLText
uid 65527,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*723 (Net
uid 65528,0
name "sa_bias_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 341
declText (MLText
uid 65529,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*724 (Net
uid 65530,0
name "offset_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 342
declText (MLText
uid 65531,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*725 (Net
uid 65532,0
name "raw_ack_o4"
type "std_logic"
orderNo 343
declText (MLText
uid 65533,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*726 (Net
uid 65534,0
name "p_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 344
declText (MLText
uid 65535,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*727 (Net
uid 65536,0
name "fsfb_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 345
declText (MLText
uid 65537,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*728 (Net
uid 65538,0
name "filter_coeff_addr_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 346
declText (MLText
uid 65539,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*729 (Net
uid 65540,0
name "dac_dat_o4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 347
declText (MLText
uid 65541,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*730 (Net
uid 65542,0
name "i_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 348
declText (MLText
uid 65543,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*731 (Net
uid 65544,0
name "raw_dat_o4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 349
declText (MLText
uid 65545,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*732 (Net
uid 65546,0
name "z_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 350
declText (MLText
uid 65547,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*733 (Net
uid 65548,0
name "i_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 351
declText (MLText
uid 65549,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*734 (Net
uid 65550,0
name "filtered_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 352
declText (MLText
uid 65551,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*735 (Net
uid 65552,0
name "adc_coadd_en_i4"
type "std_logic"
orderNo 353
declText (MLText
uid 65553,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*736 (Net
uid 65554,0
name "clk_50_i4"
type "std_logic"
orderNo 354
declText (MLText
uid 65555,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*737 (Net
uid 65556,0
name "adc_rdy_i4"
type "std_logic"
orderNo 355
declText (MLText
uid 65557,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*738 (Net
uid 65558,0
name "adc_ovr_i4"
type "std_logic"
orderNo 356
declText (MLText
uid 65559,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*739 (Net
uid 65560,0
name "adc_dat_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 357
declText (MLText
uid 65561,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*740 (Net
uid 65562,0
name "clk_200_i4"
type "std_logic"
orderNo 358
declText (MLText
uid 65563,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*741 (Net
uid 65564,0
name "const_val_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 359
declText (MLText
uid 65565,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*742 (Net
uid 65566,0
name "coadded_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 360
declText (MLText
uid 65567,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*743 (Net
uid 65568,0
name "dac_dat_en_i4"
type "std_logic"
orderNo 361
declText (MLText
uid 65569,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*744 (Net
uid 65570,0
name "filtered_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 362
declText (MLText
uid 65571,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*745 (Net
uid 65572,0
name "d_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 363
declText (MLText
uid 65573,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*746 (Net
uid 65574,0
name "filter_coeff_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 364
declText (MLText
uid 65575,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*747 (Net
uid 65576,0
name "servo_mode_i4"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 365
declText (MLText
uid 65577,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*748 (Net
uid 65578,0
name "fsfb_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 366
declText (MLText
uid 65579,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*749 (Net
uid 65580,0
name "p_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 367
declText (MLText
uid 65581,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*750 (Net
uid 65582,0
name "ramp_amp_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 368
declText (MLText
uid 65583,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*751 (Net
uid 65584,0
name "raw_req_i4"
type "std_logic"
orderNo 369
declText (MLText
uid 65585,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*752 (Net
uid 65586,0
name "raw_addr_i4"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 370
declText (MLText
uid 65587,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*753 (Net
uid 65588,0
name "rst_i4"
type "std_logic"
orderNo 371
declText (MLText
uid 65589,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*754 (Net
uid 65590,0
name "row_switch_i4"
type "std_logic"
orderNo 372
declText (MLText
uid 65591,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*755 (Net
uid 65592,0
name "restart_frame_i4"
type "std_logic"
orderNo 373
declText (MLText
uid 65593,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*756 (Net
uid 65594,0
name "offset_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 374
declText (MLText
uid 65595,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*757 (Net
uid 65596,0
name "sa_bias_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 375
declText (MLText
uid 65597,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*758 (Net
uid 65598,0
name "z_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 376
declText (MLText
uid 65599,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*759 (Net
uid 65600,0
name "ramp_step_size_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 377
declText (MLText
uid 65601,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*760 (PortIoIn
uid 65602,0
shape (CompositeShape
uid 65603,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65604,0
sl 0
ro 270
xt "180500,71125,182000,71875"
)
(Line
uid 65605,0
sl 0
ro 270
xt "182000,71500,182500,71500"
pts [
"182000,71500"
"182500,71500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65606,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65607,0
va (VaSet
)
xt "175600,71000,180000,72000"
st "adc_dat_i5"
ju 2
blo "180000,71800"
tm "WireNameMgr"
)
)
)
*761 (PortIoIn
uid 65608,0
shape (CompositeShape
uid 65609,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65610,0
sl 0
ro 270
xt "180500,75125,182000,75875"
)
(Line
uid 65611,0
sl 0
ro 270
xt "182000,75500,182500,75500"
pts [
"182000,75500"
"182500,75500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65612,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65613,0
va (VaSet
)
xt "175600,75000,180000,76000"
st "adc_rdy_i5"
ju 2
blo "180000,75800"
tm "WireNameMgr"
)
)
)
*762 (PortIoIn
uid 65614,0
shape (CompositeShape
uid 65615,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65616,0
sl 0
ro 270
xt "180500,73125,182000,73875"
)
(Line
uid 65617,0
sl 0
ro 270
xt "182000,73500,182500,73500"
pts [
"182000,73500"
"182500,73500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65618,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65619,0
va (VaSet
)
xt "175600,73000,180000,74000"
st "adc_ovr_i5"
ju 2
blo "180000,73800"
tm "WireNameMgr"
)
)
)
*763 (SaComponent
uid 65620,0
optionalChildren [
*764 (CptPort
uid 65629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,69625,223250,70375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 65631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65632,0
va (VaSet
)
xt "218700,69500,222000,70500"
st "adc_clk_o"
ju 2
blo "222000,70300"
)
)
)
*765 (CptPort
uid 65633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,69625,193500,70375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 65635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65636,0
va (VaSet
)
xt "194000,69500,200200,70500"
st "adc_coadd_en_i"
blo "194000,70300"
)
)
)
*766 (CptPort
uid 65637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,71125,193500,71875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 65639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65640,0
va (VaSet
)
xt "194000,71000,200600,72000"
st "adc_dat_i : (13:0)"
blo "194000,71800"
)
)
)
*767 (CptPort
uid 65641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,73125,193500,73875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 65643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65644,0
va (VaSet
)
xt "194000,73000,197200,74000"
st "adc_ovr_i"
blo "194000,73800"
)
)
)
*768 (CptPort
uid 65645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,75125,193500,75875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 65647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65648,0
va (VaSet
)
xt "194000,75000,197200,76000"
st "adc_rdy_i"
blo "194000,75800"
)
)
)
*769 (CptPort
uid 65649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,76625,193500,77375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 65651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65652,0
va (VaSet
)
xt "194000,76500,197100,77500"
st "clk_200_i"
blo "194000,77300"
)
)
)
*770 (CptPort
uid 65653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,78625,193500,79375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 65655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65656,0
va (VaSet
)
xt "194000,78500,196700,79500"
st "clk_50_i"
blo "194000,79300"
)
)
)
*771 (CptPort
uid 65657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,80625,193500,81375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 65659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65660,0
va (VaSet
)
xt "194000,80500,202700,81500"
st "coadded_addr_i : (5:0)"
blo "194000,81300"
)
)
)
*772 (CptPort
uid 65661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,71125,223250,71875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 65663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65664,0
va (VaSet
)
xt "213200,71000,222000,72000"
st "coadded_dat_o : (31:0)"
ju 2
blo "222000,71800"
)
)
)
*773 (CptPort
uid 65665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,82125,193500,82875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 65667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65668,0
va (VaSet
)
xt "194000,82000,201500,83000"
st "const_val_i : (13:0)"
blo "194000,82800"
)
)
)
*774 (CptPort
uid 65669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,72625,223250,73375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 65671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65672,0
va (VaSet
)
xt "215900,72500,222000,73500"
st "d_addr_o : (5:0)"
ju 2
blo "222000,73300"
)
)
)
*775 (CptPort
uid 65673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,84125,193500,84875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 65675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65676,0
va (VaSet
)
xt "194000,84000,199800,85000"
st "d_dat_i : (31:0)"
blo "194000,84800"
)
)
)
*776 (CptPort
uid 65677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,74125,223250,74875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 65679,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65680,0
va (VaSet
)
xt "218700,74000,222000,75000"
st "dac_clk_o"
ju 2
blo "222000,74800"
)
)
)
*777 (CptPort
uid 65681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,86125,193500,86875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 65683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65684,0
va (VaSet
)
xt "194000,86000,199200,87000"
st "dac_dat_en_i"
blo "194000,86800"
)
)
)
*778 (CptPort
uid 65685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,75625,223250,76375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 65687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65688,0
va (VaSet
)
xt "215200,75500,222000,76500"
st "dac_dat_o : (13:0)"
ju 2
blo "222000,76300"
)
)
)
*779 (CptPort
uid 65689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,77125,223250,77875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 65691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65692,0
va (VaSet
)
xt "212400,77000,222000,78000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "222000,77800"
)
)
)
*780 (CptPort
uid 65693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,87625,193500,88375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 65695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65696,0
va (VaSet
)
xt "194000,87500,203300,88500"
st "filter_coeff_dat_i : (31:0)"
blo "194000,88300"
)
)
)
*781 (CptPort
uid 65697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,89625,193500,90375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 65699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65700,0
va (VaSet
)
xt "194000,89500,202200,90500"
st "filtered_addr_i : (5:0)"
blo "194000,90300"
)
)
)
*782 (CptPort
uid 65701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,78625,223250,79375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 65703,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65704,0
va (VaSet
)
xt "213700,78500,222000,79500"
st "filtered_dat_o : (31:0)"
ju 2
blo "222000,79300"
)
)
)
*783 (CptPort
uid 65705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,91625,193500,92375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 65707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65708,0
va (VaSet
)
xt "194000,91500,200700,92500"
st "fsfb_addr_i : (5:0)"
blo "194000,92300"
)
)
)
*784 (CptPort
uid 65709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,80125,223250,80875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 65711,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65712,0
va (VaSet
)
xt "215200,80000,222000,81000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "222000,80800"
)
)
)
*785 (CptPort
uid 65713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,81625,223250,82375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 65715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65716,0
va (VaSet
)
xt "216100,81500,222000,82500"
st "i_addr_o : (5:0)"
ju 2
blo "222000,82300"
)
)
)
*786 (CptPort
uid 65717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,93125,193500,93875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 65719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65720,0
va (VaSet
)
xt "194000,93000,199600,94000"
st "i_dat_i : (31:0)"
blo "194000,93800"
)
)
)
*787 (CptPort
uid 65721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,83125,223250,83875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 65723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65724,0
va (VaSet
)
xt "213000,83000,222000,84000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "222000,83800"
)
)
)
*788 (CptPort
uid 65725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,95125,193500,95875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 65727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65728,0
va (VaSet
)
xt "194000,95000,201600,96000"
st "offset_dat_i : (31:0)"
blo "194000,95800"
)
)
)
*789 (CptPort
uid 65729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,84625,223250,85375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 65731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65732,0
va (VaSet
)
xt "215900,84500,222000,85500"
st "p_addr_o : (5:0)"
ju 2
blo "222000,85300"
)
)
)
*790 (CptPort
uid 65733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,97125,193500,97875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 65735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65736,0
va (VaSet
)
xt "194000,97000,199800,98000"
st "p_dat_i : (31:0)"
blo "194000,97800"
)
)
)
*791 (CptPort
uid 65737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,98625,193500,99375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 65739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65740,0
va (VaSet
)
xt "194000,98500,201500,99500"
st "ramp_amp_i : (13:0)"
blo "194000,99300"
)
)
)
*792 (CptPort
uid 65741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65742,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,86125,223250,86875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 65743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65744,0
va (VaSet
)
xt "218500,86000,222000,87000"
st "raw_ack_o"
ju 2
blo "222000,86800"
)
)
)
*793 (CptPort
uid 65745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,100625,193500,101375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 65747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65748,0
va (VaSet
)
xt "194000,100500,201100,101500"
st "raw_addr_i : (12:0)"
blo "194000,101300"
)
)
)
*794 (CptPort
uid 65749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65750,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,87625,223250,88375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 65751,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65752,0
va (VaSet
)
xt "215200,87500,222000,88500"
st "raw_dat_o : (13:0)"
ju 2
blo "222000,88300"
)
)
)
*795 (CptPort
uid 65753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65754,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,102625,193500,103375"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 65755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65756,0
va (VaSet
)
xt "194000,102500,197400,103500"
st "raw_req_i"
blo "194000,103300"
)
)
)
*796 (CptPort
uid 65757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,104125,193500,104875"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 65759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65760,0
va (VaSet
)
xt "194000,104000,199900,105000"
st "restart_frame_i"
blo "194000,104800"
)
)
)
*797 (CptPort
uid 65761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,106125,193500,106875"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 65763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65764,0
va (VaSet
)
xt "194000,106000,199100,107000"
st "row_switch_i"
blo "194000,106800"
)
)
)
*798 (CptPort
uid 65765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,108125,193500,108875"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 65767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65768,0
va (VaSet
)
xt "194000,108000,195500,109000"
st "rst_i"
blo "194000,108800"
)
)
)
*799 (CptPort
uid 65769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,89125,223250,89875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 65771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65772,0
va (VaSet
)
xt "212200,89000,222000,90000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "222000,89800"
)
)
)
*800 (CptPort
uid 65773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,109625,193500,110375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 65775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65776,0
va (VaSet
)
xt "194000,109500,202400,110500"
st "sa_bias_dat_i : (31:0)"
blo "194000,110300"
)
)
)
*801 (CptPort
uid 65777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,111625,193500,112375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 65779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65780,0
va (VaSet
)
xt "194000,111500,202000,112500"
st "servo_mode_i : (1:0)"
blo "194000,112300"
)
)
)
*802 (CptPort
uid 65781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222500,90625,223250,91375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 65783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65784,0
va (VaSet
)
xt "215900,90500,222000,91500"
st "z_addr_o : (5:0)"
ju 2
blo "222000,91300"
)
)
)
*803 (CptPort
uid 65785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,113125,193500,113875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 65787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65788,0
va (VaSet
)
xt "194000,113000,199800,114000"
st "z_dat_i : (31:0)"
blo "194000,113800"
)
)
)
*804 (CptPort
uid 65789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192750,115125,193500,115875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 65791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65792,0
va (VaSet
)
xt "194000,115000,203700,116000"
st "ramp_step_size_i : (13:0)"
blo "194000,115800"
)
)
)
]
shape (Rectangle
uid 65621,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "193500,69000,222500,116500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 65622,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*805 (Text
uid 65623,0
va (VaSet
font "Arial,8,1"
)
xt "205900,96500,211600,97500"
st "readout_card"
blo "205900,97300"
)
*806 (Text
uid 65624,0
va (VaSet
font "Arial,8,1"
)
xt "205900,97500,211800,98500"
st "flux_loop_ctrl"
blo "205900,98300"
)
*807 (Text
uid 65625,0
va (VaSet
font "Arial,8,1"
)
xt "205900,98500,206500,99500"
st "I5"
blo "205900,99300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65626,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65627,0
text (MLText
uid 65628,0
va (VaSet
font "Courier New,8,0"
)
xt "178500,61500,178500,61500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*808 (PortIoOut
uid 65793,0
shape (CompositeShape
uid 65794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65795,0
sl 0
ro 270
xt "234500,69625,236000,70375"
)
(Line
uid 65796,0
sl 0
ro 270
xt "234000,70000,234500,70000"
pts [
"234000,70000"
"234500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65798,0
va (VaSet
)
xt "236500,69500,241000,70500"
st "adc_clk_o5"
blo "236500,70300"
tm "WireNameMgr"
)
)
)
*809 (PortIoOut
uid 65799,0
shape (CompositeShape
uid 65800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65801,0
sl 0
ro 270
xt "234500,75625,236000,76375"
)
(Line
uid 65802,0
sl 0
ro 270
xt "234000,76000,234500,76000"
pts [
"234000,76000"
"234500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65804,0
va (VaSet
)
xt "236500,75500,241100,76500"
st "dac_dat_o5"
blo "236500,76300"
tm "WireNameMgr"
)
)
)
*810 (PortIoOut
uid 65805,0
shape (CompositeShape
uid 65806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65807,0
sl 0
ro 270
xt "234500,74125,236000,74875"
)
(Line
uid 65808,0
sl 0
ro 270
xt "234000,74500,234500,74500"
pts [
"234000,74500"
"234500,74500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65810,0
va (VaSet
)
xt "236500,74000,241000,75000"
st "dac_clk_o5"
blo "236500,74800"
tm "WireNameMgr"
)
)
)
*811 (PortIoOut
uid 65811,0
shape (CompositeShape
uid 65812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65813,0
sl 0
ro 270
xt "234500,89125,236000,89875"
)
(Line
uid 65814,0
sl 0
ro 270
xt "234000,89500,234500,89500"
pts [
"234000,89500"
"234500,89500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65816,0
va (VaSet
)
xt "236500,89000,244100,90000"
st "sa_bias_dac_spi_o5"
blo "236500,89800"
tm "WireNameMgr"
)
)
)
*812 (PortIoOut
uid 65817,0
shape (CompositeShape
uid 65818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65819,0
sl 0
ro 270
xt "234500,83125,236000,83875"
)
(Line
uid 65820,0
sl 0
ro 270
xt "234000,83500,234500,83500"
pts [
"234000,83500"
"234500,83500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65822,0
va (VaSet
)
xt "236500,83000,243300,84000"
st "offset_dac_spi_o5"
blo "236500,83800"
tm "WireNameMgr"
)
)
)
*813 (Net
uid 66053,0
name "dac_clk_o5"
type "std_logic"
orderNo 378
declText (MLText
uid 66054,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*814 (Net
uid 66055,0
name "adc_clk_o5"
type "std_logic"
orderNo 379
declText (MLText
uid 66056,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*815 (Net
uid 66057,0
name "d_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 380
declText (MLText
uid 66058,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*816 (Net
uid 66059,0
name "coadded_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 381
declText (MLText
uid 66060,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*817 (Net
uid 66061,0
name "sa_bias_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 382
declText (MLText
uid 66062,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*818 (Net
uid 66063,0
name "offset_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 383
declText (MLText
uid 66064,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*819 (Net
uid 66065,0
name "raw_ack_o5"
type "std_logic"
orderNo 384
declText (MLText
uid 66066,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*820 (Net
uid 66067,0
name "p_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 385
declText (MLText
uid 66068,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*821 (Net
uid 66069,0
name "fsfb_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 386
declText (MLText
uid 66070,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*822 (Net
uid 66071,0
name "filter_coeff_addr_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 387
declText (MLText
uid 66072,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*823 (Net
uid 66073,0
name "dac_dat_o5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 388
declText (MLText
uid 66074,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*824 (Net
uid 66075,0
name "i_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 389
declText (MLText
uid 66076,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*825 (Net
uid 66077,0
name "raw_dat_o5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 390
declText (MLText
uid 66078,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*826 (Net
uid 66079,0
name "z_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 391
declText (MLText
uid 66080,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*827 (Net
uid 66081,0
name "i_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 392
declText (MLText
uid 66082,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*828 (Net
uid 66083,0
name "filtered_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 393
declText (MLText
uid 66084,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*829 (Net
uid 66085,0
name "adc_coadd_en_i5"
type "std_logic"
orderNo 394
declText (MLText
uid 66086,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*830 (Net
uid 66087,0
name "clk_50_i5"
type "std_logic"
orderNo 395
declText (MLText
uid 66088,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*831 (Net
uid 66089,0
name "adc_rdy_i5"
type "std_logic"
orderNo 396
declText (MLText
uid 66090,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*832 (Net
uid 66091,0
name "adc_ovr_i5"
type "std_logic"
orderNo 397
declText (MLText
uid 66092,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*833 (Net
uid 66093,0
name "adc_dat_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 398
declText (MLText
uid 66094,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*834 (Net
uid 66095,0
name "clk_200_i5"
type "std_logic"
orderNo 399
declText (MLText
uid 66096,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*835 (Net
uid 66097,0
name "const_val_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 400
declText (MLText
uid 66098,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*836 (Net
uid 66099,0
name "coadded_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 401
declText (MLText
uid 66100,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*837 (Net
uid 66101,0
name "dac_dat_en_i5"
type "std_logic"
orderNo 402
declText (MLText
uid 66102,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*838 (Net
uid 66103,0
name "filtered_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 403
declText (MLText
uid 66104,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*839 (Net
uid 66105,0
name "d_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 404
declText (MLText
uid 66106,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*840 (Net
uid 66107,0
name "filter_coeff_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 405
declText (MLText
uid 66108,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*841 (Net
uid 66109,0
name "servo_mode_i5"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 406
declText (MLText
uid 66110,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*842 (Net
uid 66111,0
name "fsfb_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 407
declText (MLText
uid 66112,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*843 (Net
uid 66113,0
name "p_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 408
declText (MLText
uid 66114,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*844 (Net
uid 66115,0
name "ramp_amp_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 409
declText (MLText
uid 66116,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*845 (Net
uid 66117,0
name "raw_req_i5"
type "std_logic"
orderNo 410
declText (MLText
uid 66118,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*846 (Net
uid 66119,0
name "raw_addr_i5"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 411
declText (MLText
uid 66120,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*847 (Net
uid 66121,0
name "rst_i5"
type "std_logic"
orderNo 412
declText (MLText
uid 66122,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*848 (Net
uid 66123,0
name "row_switch_i5"
type "std_logic"
orderNo 413
declText (MLText
uid 66124,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*849 (Net
uid 66125,0
name "restart_frame_i5"
type "std_logic"
orderNo 414
declText (MLText
uid 66126,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*850 (Net
uid 66127,0
name "offset_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 415
declText (MLText
uid 66128,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*851 (Net
uid 66129,0
name "sa_bias_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 416
declText (MLText
uid 66130,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*852 (Net
uid 66131,0
name "z_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 417
declText (MLText
uid 66132,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*853 (Net
uid 66133,0
name "ramp_step_size_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 418
declText (MLText
uid 66134,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*854 (PortIoIn
uid 66135,0
shape (CompositeShape
uid 66136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66137,0
sl 0
ro 270
xt "178500,128125,180000,128875"
)
(Line
uid 66138,0
sl 0
ro 270
xt "180000,128500,180500,128500"
pts [
"180000,128500"
"180500,128500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66140,0
va (VaSet
)
xt "173600,128000,178000,129000"
st "adc_dat_i6"
ju 2
blo "178000,128800"
tm "WireNameMgr"
)
)
)
*855 (PortIoIn
uid 66141,0
shape (CompositeShape
uid 66142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66143,0
sl 0
ro 270
xt "178500,132125,180000,132875"
)
(Line
uid 66144,0
sl 0
ro 270
xt "180000,132500,180500,132500"
pts [
"180000,132500"
"180500,132500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66146,0
va (VaSet
)
xt "173600,132000,178000,133000"
st "adc_rdy_i6"
ju 2
blo "178000,132800"
tm "WireNameMgr"
)
)
)
*856 (PortIoIn
uid 66147,0
shape (CompositeShape
uid 66148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66149,0
sl 0
ro 270
xt "178500,130125,180000,130875"
)
(Line
uid 66150,0
sl 0
ro 270
xt "180000,130500,180500,130500"
pts [
"180000,130500"
"180500,130500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66152,0
va (VaSet
)
xt "173600,130000,178000,131000"
st "adc_ovr_i6"
ju 2
blo "178000,130800"
tm "WireNameMgr"
)
)
)
*857 (SaComponent
uid 66153,0
optionalChildren [
*858 (CptPort
uid 66162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,126625,221250,127375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 66164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66165,0
va (VaSet
)
xt "216700,126500,220000,127500"
st "adc_clk_o"
ju 2
blo "220000,127300"
)
)
)
*859 (CptPort
uid 66166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,126625,191500,127375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 66168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66169,0
va (VaSet
)
xt "192000,126500,198200,127500"
st "adc_coadd_en_i"
blo "192000,127300"
)
)
)
*860 (CptPort
uid 66170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,128125,191500,128875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 66172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66173,0
va (VaSet
)
xt "192000,128000,198600,129000"
st "adc_dat_i : (13:0)"
blo "192000,128800"
)
)
)
*861 (CptPort
uid 66174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,130125,191500,130875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 66176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66177,0
va (VaSet
)
xt "192000,130000,195200,131000"
st "adc_ovr_i"
blo "192000,130800"
)
)
)
*862 (CptPort
uid 66178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,132125,191500,132875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 66180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66181,0
va (VaSet
)
xt "192000,132000,195200,133000"
st "adc_rdy_i"
blo "192000,132800"
)
)
)
*863 (CptPort
uid 66182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,133625,191500,134375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 66184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66185,0
va (VaSet
)
xt "192000,133500,195100,134500"
st "clk_200_i"
blo "192000,134300"
)
)
)
*864 (CptPort
uid 66186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,135625,191500,136375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 66188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66189,0
va (VaSet
)
xt "192000,135500,194700,136500"
st "clk_50_i"
blo "192000,136300"
)
)
)
*865 (CptPort
uid 66190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66191,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,137625,191500,138375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 66192,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66193,0
va (VaSet
)
xt "192000,137500,200700,138500"
st "coadded_addr_i : (5:0)"
blo "192000,138300"
)
)
)
*866 (CptPort
uid 66194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,128125,221250,128875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 66196,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66197,0
va (VaSet
)
xt "211200,128000,220000,129000"
st "coadded_dat_o : (31:0)"
ju 2
blo "220000,128800"
)
)
)
*867 (CptPort
uid 66198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,139125,191500,139875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 66200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66201,0
va (VaSet
)
xt "192000,139000,199500,140000"
st "const_val_i : (13:0)"
blo "192000,139800"
)
)
)
*868 (CptPort
uid 66202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,129625,221250,130375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 66204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66205,0
va (VaSet
)
xt "213900,129500,220000,130500"
st "d_addr_o : (5:0)"
ju 2
blo "220000,130300"
)
)
)
*869 (CptPort
uid 66206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,141125,191500,141875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 66208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66209,0
va (VaSet
)
xt "192000,141000,197800,142000"
st "d_dat_i : (31:0)"
blo "192000,141800"
)
)
)
*870 (CptPort
uid 66210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,131125,221250,131875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 66212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66213,0
va (VaSet
)
xt "216700,131000,220000,132000"
st "dac_clk_o"
ju 2
blo "220000,131800"
)
)
)
*871 (CptPort
uid 66214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,143125,191500,143875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 66216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66217,0
va (VaSet
)
xt "192000,143000,197200,144000"
st "dac_dat_en_i"
blo "192000,143800"
)
)
)
*872 (CptPort
uid 66218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,132625,221250,133375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 66220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66221,0
va (VaSet
)
xt "213200,132500,220000,133500"
st "dac_dat_o : (13:0)"
ju 2
blo "220000,133300"
)
)
)
*873 (CptPort
uid 66222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,134125,221250,134875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 66224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66225,0
va (VaSet
)
xt "210400,134000,220000,135000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "220000,134800"
)
)
)
*874 (CptPort
uid 66226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,144625,191500,145375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 66228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66229,0
va (VaSet
)
xt "192000,144500,201300,145500"
st "filter_coeff_dat_i : (31:0)"
blo "192000,145300"
)
)
)
*875 (CptPort
uid 66230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,146625,191500,147375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 66232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66233,0
va (VaSet
)
xt "192000,146500,200200,147500"
st "filtered_addr_i : (5:0)"
blo "192000,147300"
)
)
)
*876 (CptPort
uid 66234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,135625,221250,136375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 66236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66237,0
va (VaSet
)
xt "211700,135500,220000,136500"
st "filtered_dat_o : (31:0)"
ju 2
blo "220000,136300"
)
)
)
*877 (CptPort
uid 66238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,148625,191500,149375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 66240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66241,0
va (VaSet
)
xt "192000,148500,198700,149500"
st "fsfb_addr_i : (5:0)"
blo "192000,149300"
)
)
)
*878 (CptPort
uid 66242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,137125,221250,137875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 66244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66245,0
va (VaSet
)
xt "213200,137000,220000,138000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "220000,137800"
)
)
)
*879 (CptPort
uid 66246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,138625,221250,139375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 66248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66249,0
va (VaSet
)
xt "214100,138500,220000,139500"
st "i_addr_o : (5:0)"
ju 2
blo "220000,139300"
)
)
)
*880 (CptPort
uid 66250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,150125,191500,150875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 66252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66253,0
va (VaSet
)
xt "192000,150000,197600,151000"
st "i_dat_i : (31:0)"
blo "192000,150800"
)
)
)
*881 (CptPort
uid 66254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,140125,221250,140875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 66256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66257,0
va (VaSet
)
xt "211000,140000,220000,141000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "220000,140800"
)
)
)
*882 (CptPort
uid 66258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,152125,191500,152875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 66260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66261,0
va (VaSet
)
xt "192000,152000,199600,153000"
st "offset_dat_i : (31:0)"
blo "192000,152800"
)
)
)
*883 (CptPort
uid 66262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,141625,221250,142375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 66264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66265,0
va (VaSet
)
xt "213900,141500,220000,142500"
st "p_addr_o : (5:0)"
ju 2
blo "220000,142300"
)
)
)
*884 (CptPort
uid 66266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,154125,191500,154875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 66268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66269,0
va (VaSet
)
xt "192000,154000,197800,155000"
st "p_dat_i : (31:0)"
blo "192000,154800"
)
)
)
*885 (CptPort
uid 66270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,155625,191500,156375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 66272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66273,0
va (VaSet
)
xt "192000,155500,199500,156500"
st "ramp_amp_i : (13:0)"
blo "192000,156300"
)
)
)
*886 (CptPort
uid 66274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,143125,221250,143875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 66276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66277,0
va (VaSet
)
xt "216500,143000,220000,144000"
st "raw_ack_o"
ju 2
blo "220000,143800"
)
)
)
*887 (CptPort
uid 66278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,157625,191500,158375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 66280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66281,0
va (VaSet
)
xt "192000,157500,199100,158500"
st "raw_addr_i : (12:0)"
blo "192000,158300"
)
)
)
*888 (CptPort
uid 66282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,144625,221250,145375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 66284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66285,0
va (VaSet
)
xt "213200,144500,220000,145500"
st "raw_dat_o : (13:0)"
ju 2
blo "220000,145300"
)
)
)
*889 (CptPort
uid 66286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,159625,191500,160375"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 66288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66289,0
va (VaSet
)
xt "192000,159500,195400,160500"
st "raw_req_i"
blo "192000,160300"
)
)
)
*890 (CptPort
uid 66290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,161125,191500,161875"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 66292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66293,0
va (VaSet
)
xt "192000,161000,197900,162000"
st "restart_frame_i"
blo "192000,161800"
)
)
)
*891 (CptPort
uid 66294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,163125,191500,163875"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 66296,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66297,0
va (VaSet
)
xt "192000,163000,197100,164000"
st "row_switch_i"
blo "192000,163800"
)
)
)
*892 (CptPort
uid 66298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,165125,191500,165875"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 66300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66301,0
va (VaSet
)
xt "192000,165000,193500,166000"
st "rst_i"
blo "192000,165800"
)
)
)
*893 (CptPort
uid 66302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,146125,221250,146875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 66304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66305,0
va (VaSet
)
xt "210200,146000,220000,147000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "220000,146800"
)
)
)
*894 (CptPort
uid 66306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,166625,191500,167375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 66308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66309,0
va (VaSet
)
xt "192000,166500,200400,167500"
st "sa_bias_dat_i : (31:0)"
blo "192000,167300"
)
)
)
*895 (CptPort
uid 66310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,168625,191500,169375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 66312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66313,0
va (VaSet
)
xt "192000,168500,200000,169500"
st "servo_mode_i : (1:0)"
blo "192000,169300"
)
)
)
*896 (CptPort
uid 66314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "220500,147625,221250,148375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 66316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66317,0
va (VaSet
)
xt "213900,147500,220000,148500"
st "z_addr_o : (5:0)"
ju 2
blo "220000,148300"
)
)
)
*897 (CptPort
uid 66318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,170125,191500,170875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 66320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66321,0
va (VaSet
)
xt "192000,170000,197800,171000"
st "z_dat_i : (31:0)"
blo "192000,170800"
)
)
)
*898 (CptPort
uid 66322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "190750,172125,191500,172875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 66324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66325,0
va (VaSet
)
xt "192000,172000,201700,173000"
st "ramp_step_size_i : (13:0)"
blo "192000,172800"
)
)
)
]
shape (Rectangle
uid 66154,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "191500,126000,220500,173500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 66155,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*899 (Text
uid 66156,0
va (VaSet
font "Arial,8,1"
)
xt "203900,153500,209600,154500"
st "readout_card"
blo "203900,154300"
)
*900 (Text
uid 66157,0
va (VaSet
font "Arial,8,1"
)
xt "203900,154500,209800,155500"
st "flux_loop_ctrl"
blo "203900,155300"
)
*901 (Text
uid 66158,0
va (VaSet
font "Arial,8,1"
)
xt "203900,155500,204500,156500"
st "I6"
blo "203900,156300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 66159,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 66160,0
text (MLText
uid 66161,0
va (VaSet
font "Courier New,8,0"
)
xt "176500,118500,176500,118500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*902 (PortIoOut
uid 66326,0
shape (CompositeShape
uid 66327,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66328,0
sl 0
ro 270
xt "232500,126625,234000,127375"
)
(Line
uid 66329,0
sl 0
ro 270
xt "232000,127000,232500,127000"
pts [
"232000,127000"
"232500,127000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66330,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66331,0
va (VaSet
)
xt "234500,126500,239000,127500"
st "adc_clk_o6"
blo "234500,127300"
tm "WireNameMgr"
)
)
)
*903 (PortIoOut
uid 66332,0
shape (CompositeShape
uid 66333,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66334,0
sl 0
ro 270
xt "232500,132625,234000,133375"
)
(Line
uid 66335,0
sl 0
ro 270
xt "232000,133000,232500,133000"
pts [
"232000,133000"
"232500,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66336,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66337,0
va (VaSet
)
xt "234500,132500,239100,133500"
st "dac_dat_o6"
blo "234500,133300"
tm "WireNameMgr"
)
)
)
*904 (PortIoOut
uid 66338,0
shape (CompositeShape
uid 66339,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66340,0
sl 0
ro 270
xt "232500,131125,234000,131875"
)
(Line
uid 66341,0
sl 0
ro 270
xt "232000,131500,232500,131500"
pts [
"232000,131500"
"232500,131500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66342,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66343,0
va (VaSet
)
xt "234500,131000,239000,132000"
st "dac_clk_o6"
blo "234500,131800"
tm "WireNameMgr"
)
)
)
*905 (PortIoOut
uid 66344,0
shape (CompositeShape
uid 66345,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66346,0
sl 0
ro 270
xt "232500,146125,234000,146875"
)
(Line
uid 66347,0
sl 0
ro 270
xt "232000,146500,232500,146500"
pts [
"232000,146500"
"232500,146500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66348,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66349,0
va (VaSet
)
xt "234500,146000,242100,147000"
st "sa_bias_dac_spi_o6"
blo "234500,146800"
tm "WireNameMgr"
)
)
)
*906 (PortIoOut
uid 66350,0
shape (CompositeShape
uid 66351,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66352,0
sl 0
ro 270
xt "232500,140125,234000,140875"
)
(Line
uid 66353,0
sl 0
ro 270
xt "232000,140500,232500,140500"
pts [
"232000,140500"
"232500,140500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66354,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66355,0
va (VaSet
)
xt "234500,140000,241300,141000"
st "offset_dac_spi_o6"
blo "234500,140800"
tm "WireNameMgr"
)
)
)
*907 (Net
uid 66586,0
name "dac_clk_o6"
type "std_logic"
orderNo 419
declText (MLText
uid 66587,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*908 (Net
uid 66588,0
name "adc_clk_o6"
type "std_logic"
orderNo 420
declText (MLText
uid 66589,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*909 (Net
uid 66590,0
name "d_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 421
declText (MLText
uid 66591,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*910 (Net
uid 66592,0
name "coadded_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 422
declText (MLText
uid 66593,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*911 (Net
uid 66594,0
name "sa_bias_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 423
declText (MLText
uid 66595,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*912 (Net
uid 66596,0
name "offset_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 424
declText (MLText
uid 66597,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*913 (Net
uid 66598,0
name "raw_ack_o6"
type "std_logic"
orderNo 425
declText (MLText
uid 66599,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*914 (Net
uid 66600,0
name "p_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 426
declText (MLText
uid 66601,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*915 (Net
uid 66602,0
name "fsfb_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 427
declText (MLText
uid 66603,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*916 (Net
uid 66604,0
name "filter_coeff_addr_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 428
declText (MLText
uid 66605,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*917 (Net
uid 66606,0
name "dac_dat_o6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 429
declText (MLText
uid 66607,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*918 (Net
uid 66608,0
name "i_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 430
declText (MLText
uid 66609,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*919 (Net
uid 66610,0
name "raw_dat_o6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 431
declText (MLText
uid 66611,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*920 (Net
uid 66612,0
name "z_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 432
declText (MLText
uid 66613,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*921 (Net
uid 66614,0
name "i_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 433
declText (MLText
uid 66615,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*922 (Net
uid 66616,0
name "filtered_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 434
declText (MLText
uid 66617,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*923 (Net
uid 66618,0
name "adc_coadd_en_i6"
type "std_logic"
orderNo 435
declText (MLText
uid 66619,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*924 (Net
uid 66620,0
name "clk_50_i6"
type "std_logic"
orderNo 436
declText (MLText
uid 66621,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*925 (Net
uid 66622,0
name "adc_rdy_i6"
type "std_logic"
orderNo 437
declText (MLText
uid 66623,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*926 (Net
uid 66624,0
name "adc_ovr_i6"
type "std_logic"
orderNo 438
declText (MLText
uid 66625,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*927 (Net
uid 66626,0
name "adc_dat_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 439
declText (MLText
uid 66627,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*928 (Net
uid 66628,0
name "clk_200_i6"
type "std_logic"
orderNo 440
declText (MLText
uid 66629,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*929 (Net
uid 66630,0
name "const_val_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 441
declText (MLText
uid 66631,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*930 (Net
uid 66632,0
name "coadded_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 442
declText (MLText
uid 66633,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*931 (Net
uid 66634,0
name "dac_dat_en_i6"
type "std_logic"
orderNo 443
declText (MLText
uid 66635,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*932 (Net
uid 66636,0
name "filtered_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 444
declText (MLText
uid 66637,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*933 (Net
uid 66638,0
name "d_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 445
declText (MLText
uid 66639,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*934 (Net
uid 66640,0
name "filter_coeff_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 446
declText (MLText
uid 66641,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*935 (Net
uid 66642,0
name "servo_mode_i6"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 447
declText (MLText
uid 66643,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*936 (Net
uid 66644,0
name "fsfb_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 448
declText (MLText
uid 66645,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*937 (Net
uid 66646,0
name "p_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 449
declText (MLText
uid 66647,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*938 (Net
uid 66648,0
name "ramp_amp_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 450
declText (MLText
uid 66649,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*939 (Net
uid 66650,0
name "raw_req_i6"
type "std_logic"
orderNo 451
declText (MLText
uid 66651,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*940 (Net
uid 66652,0
name "raw_addr_i6"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 452
declText (MLText
uid 66653,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*941 (Net
uid 66654,0
name "rst_i6"
type "std_logic"
orderNo 453
declText (MLText
uid 66655,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*942 (Net
uid 66656,0
name "row_switch_i6"
type "std_logic"
orderNo 454
declText (MLText
uid 66657,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*943 (Net
uid 66658,0
name "restart_frame_i6"
type "std_logic"
orderNo 455
declText (MLText
uid 66659,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*944 (Net
uid 66660,0
name "offset_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 456
declText (MLText
uid 66661,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*945 (Net
uid 66662,0
name "sa_bias_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 457
declText (MLText
uid 66663,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*946 (Net
uid 66664,0
name "z_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 458
declText (MLText
uid 66665,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*947 (Net
uid 66666,0
name "ramp_step_size_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 459
declText (MLText
uid 66667,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*948 (PortIoIn
uid 66668,0
shape (CompositeShape
uid 66669,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66670,0
sl 0
ro 270
xt "183000,188125,184500,188875"
)
(Line
uid 66671,0
sl 0
ro 270
xt "184500,188500,185000,188500"
pts [
"184500,188500"
"185000,188500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66672,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66673,0
va (VaSet
)
xt "178100,188000,182500,189000"
st "adc_dat_i7"
ju 2
blo "182500,188800"
tm "WireNameMgr"
)
)
)
*949 (PortIoIn
uid 66674,0
shape (CompositeShape
uid 66675,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66676,0
sl 0
ro 270
xt "183000,192125,184500,192875"
)
(Line
uid 66677,0
sl 0
ro 270
xt "184500,192500,185000,192500"
pts [
"184500,192500"
"185000,192500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66678,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66679,0
va (VaSet
)
xt "178100,192000,182500,193000"
st "adc_rdy_i7"
ju 2
blo "182500,192800"
tm "WireNameMgr"
)
)
)
*950 (PortIoIn
uid 66680,0
shape (CompositeShape
uid 66681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66682,0
sl 0
ro 270
xt "183000,190125,184500,190875"
)
(Line
uid 66683,0
sl 0
ro 270
xt "184500,190500,185000,190500"
pts [
"184500,190500"
"185000,190500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66684,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66685,0
va (VaSet
)
xt "178100,190000,182500,191000"
st "adc_ovr_i7"
ju 2
blo "182500,190800"
tm "WireNameMgr"
)
)
)
*951 (SaComponent
uid 66686,0
optionalChildren [
*952 (CptPort
uid 66695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,186625,225750,187375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 66697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66698,0
va (VaSet
)
xt "221200,186500,224500,187500"
st "adc_clk_o"
ju 2
blo "224500,187300"
)
)
)
*953 (CptPort
uid 66699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,186625,196000,187375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 66701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66702,0
va (VaSet
)
xt "196500,186500,202700,187500"
st "adc_coadd_en_i"
blo "196500,187300"
)
)
)
*954 (CptPort
uid 66703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,188125,196000,188875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 66705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66706,0
va (VaSet
)
xt "196500,188000,203100,189000"
st "adc_dat_i : (13:0)"
blo "196500,188800"
)
)
)
*955 (CptPort
uid 66707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,190125,196000,190875"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 66709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66710,0
va (VaSet
)
xt "196500,190000,199700,191000"
st "adc_ovr_i"
blo "196500,190800"
)
)
)
*956 (CptPort
uid 66711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66712,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,192125,196000,192875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 66713,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66714,0
va (VaSet
)
xt "196500,192000,199700,193000"
st "adc_rdy_i"
blo "196500,192800"
)
)
)
*957 (CptPort
uid 66715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,193625,196000,194375"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 66717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66718,0
va (VaSet
)
xt "196500,193500,199600,194500"
st "clk_200_i"
blo "196500,194300"
)
)
)
*958 (CptPort
uid 66719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,195625,196000,196375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 66721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66722,0
va (VaSet
)
xt "196500,195500,199200,196500"
st "clk_50_i"
blo "196500,196300"
)
)
)
*959 (CptPort
uid 66723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,197625,196000,198375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 66725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66726,0
va (VaSet
)
xt "196500,197500,205200,198500"
st "coadded_addr_i : (5:0)"
blo "196500,198300"
)
)
)
*960 (CptPort
uid 66727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,188125,225750,188875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 66729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66730,0
va (VaSet
)
xt "215700,188000,224500,189000"
st "coadded_dat_o : (31:0)"
ju 2
blo "224500,188800"
)
)
)
*961 (CptPort
uid 66731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,199125,196000,199875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 66733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66734,0
va (VaSet
)
xt "196500,199000,204000,200000"
st "const_val_i : (13:0)"
blo "196500,199800"
)
)
)
*962 (CptPort
uid 66735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,189625,225750,190375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 66737,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66738,0
va (VaSet
)
xt "218400,189500,224500,190500"
st "d_addr_o : (5:0)"
ju 2
blo "224500,190300"
)
)
)
*963 (CptPort
uid 66739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,201125,196000,201875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 66741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66742,0
va (VaSet
)
xt "196500,201000,202300,202000"
st "d_dat_i : (31:0)"
blo "196500,201800"
)
)
)
*964 (CptPort
uid 66743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,191125,225750,191875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 66745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66746,0
va (VaSet
)
xt "221200,191000,224500,192000"
st "dac_clk_o"
ju 2
blo "224500,191800"
)
)
)
*965 (CptPort
uid 66747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,203125,196000,203875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 66749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66750,0
va (VaSet
)
xt "196500,203000,201700,204000"
st "dac_dat_en_i"
blo "196500,203800"
)
)
)
*966 (CptPort
uid 66751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,192625,225750,193375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 66753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66754,0
va (VaSet
)
xt "217700,192500,224500,193500"
st "dac_dat_o : (13:0)"
ju 2
blo "224500,193300"
)
)
)
*967 (CptPort
uid 66755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,194125,225750,194875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 66757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66758,0
va (VaSet
)
xt "214900,194000,224500,195000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "224500,194800"
)
)
)
*968 (CptPort
uid 66759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,204625,196000,205375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 66761,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66762,0
va (VaSet
)
xt "196500,204500,205800,205500"
st "filter_coeff_dat_i : (31:0)"
blo "196500,205300"
)
)
)
*969 (CptPort
uid 66763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,206625,196000,207375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 66765,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66766,0
va (VaSet
)
xt "196500,206500,204700,207500"
st "filtered_addr_i : (5:0)"
blo "196500,207300"
)
)
)
*970 (CptPort
uid 66767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,195625,225750,196375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 66769,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66770,0
va (VaSet
)
xt "216200,195500,224500,196500"
st "filtered_dat_o : (31:0)"
ju 2
blo "224500,196300"
)
)
)
*971 (CptPort
uid 66771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,208625,196000,209375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 66773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66774,0
va (VaSet
)
xt "196500,208500,203200,209500"
st "fsfb_addr_i : (5:0)"
blo "196500,209300"
)
)
)
*972 (CptPort
uid 66775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,197125,225750,197875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 66777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66778,0
va (VaSet
)
xt "217700,197000,224500,198000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "224500,197800"
)
)
)
*973 (CptPort
uid 66779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,198625,225750,199375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 66781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66782,0
va (VaSet
)
xt "218600,198500,224500,199500"
st "i_addr_o : (5:0)"
ju 2
blo "224500,199300"
)
)
)
*974 (CptPort
uid 66783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,210125,196000,210875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 66785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66786,0
va (VaSet
)
xt "196500,210000,202100,211000"
st "i_dat_i : (31:0)"
blo "196500,210800"
)
)
)
*975 (CptPort
uid 66787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,200125,225750,200875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 66789,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66790,0
va (VaSet
)
xt "215500,200000,224500,201000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "224500,200800"
)
)
)
*976 (CptPort
uid 66791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,212125,196000,212875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 66793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66794,0
va (VaSet
)
xt "196500,212000,204100,213000"
st "offset_dat_i : (31:0)"
blo "196500,212800"
)
)
)
*977 (CptPort
uid 66795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,201625,225750,202375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 66797,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66798,0
va (VaSet
)
xt "218400,201500,224500,202500"
st "p_addr_o : (5:0)"
ju 2
blo "224500,202300"
)
)
)
*978 (CptPort
uid 66799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,214125,196000,214875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 66801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66802,0
va (VaSet
)
xt "196500,214000,202300,215000"
st "p_dat_i : (31:0)"
blo "196500,214800"
)
)
)
*979 (CptPort
uid 66803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,215625,196000,216375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 66805,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66806,0
va (VaSet
)
xt "196500,215500,204000,216500"
st "ramp_amp_i : (13:0)"
blo "196500,216300"
)
)
)
*980 (CptPort
uid 66807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,203125,225750,203875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 66809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66810,0
va (VaSet
)
xt "221000,203000,224500,204000"
st "raw_ack_o"
ju 2
blo "224500,203800"
)
)
)
*981 (CptPort
uid 66811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,217625,196000,218375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 66813,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66814,0
va (VaSet
)
xt "196500,217500,203600,218500"
st "raw_addr_i : (12:0)"
blo "196500,218300"
)
)
)
*982 (CptPort
uid 66815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,204625,225750,205375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 66817,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66818,0
va (VaSet
)
xt "217700,204500,224500,205500"
st "raw_dat_o : (13:0)"
ju 2
blo "224500,205300"
)
)
)
*983 (CptPort
uid 66819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,219625,196000,220375"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 66821,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66822,0
va (VaSet
)
xt "196500,219500,199900,220500"
st "raw_req_i"
blo "196500,220300"
)
)
)
*984 (CptPort
uid 66823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,221125,196000,221875"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 66825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66826,0
va (VaSet
)
xt "196500,221000,202400,222000"
st "restart_frame_i"
blo "196500,221800"
)
)
)
*985 (CptPort
uid 66827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,223125,196000,223875"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 66829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66830,0
va (VaSet
)
xt "196500,223000,201600,224000"
st "row_switch_i"
blo "196500,223800"
)
)
)
*986 (CptPort
uid 66831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,225125,196000,225875"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 66833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66834,0
va (VaSet
)
xt "196500,225000,198000,226000"
st "rst_i"
blo "196500,225800"
)
)
)
*987 (CptPort
uid 66835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,206125,225750,206875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 66837,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66838,0
va (VaSet
)
xt "214700,206000,224500,207000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "224500,206800"
)
)
)
*988 (CptPort
uid 66839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,226625,196000,227375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 66841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66842,0
va (VaSet
)
xt "196500,226500,204900,227500"
st "sa_bias_dat_i : (31:0)"
blo "196500,227300"
)
)
)
*989 (CptPort
uid 66843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,228625,196000,229375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 66845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66846,0
va (VaSet
)
xt "196500,228500,204500,229500"
st "servo_mode_i : (1:0)"
blo "196500,229300"
)
)
)
*990 (CptPort
uid 66847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225000,207625,225750,208375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 66849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66850,0
va (VaSet
)
xt "218400,207500,224500,208500"
st "z_addr_o : (5:0)"
ju 2
blo "224500,208300"
)
)
)
*991 (CptPort
uid 66851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,230125,196000,230875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 66853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66854,0
va (VaSet
)
xt "196500,230000,202300,231000"
st "z_dat_i : (31:0)"
blo "196500,230800"
)
)
)
*992 (CptPort
uid 66855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,232125,196000,232875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 66857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66858,0
va (VaSet
)
xt "196500,232000,206200,233000"
st "ramp_step_size_i : (13:0)"
blo "196500,232800"
)
)
)
]
shape (Rectangle
uid 66687,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "196000,186000,225000,233500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 66688,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*993 (Text
uid 66689,0
va (VaSet
font "Arial,8,1"
)
xt "208400,213500,214100,214500"
st "readout_card"
blo "208400,214300"
)
*994 (Text
uid 66690,0
va (VaSet
font "Arial,8,1"
)
xt "208400,214500,214300,215500"
st "flux_loop_ctrl"
blo "208400,215300"
)
*995 (Text
uid 66691,0
va (VaSet
font "Arial,8,1"
)
xt "208400,215500,209000,216500"
st "I7"
blo "208400,216300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 66692,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 66693,0
text (MLText
uid 66694,0
va (VaSet
font "Courier New,8,0"
)
xt "181000,178500,181000,178500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*996 (PortIoOut
uid 66859,0
shape (CompositeShape
uid 66860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66861,0
sl 0
ro 270
xt "237000,186625,238500,187375"
)
(Line
uid 66862,0
sl 0
ro 270
xt "236500,187000,237000,187000"
pts [
"236500,187000"
"237000,187000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66864,0
va (VaSet
)
xt "239000,186500,243500,187500"
st "adc_clk_o7"
blo "239000,187300"
tm "WireNameMgr"
)
)
)
*997 (PortIoOut
uid 66865,0
shape (CompositeShape
uid 66866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66867,0
sl 0
ro 270
xt "237000,192625,238500,193375"
)
(Line
uid 66868,0
sl 0
ro 270
xt "236500,193000,237000,193000"
pts [
"236500,193000"
"237000,193000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66870,0
va (VaSet
)
xt "239000,192500,243600,193500"
st "dac_dat_o7"
blo "239000,193300"
tm "WireNameMgr"
)
)
)
*998 (PortIoOut
uid 66871,0
shape (CompositeShape
uid 66872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66873,0
sl 0
ro 270
xt "237000,191125,238500,191875"
)
(Line
uid 66874,0
sl 0
ro 270
xt "236500,191500,237000,191500"
pts [
"236500,191500"
"237000,191500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66875,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66876,0
va (VaSet
)
xt "239000,191000,243500,192000"
st "dac_clk_o7"
blo "239000,191800"
tm "WireNameMgr"
)
)
)
*999 (PortIoOut
uid 66877,0
shape (CompositeShape
uid 66878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66879,0
sl 0
ro 270
xt "237000,206125,238500,206875"
)
(Line
uid 66880,0
sl 0
ro 270
xt "236500,206500,237000,206500"
pts [
"236500,206500"
"237000,206500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66882,0
va (VaSet
)
xt "239000,206000,246600,207000"
st "sa_bias_dac_spi_o7"
blo "239000,206800"
tm "WireNameMgr"
)
)
)
*1000 (PortIoOut
uid 66883,0
shape (CompositeShape
uid 66884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66885,0
sl 0
ro 270
xt "237000,200125,238500,200875"
)
(Line
uid 66886,0
sl 0
ro 270
xt "236500,200500,237000,200500"
pts [
"236500,200500"
"237000,200500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66888,0
va (VaSet
)
xt "239000,200000,245800,201000"
st "offset_dac_spi_o7"
blo "239000,200800"
tm "WireNameMgr"
)
)
)
*1001 (Net
uid 67119,0
name "dac_clk_o7"
type "std_logic"
orderNo 460
declText (MLText
uid 67120,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1002 (Net
uid 67121,0
name "adc_clk_o7"
type "std_logic"
orderNo 461
declText (MLText
uid 67122,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1003 (Net
uid 67123,0
name "d_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 462
declText (MLText
uid 67124,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1004 (Net
uid 67125,0
name "coadded_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 463
declText (MLText
uid 67126,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1005 (Net
uid 67127,0
name "sa_bias_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 464
declText (MLText
uid 67128,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1006 (Net
uid 67129,0
name "offset_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 465
declText (MLText
uid 67130,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1007 (Net
uid 67131,0
name "raw_ack_o7"
type "std_logic"
orderNo 466
declText (MLText
uid 67132,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1008 (Net
uid 67133,0
name "p_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 467
declText (MLText
uid 67134,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1009 (Net
uid 67135,0
name "fsfb_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 468
declText (MLText
uid 67136,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1010 (Net
uid 67137,0
name "filter_coeff_addr_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 469
declText (MLText
uid 67138,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1011 (Net
uid 67139,0
name "dac_dat_o7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 470
declText (MLText
uid 67140,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1012 (Net
uid 67141,0
name "i_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 471
declText (MLText
uid 67142,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1013 (Net
uid 67143,0
name "raw_dat_o7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 472
declText (MLText
uid 67144,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1014 (Net
uid 67145,0
name "z_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 473
declText (MLText
uid 67146,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1015 (Net
uid 67147,0
name "i_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 474
declText (MLText
uid 67148,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1016 (Net
uid 67149,0
name "filtered_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 475
declText (MLText
uid 67150,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1017 (Net
uid 67151,0
name "adc_coadd_en_i7"
type "std_logic"
orderNo 476
declText (MLText
uid 67152,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1018 (Net
uid 67153,0
name "clk_50_i7"
type "std_logic"
orderNo 477
declText (MLText
uid 67154,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1019 (Net
uid 67155,0
name "adc_rdy_i7"
type "std_logic"
orderNo 478
declText (MLText
uid 67156,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1020 (Net
uid 67157,0
name "adc_ovr_i7"
type "std_logic"
orderNo 479
declText (MLText
uid 67158,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1021 (Net
uid 67159,0
name "adc_dat_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 480
declText (MLText
uid 67160,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1022 (Net
uid 67161,0
name "clk_200_i7"
type "std_logic"
orderNo 481
declText (MLText
uid 67162,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1023 (Net
uid 67163,0
name "const_val_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 482
declText (MLText
uid 67164,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1024 (Net
uid 67165,0
name "coadded_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 483
declText (MLText
uid 67166,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1025 (Net
uid 67167,0
name "dac_dat_en_i7"
type "std_logic"
orderNo 484
declText (MLText
uid 67168,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1026 (Net
uid 67169,0
name "filtered_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 485
declText (MLText
uid 67170,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1027 (Net
uid 67171,0
name "d_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 486
declText (MLText
uid 67172,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1028 (Net
uid 67173,0
name "filter_coeff_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 487
declText (MLText
uid 67174,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1029 (Net
uid 67175,0
name "servo_mode_i7"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 488
declText (MLText
uid 67176,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1030 (Net
uid 67177,0
name "fsfb_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 489
declText (MLText
uid 67178,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1031 (Net
uid 67179,0
name "p_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 490
declText (MLText
uid 67180,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1032 (Net
uid 67181,0
name "ramp_amp_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 491
declText (MLText
uid 67182,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1033 (Net
uid 67183,0
name "raw_req_i7"
type "std_logic"
orderNo 492
declText (MLText
uid 67184,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1034 (Net
uid 67185,0
name "raw_addr_i7"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 493
declText (MLText
uid 67186,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1035 (Net
uid 67187,0
name "rst_i7"
type "std_logic"
orderNo 494
declText (MLText
uid 67188,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1036 (Net
uid 67189,0
name "row_switch_i7"
type "std_logic"
orderNo 495
declText (MLText
uid 67190,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1037 (Net
uid 67191,0
name "restart_frame_i7"
type "std_logic"
orderNo 496
declText (MLText
uid 67192,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1038 (Net
uid 67193,0
name "offset_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 497
declText (MLText
uid 67194,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1039 (Net
uid 67195,0
name "sa_bias_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 498
declText (MLText
uid 67196,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1040 (Net
uid 67197,0
name "z_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 499
declText (MLText
uid 67198,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1041 (Net
uid 67199,0
name "ramp_step_size_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 500
declText (MLText
uid 67200,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1042 (PortIoIn
uid 67201,0
shape (CompositeShape
uid 67202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67203,0
sl 0
ro 270
xt "180000,246625,181500,247375"
)
(Line
uid 67204,0
sl 0
ro 270
xt "181500,247000,182000,247000"
pts [
"181500,247000"
"182000,247000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67206,0
va (VaSet
)
xt "175100,246500,179500,247500"
st "adc_dat_i8"
ju 2
blo "179500,247300"
tm "WireNameMgr"
)
)
)
*1043 (PortIoIn
uid 67207,0
shape (CompositeShape
uid 67208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67209,0
sl 0
ro 270
xt "180000,250625,181500,251375"
)
(Line
uid 67210,0
sl 0
ro 270
xt "181500,251000,182000,251000"
pts [
"181500,251000"
"182000,251000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67212,0
va (VaSet
)
xt "175100,250500,179500,251500"
st "adc_rdy_i8"
ju 2
blo "179500,251300"
tm "WireNameMgr"
)
)
)
*1044 (PortIoIn
uid 67213,0
shape (CompositeShape
uid 67214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67215,0
sl 0
ro 270
xt "180000,248625,181500,249375"
)
(Line
uid 67216,0
sl 0
ro 270
xt "181500,249000,182000,249000"
pts [
"181500,249000"
"182000,249000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67218,0
va (VaSet
)
xt "175100,248500,179500,249500"
st "adc_ovr_i8"
ju 2
blo "179500,249300"
tm "WireNameMgr"
)
)
)
*1045 (SaComponent
uid 67219,0
optionalChildren [
*1046 (CptPort
uid 67228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,245125,222750,245875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 67230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67231,0
va (VaSet
)
xt "218200,245000,221500,246000"
st "adc_clk_o"
ju 2
blo "221500,245800"
)
)
)
*1047 (CptPort
uid 67232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,245125,193000,245875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 67234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67235,0
va (VaSet
)
xt "193500,245000,199700,246000"
st "adc_coadd_en_i"
blo "193500,245800"
)
)
)
*1048 (CptPort
uid 67236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,246625,193000,247375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 67238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67239,0
va (VaSet
)
xt "193500,246500,200100,247500"
st "adc_dat_i : (13:0)"
blo "193500,247300"
)
)
)
*1049 (CptPort
uid 67240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,248625,193000,249375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 67242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67243,0
va (VaSet
)
xt "193500,248500,196700,249500"
st "adc_ovr_i"
blo "193500,249300"
)
)
)
*1050 (CptPort
uid 67244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,250625,193000,251375"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 67246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67247,0
va (VaSet
)
xt "193500,250500,196700,251500"
st "adc_rdy_i"
blo "193500,251300"
)
)
)
*1051 (CptPort
uid 67248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,252125,193000,252875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 67250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67251,0
va (VaSet
)
xt "193500,252000,196600,253000"
st "clk_200_i"
blo "193500,252800"
)
)
)
*1052 (CptPort
uid 67252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,254125,193000,254875"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 67254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67255,0
va (VaSet
)
xt "193500,254000,196200,255000"
st "clk_50_i"
blo "193500,254800"
)
)
)
*1053 (CptPort
uid 67256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,256125,193000,256875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 67258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67259,0
va (VaSet
)
xt "193500,256000,202200,257000"
st "coadded_addr_i : (5:0)"
blo "193500,256800"
)
)
)
*1054 (CptPort
uid 67260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,246625,222750,247375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 67262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67263,0
va (VaSet
)
xt "212700,246500,221500,247500"
st "coadded_dat_o : (31:0)"
ju 2
blo "221500,247300"
)
)
)
*1055 (CptPort
uid 67264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,257625,193000,258375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 67266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67267,0
va (VaSet
)
xt "193500,257500,201000,258500"
st "const_val_i : (13:0)"
blo "193500,258300"
)
)
)
*1056 (CptPort
uid 67268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,248125,222750,248875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 67270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67271,0
va (VaSet
)
xt "215400,248000,221500,249000"
st "d_addr_o : (5:0)"
ju 2
blo "221500,248800"
)
)
)
*1057 (CptPort
uid 67272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,259625,193000,260375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 67274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67275,0
va (VaSet
)
xt "193500,259500,199300,260500"
st "d_dat_i : (31:0)"
blo "193500,260300"
)
)
)
*1058 (CptPort
uid 67276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,249625,222750,250375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 67278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67279,0
va (VaSet
)
xt "218200,249500,221500,250500"
st "dac_clk_o"
ju 2
blo "221500,250300"
)
)
)
*1059 (CptPort
uid 67280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,261625,193000,262375"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 67282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67283,0
va (VaSet
)
xt "193500,261500,198700,262500"
st "dac_dat_en_i"
blo "193500,262300"
)
)
)
*1060 (CptPort
uid 67284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,251125,222750,251875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 67286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67287,0
va (VaSet
)
xt "214700,251000,221500,252000"
st "dac_dat_o : (13:0)"
ju 2
blo "221500,251800"
)
)
)
*1061 (CptPort
uid 67288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,252625,222750,253375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 67290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67291,0
va (VaSet
)
xt "211900,252500,221500,253500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "221500,253300"
)
)
)
*1062 (CptPort
uid 67292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,263125,193000,263875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 67294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67295,0
va (VaSet
)
xt "193500,263000,202800,264000"
st "filter_coeff_dat_i : (31:0)"
blo "193500,263800"
)
)
)
*1063 (CptPort
uid 67296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,265125,193000,265875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 67298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67299,0
va (VaSet
)
xt "193500,265000,201700,266000"
st "filtered_addr_i : (5:0)"
blo "193500,265800"
)
)
)
*1064 (CptPort
uid 67300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,254125,222750,254875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 67302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67303,0
va (VaSet
)
xt "213200,254000,221500,255000"
st "filtered_dat_o : (31:0)"
ju 2
blo "221500,254800"
)
)
)
*1065 (CptPort
uid 67304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,267125,193000,267875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 67306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67307,0
va (VaSet
)
xt "193500,267000,200200,268000"
st "fsfb_addr_i : (5:0)"
blo "193500,267800"
)
)
)
*1066 (CptPort
uid 67308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,255625,222750,256375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 67310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67311,0
va (VaSet
)
xt "214700,255500,221500,256500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "221500,256300"
)
)
)
*1067 (CptPort
uid 67312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,257125,222750,257875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 67314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67315,0
va (VaSet
)
xt "215600,257000,221500,258000"
st "i_addr_o : (5:0)"
ju 2
blo "221500,257800"
)
)
)
*1068 (CptPort
uid 67316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,268625,193000,269375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 67318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67319,0
va (VaSet
)
xt "193500,268500,199100,269500"
st "i_dat_i : (31:0)"
blo "193500,269300"
)
)
)
*1069 (CptPort
uid 67320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,258625,222750,259375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 67322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67323,0
va (VaSet
)
xt "212500,258500,221500,259500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "221500,259300"
)
)
)
*1070 (CptPort
uid 67324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,270625,193000,271375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 67326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67327,0
va (VaSet
)
xt "193500,270500,201100,271500"
st "offset_dat_i : (31:0)"
blo "193500,271300"
)
)
)
*1071 (CptPort
uid 67328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,260125,222750,260875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 67330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67331,0
va (VaSet
)
xt "215400,260000,221500,261000"
st "p_addr_o : (5:0)"
ju 2
blo "221500,260800"
)
)
)
*1072 (CptPort
uid 67332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,272625,193000,273375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 67334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67335,0
va (VaSet
)
xt "193500,272500,199300,273500"
st "p_dat_i : (31:0)"
blo "193500,273300"
)
)
)
*1073 (CptPort
uid 67336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,274125,193000,274875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 67338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67339,0
va (VaSet
)
xt "193500,274000,201000,275000"
st "ramp_amp_i : (13:0)"
blo "193500,274800"
)
)
)
*1074 (CptPort
uid 67340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,261625,222750,262375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 67342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67343,0
va (VaSet
)
xt "218000,261500,221500,262500"
st "raw_ack_o"
ju 2
blo "221500,262300"
)
)
)
*1075 (CptPort
uid 67344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,276125,193000,276875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 67346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67347,0
va (VaSet
)
xt "193500,276000,200600,277000"
st "raw_addr_i : (12:0)"
blo "193500,276800"
)
)
)
*1076 (CptPort
uid 67348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,263125,222750,263875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 67350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67351,0
va (VaSet
)
xt "214700,263000,221500,264000"
st "raw_dat_o : (13:0)"
ju 2
blo "221500,263800"
)
)
)
*1077 (CptPort
uid 67352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,278125,193000,278875"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 67354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67355,0
va (VaSet
)
xt "193500,278000,196900,279000"
st "raw_req_i"
blo "193500,278800"
)
)
)
*1078 (CptPort
uid 67356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,279625,193000,280375"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 67358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67359,0
va (VaSet
)
xt "193500,279500,199400,280500"
st "restart_frame_i"
blo "193500,280300"
)
)
)
*1079 (CptPort
uid 67360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,281625,193000,282375"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 67362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67363,0
va (VaSet
)
xt "193500,281500,198600,282500"
st "row_switch_i"
blo "193500,282300"
)
)
)
*1080 (CptPort
uid 67364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,283625,193000,284375"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 67366,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67367,0
va (VaSet
)
xt "193500,283500,195000,284500"
st "rst_i"
blo "193500,284300"
)
)
)
*1081 (CptPort
uid 67368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,264625,222750,265375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 67370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67371,0
va (VaSet
)
xt "211700,264500,221500,265500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "221500,265300"
)
)
)
*1082 (CptPort
uid 67372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,285125,193000,285875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 67374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67375,0
va (VaSet
)
xt "193500,285000,201900,286000"
st "sa_bias_dat_i : (31:0)"
blo "193500,285800"
)
)
)
*1083 (CptPort
uid 67376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,287125,193000,287875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 67378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67379,0
va (VaSet
)
xt "193500,287000,201500,288000"
st "servo_mode_i : (1:0)"
blo "193500,287800"
)
)
)
*1084 (CptPort
uid 67380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "222000,266125,222750,266875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 67382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 67383,0
va (VaSet
)
xt "215400,266000,221500,267000"
st "z_addr_o : (5:0)"
ju 2
blo "221500,266800"
)
)
)
*1085 (CptPort
uid 67384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,288625,193000,289375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 67386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67387,0
va (VaSet
)
xt "193500,288500,199300,289500"
st "z_dat_i : (31:0)"
blo "193500,289300"
)
)
)
*1086 (CptPort
uid 67388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192250,290625,193000,291375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 67390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67391,0
va (VaSet
)
xt "193500,290500,203200,291500"
st "ramp_step_size_i : (13:0)"
blo "193500,291300"
)
)
)
]
shape (Rectangle
uid 67220,0
va (VaSet
vasetType 1
fg "65535,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "193000,244500,222000,292000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 67221,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1087 (Text
uid 67222,0
va (VaSet
font "Arial,8,1"
)
xt "205400,272000,211100,273000"
st "readout_card"
blo "205400,272800"
)
*1088 (Text
uid 67223,0
va (VaSet
font "Arial,8,1"
)
xt "205400,273000,211300,274000"
st "flux_loop_ctrl"
blo "205400,273800"
)
*1089 (Text
uid 67224,0
va (VaSet
font "Arial,8,1"
)
xt "205400,274000,206000,275000"
st "I9"
blo "205400,274800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 67225,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 67226,0
text (MLText
uid 67227,0
va (VaSet
font "Courier New,8,0"
)
xt "178000,237000,178000,237000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*1090 (PortIoOut
uid 67392,0
shape (CompositeShape
uid 67393,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67394,0
sl 0
ro 270
xt "234000,245125,235500,245875"
)
(Line
uid 67395,0
sl 0
ro 270
xt "233500,245500,234000,245500"
pts [
"233500,245500"
"234000,245500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67396,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67397,0
va (VaSet
)
xt "236000,245000,240500,246000"
st "adc_clk_o8"
blo "236000,245800"
tm "WireNameMgr"
)
)
)
*1091 (PortIoOut
uid 67398,0
shape (CompositeShape
uid 67399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67400,0
sl 0
ro 270
xt "234000,251125,235500,251875"
)
(Line
uid 67401,0
sl 0
ro 270
xt "233500,251500,234000,251500"
pts [
"233500,251500"
"234000,251500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67402,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67403,0
va (VaSet
)
xt "236000,251000,240600,252000"
st "dac_dat_o8"
blo "236000,251800"
tm "WireNameMgr"
)
)
)
*1092 (PortIoOut
uid 67404,0
shape (CompositeShape
uid 67405,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67406,0
sl 0
ro 270
xt "234000,249625,235500,250375"
)
(Line
uid 67407,0
sl 0
ro 270
xt "233500,250000,234000,250000"
pts [
"233500,250000"
"234000,250000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67408,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67409,0
va (VaSet
)
xt "236000,249500,240500,250500"
st "dac_clk_o8"
blo "236000,250300"
tm "WireNameMgr"
)
)
)
*1093 (PortIoOut
uid 67410,0
shape (CompositeShape
uid 67411,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67412,0
sl 0
ro 270
xt "234000,264625,235500,265375"
)
(Line
uid 67413,0
sl 0
ro 270
xt "233500,265000,234000,265000"
pts [
"233500,265000"
"234000,265000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67414,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67415,0
va (VaSet
)
xt "236000,264500,243600,265500"
st "sa_bias_dac_spi_o8"
blo "236000,265300"
tm "WireNameMgr"
)
)
)
*1094 (PortIoOut
uid 67416,0
shape (CompositeShape
uid 67417,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67418,0
sl 0
ro 270
xt "234000,258625,235500,259375"
)
(Line
uid 67419,0
sl 0
ro 270
xt "233500,259000,234000,259000"
pts [
"233500,259000"
"234000,259000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67420,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67421,0
va (VaSet
)
xt "236000,258500,242800,259500"
st "offset_dac_spi_o8"
blo "236000,259300"
tm "WireNameMgr"
)
)
)
*1095 (Net
uid 67652,0
name "dac_clk_o8"
type "std_logic"
orderNo 501
declText (MLText
uid 67653,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1096 (Net
uid 67654,0
name "adc_clk_o8"
type "std_logic"
orderNo 502
declText (MLText
uid 67655,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1097 (Net
uid 67656,0
name "d_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 503
declText (MLText
uid 67657,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1098 (Net
uid 67658,0
name "coadded_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 504
declText (MLText
uid 67659,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1099 (Net
uid 67660,0
name "sa_bias_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 505
declText (MLText
uid 67661,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1100 (Net
uid 67662,0
name "offset_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 506
declText (MLText
uid 67663,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1101 (Net
uid 67664,0
name "raw_ack_o8"
type "std_logic"
orderNo 507
declText (MLText
uid 67665,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1102 (Net
uid 67666,0
name "p_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 508
declText (MLText
uid 67667,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1103 (Net
uid 67668,0
name "fsfb_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 509
declText (MLText
uid 67669,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1104 (Net
uid 67670,0
name "filter_coeff_addr_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 510
declText (MLText
uid 67671,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1105 (Net
uid 67672,0
name "dac_dat_o8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 511
declText (MLText
uid 67673,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1106 (Net
uid 67674,0
name "i_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 512
declText (MLText
uid 67675,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1107 (Net
uid 67676,0
name "raw_dat_o8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 513
declText (MLText
uid 67677,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1108 (Net
uid 67678,0
name "z_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 514
declText (MLText
uid 67679,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1109 (Net
uid 67680,0
name "i_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 515
declText (MLText
uid 67681,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1110 (Net
uid 67682,0
name "filtered_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 516
declText (MLText
uid 67683,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1111 (Net
uid 67684,0
name "adc_coadd_en_i8"
type "std_logic"
orderNo 517
declText (MLText
uid 67685,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1112 (Net
uid 67686,0
name "clk_50_i8"
type "std_logic"
orderNo 518
declText (MLText
uid 67687,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1113 (Net
uid 67688,0
name "adc_rdy_i8"
type "std_logic"
orderNo 519
declText (MLText
uid 67689,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1114 (Net
uid 67690,0
name "adc_ovr_i8"
type "std_logic"
orderNo 520
declText (MLText
uid 67691,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1115 (Net
uid 67692,0
name "adc_dat_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 521
declText (MLText
uid 67693,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1116 (Net
uid 67694,0
name "clk_200_i8"
type "std_logic"
orderNo 522
declText (MLText
uid 67695,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1117 (Net
uid 67696,0
name "const_val_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 523
declText (MLText
uid 67697,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1118 (Net
uid 67698,0
name "coadded_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 524
declText (MLText
uid 67699,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1119 (Net
uid 67700,0
name "dac_dat_en_i8"
type "std_logic"
orderNo 525
declText (MLText
uid 67701,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1120 (Net
uid 67702,0
name "filtered_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 526
declText (MLText
uid 67703,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1121 (Net
uid 67704,0
name "d_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 527
declText (MLText
uid 67705,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1122 (Net
uid 67706,0
name "filter_coeff_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 528
declText (MLText
uid 67707,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1123 (Net
uid 67708,0
name "servo_mode_i8"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 529
declText (MLText
uid 67709,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1124 (Net
uid 67710,0
name "fsfb_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 530
declText (MLText
uid 67711,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1125 (Net
uid 67712,0
name "p_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 531
declText (MLText
uid 67713,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1126 (Net
uid 67714,0
name "ramp_amp_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 532
declText (MLText
uid 67715,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1127 (Net
uid 67716,0
name "raw_req_i8"
type "std_logic"
orderNo 533
declText (MLText
uid 67717,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1128 (Net
uid 67718,0
name "raw_addr_i8"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 534
declText (MLText
uid 67719,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1129 (Net
uid 67720,0
name "rst_i8"
type "std_logic"
orderNo 535
declText (MLText
uid 67721,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1130 (Net
uid 67722,0
name "row_switch_i8"
type "std_logic"
orderNo 536
declText (MLText
uid 67723,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1131 (Net
uid 67724,0
name "restart_frame_i8"
type "std_logic"
orderNo 537
declText (MLText
uid 67725,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1132 (Net
uid 67726,0
name "offset_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 538
declText (MLText
uid 67727,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1133 (Net
uid 67728,0
name "sa_bias_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 539
declText (MLText
uid 67729,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1134 (Net
uid 67730,0
name "z_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 540
declText (MLText
uid 67731,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1135 (Net
uid 67732,0
name "ramp_step_size_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 541
declText (MLText
uid 67733,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1136 (Net
uid 68628,0
name "clk_50_i"
type "std_logic"
orderNo 503
declText (MLText
uid 68629,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1137 (CommentText
uid 69518,0
shape (Rectangle
uid 69519,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "115000,31500,125000,33500"
)
oxt "0,0,15000,5000"
text (MLText
uid 69520,0
va (VaSet
fg "0,0,32768"
)
xt "115200,31700,124300,32700"
st "
Bryce is working on this
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 10000
)
)
*1138 (Wire
uid 39723,0
shape (OrthoPolyLine
uid 39724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,93000,142500,93000"
pts [
"120750,93000"
"142500,93000"
]
)
start &211
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39728,0
va (VaSet
)
xt "132000,92000,142500,93000"
st "coadded_addr_ch1_o : (5:0)"
blo "132000,92800"
tm "WireNameMgr"
)
)
on &9
)
*1139 (Wire
uid 39731,0
shape (OrthoPolyLine
uid 39732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,94500,142500,94500"
pts [
"120750,94500"
"142500,94500"
]
)
start &212
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39736,0
va (VaSet
)
xt "132000,93500,142500,94500"
st "coadded_addr_ch2_o : (5:0)"
blo "132000,94300"
tm "WireNameMgr"
)
)
on &10
)
*1140 (Wire
uid 39739,0
shape (OrthoPolyLine
uid 39740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,96500,142500,96500"
pts [
"120750,96500"
"142500,96500"
]
)
start &213
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39744,0
va (VaSet
)
xt "132000,95500,142500,96500"
st "coadded_addr_ch3_o : (5:0)"
blo "132000,96300"
tm "WireNameMgr"
)
)
on &11
)
*1141 (Wire
uid 39747,0
shape (OrthoPolyLine
uid 39748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,98000,142500,98000"
pts [
"120750,98000"
"142500,98000"
]
)
start &214
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39752,0
va (VaSet
)
xt "132000,97000,142500,98000"
st "coadded_addr_ch4_o : (5:0)"
blo "132000,97800"
tm "WireNameMgr"
)
)
on &12
)
*1142 (Wire
uid 39755,0
shape (OrthoPolyLine
uid 39756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,100000,142500,100000"
pts [
"120750,100000"
"142500,100000"
]
)
start &215
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39760,0
va (VaSet
)
xt "132000,99000,142500,100000"
st "coadded_addr_ch5_o : (5:0)"
blo "132000,99800"
tm "WireNameMgr"
)
)
on &13
)
*1143 (Wire
uid 39763,0
shape (OrthoPolyLine
uid 39764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,101500,142500,101500"
pts [
"120750,101500"
"142500,101500"
]
)
start &216
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39768,0
va (VaSet
)
xt "132000,100500,142500,101500"
st "coadded_addr_ch6_o : (5:0)"
blo "132000,101300"
tm "WireNameMgr"
)
)
on &14
)
*1144 (Wire
uid 39771,0
shape (OrthoPolyLine
uid 39772,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,103000,142500,103000"
pts [
"120750,103000"
"142500,103000"
]
)
start &217
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39776,0
va (VaSet
)
xt "132000,102000,142500,103000"
st "coadded_addr_ch7_o : (5:0)"
blo "132000,102800"
tm "WireNameMgr"
)
)
on &15
)
*1145 (Wire
uid 39779,0
shape (OrthoPolyLine
uid 39780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,105000,142500,105000"
pts [
"120750,105000"
"142500,105000"
]
)
start &218
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39784,0
va (VaSet
)
xt "132000,104000,142500,105000"
st "coadded_addr_ch8_o : (5:0)"
blo "132000,104800"
tm "WireNameMgr"
)
)
on &16
)
*1146 (Wire
uid 39787,0
shape (OrthoPolyLine
uid 39788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,106500,142500,106500"
pts [
"120750,106500"
"142500,106500"
]
)
start &227
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39792,0
va (VaSet
)
xt "132000,105500,142000,106500"
st "filtered_addr_ch1_o : (5:0)"
blo "132000,106300"
tm "WireNameMgr"
)
)
on &17
)
*1147 (Wire
uid 39795,0
shape (OrthoPolyLine
uid 39796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,108500,142500,108500"
pts [
"120750,108500"
"142500,108500"
]
)
start &228
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39800,0
va (VaSet
)
xt "132000,107500,142000,108500"
st "filtered_addr_ch2_o : (5:0)"
blo "132000,108300"
tm "WireNameMgr"
)
)
on &18
)
*1148 (Wire
uid 39803,0
shape (OrthoPolyLine
uid 39804,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,110000,142500,110000"
pts [
"120750,110000"
"142500,110000"
]
)
start &229
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39808,0
va (VaSet
)
xt "132000,109000,142000,110000"
st "filtered_addr_ch3_o : (5:0)"
blo "132000,109800"
tm "WireNameMgr"
)
)
on &19
)
*1149 (Wire
uid 39811,0
shape (OrthoPolyLine
uid 39812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,112000,142500,112000"
pts [
"120750,112000"
"142500,112000"
]
)
start &230
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39816,0
va (VaSet
)
xt "132000,111000,142000,112000"
st "filtered_addr_ch4_o : (5:0)"
blo "132000,111800"
tm "WireNameMgr"
)
)
on &20
)
*1150 (Wire
uid 39819,0
shape (OrthoPolyLine
uid 39820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,113500,142500,113500"
pts [
"120750,113500"
"142500,113500"
]
)
start &231
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39824,0
va (VaSet
)
xt "132000,112500,142000,113500"
st "filtered_addr_ch5_o : (5:0)"
blo "132000,113300"
tm "WireNameMgr"
)
)
on &21
)
*1151 (Wire
uid 39827,0
shape (OrthoPolyLine
uid 39828,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,115500,142500,115500"
pts [
"120750,115500"
"142500,115500"
]
)
start &232
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39832,0
va (VaSet
)
xt "132000,114500,142000,115500"
st "filtered_addr_ch6_o : (5:0)"
blo "132000,115300"
tm "WireNameMgr"
)
)
on &22
)
*1152 (Wire
uid 39835,0
shape (OrthoPolyLine
uid 39836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,117000,142500,117000"
pts [
"120750,117000"
"142500,117000"
]
)
start &233
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39840,0
va (VaSet
)
xt "132000,116000,142000,117000"
st "filtered_addr_ch7_o : (5:0)"
blo "132000,116800"
tm "WireNameMgr"
)
)
on &23
)
*1153 (Wire
uid 39843,0
shape (OrthoPolyLine
uid 39844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,118500,142500,118500"
pts [
"120750,118500"
"142500,118500"
]
)
start &234
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39848,0
va (VaSet
)
xt "132000,117500,142000,118500"
st "filtered_addr_ch8_o : (5:0)"
blo "132000,118300"
tm "WireNameMgr"
)
)
on &24
)
*1154 (Wire
uid 39851,0
shape (OrthoPolyLine
uid 39852,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,120500,142500,120500"
pts [
"120750,120500"
"142500,120500"
]
)
start &243
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39856,0
va (VaSet
)
xt "121500,119500,130400,120500"
st "fsfb_addr_ch1_o : (5:0)"
blo "121500,120300"
tm "WireNameMgr"
)
)
on &25
)
*1155 (Wire
uid 39859,0
shape (OrthoPolyLine
uid 39860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,122000,142500,122000"
pts [
"120750,122000"
"142500,122000"
]
)
start &244
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39864,0
va (VaSet
)
xt "121500,121000,130400,122000"
st "fsfb_addr_ch2_o : (5:0)"
blo "121500,121800"
tm "WireNameMgr"
)
)
on &26
)
*1156 (Wire
uid 39867,0
shape (OrthoPolyLine
uid 39868,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,124000,142500,124000"
pts [
"120750,124000"
"142500,124000"
]
)
start &245
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39872,0
va (VaSet
)
xt "121500,123000,130400,124000"
st "fsfb_addr_ch3_o : (5:0)"
blo "121500,123800"
tm "WireNameMgr"
)
)
on &27
)
*1157 (Wire
uid 39875,0
shape (OrthoPolyLine
uid 39876,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,125500,142500,125500"
pts [
"120750,125500"
"142500,125500"
]
)
start &246
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39880,0
va (VaSet
)
xt "121500,124500,130400,125500"
st "fsfb_addr_ch4_o : (5:0)"
blo "121500,125300"
tm "WireNameMgr"
)
)
on &28
)
*1158 (Wire
uid 39883,0
shape (OrthoPolyLine
uid 39884,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,127500,142500,127500"
pts [
"120750,127500"
"142500,127500"
]
)
start &247
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39888,0
va (VaSet
)
xt "121500,126500,130400,127500"
st "fsfb_addr_ch5_o : (5:0)"
blo "121500,127300"
tm "WireNameMgr"
)
)
on &29
)
*1159 (Wire
uid 39891,0
shape (OrthoPolyLine
uid 39892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,129000,142500,129000"
pts [
"120750,129000"
"142500,129000"
]
)
start &248
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39896,0
va (VaSet
)
xt "121500,128000,130400,129000"
st "fsfb_addr_ch6_o : (5:0)"
blo "121500,128800"
tm "WireNameMgr"
)
)
on &30
)
*1160 (Wire
uid 39899,0
shape (OrthoPolyLine
uid 39900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,131000,142500,131000"
pts [
"120750,131000"
"142500,131000"
]
)
start &249
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39904,0
va (VaSet
)
xt "121500,130000,130400,131000"
st "fsfb_addr_ch7_o : (5:0)"
blo "121500,130800"
tm "WireNameMgr"
)
)
on &31
)
*1161 (Wire
uid 39907,0
shape (OrthoPolyLine
uid 39908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,132500,142500,132500"
pts [
"120750,132500"
"142500,132500"
]
)
start &250
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39912,0
va (VaSet
)
xt "121500,131500,130400,132500"
st "fsfb_addr_ch8_o : (5:0)"
blo "121500,132300"
tm "WireNameMgr"
)
)
on &32
)
*1162 (Wire
uid 39915,0
shape (OrthoPolyLine
uid 39916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,134500,142500,134500"
pts [
"120750,134500"
"142500,134500"
]
)
start &267
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39920,0
va (VaSet
)
xt "121500,133500,130800,134500"
st "raw_addr_ch1_o : (12:0)"
blo "121500,134300"
tm "WireNameMgr"
)
)
on &33
)
*1163 (Wire
uid 39923,0
shape (OrthoPolyLine
uid 39924,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,136000,142500,136000"
pts [
"120750,136000"
"142500,136000"
]
)
start &268
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39928,0
va (VaSet
)
xt "121500,135000,130800,136000"
st "raw_addr_ch2_o : (12:0)"
blo "121500,135800"
tm "WireNameMgr"
)
)
on &34
)
*1164 (Wire
uid 39931,0
shape (OrthoPolyLine
uid 39932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,137500,142500,137500"
pts [
"120750,137500"
"142500,137500"
]
)
start &269
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39936,0
va (VaSet
)
xt "121500,136500,130800,137500"
st "raw_addr_ch3_o : (12:0)"
blo "121500,137300"
tm "WireNameMgr"
)
)
on &35
)
*1165 (Wire
uid 39939,0
shape (OrthoPolyLine
uid 39940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,139500,142500,139500"
pts [
"120750,139500"
"142500,139500"
]
)
start &270
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39944,0
va (VaSet
)
xt "121500,138500,130800,139500"
st "raw_addr_ch4_o : (12:0)"
blo "121500,139300"
tm "WireNameMgr"
)
)
on &36
)
*1166 (Wire
uid 39947,0
shape (OrthoPolyLine
uid 39948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,141000,142500,141000"
pts [
"120750,141000"
"142500,141000"
]
)
start &271
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39952,0
va (VaSet
)
xt "121500,140000,130800,141000"
st "raw_addr_ch5_o : (12:0)"
blo "121500,140800"
tm "WireNameMgr"
)
)
on &37
)
*1167 (Wire
uid 39955,0
shape (OrthoPolyLine
uid 39956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,143000,142500,143000"
pts [
"120750,143000"
"142500,143000"
]
)
start &272
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39960,0
va (VaSet
)
xt "121500,142000,130800,143000"
st "raw_addr_ch6_o : (12:0)"
blo "121500,142800"
tm "WireNameMgr"
)
)
on &38
)
*1168 (Wire
uid 39963,0
shape (OrthoPolyLine
uid 39964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,144500,142500,144500"
pts [
"120750,144500"
"142500,144500"
]
)
start &273
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39968,0
va (VaSet
)
xt "121500,143500,130800,144500"
st "raw_addr_ch7_o : (12:0)"
blo "121500,144300"
tm "WireNameMgr"
)
)
on &39
)
*1169 (Wire
uid 39971,0
shape (OrthoPolyLine
uid 39972,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,146500,142500,146500"
pts [
"120750,146500"
"142500,146500"
]
)
start &274
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39976,0
va (VaSet
)
xt "121500,145500,130800,146500"
st "raw_addr_ch8_o : (12:0)"
blo "121500,146300"
tm "WireNameMgr"
)
)
on &40
)
*1170 (Wire
uid 39979,0
shape (OrthoPolyLine
uid 39980,0
va (VaSet
vasetType 3
)
xt "120750,148000,142500,148000"
pts [
"120750,148000"
"142500,148000"
]
)
start &283
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39984,0
va (VaSet
)
xt "121500,147000,127500,148000"
st "raw_req_ch1_o"
blo "121500,147800"
tm "WireNameMgr"
)
)
on &41
)
*1171 (Wire
uid 39987,0
shape (OrthoPolyLine
uid 39988,0
va (VaSet
vasetType 3
)
xt "120750,150000,142500,150000"
pts [
"120750,150000"
"142500,150000"
]
)
start &284
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39992,0
va (VaSet
)
xt "121500,149000,127500,150000"
st "raw_req_ch2_o"
blo "121500,149800"
tm "WireNameMgr"
)
)
on &42
)
*1172 (Wire
uid 39995,0
shape (OrthoPolyLine
uid 39996,0
va (VaSet
vasetType 3
)
xt "120750,151500,142500,151500"
pts [
"120750,151500"
"142500,151500"
]
)
start &285
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40000,0
va (VaSet
)
xt "121500,150500,127500,151500"
st "raw_req_ch3_o"
blo "121500,151300"
tm "WireNameMgr"
)
)
on &43
)
*1173 (Wire
uid 40003,0
shape (OrthoPolyLine
uid 40004,0
va (VaSet
vasetType 3
)
xt "120750,153000,142500,153000"
pts [
"120750,153000"
"142500,153000"
]
)
start &286
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40008,0
va (VaSet
)
xt "121500,152000,127500,153000"
st "raw_req_ch4_o"
blo "121500,152800"
tm "WireNameMgr"
)
)
on &44
)
*1174 (Wire
uid 40011,0
shape (OrthoPolyLine
uid 40012,0
va (VaSet
vasetType 3
)
xt "120750,155000,142500,155000"
pts [
"120750,155000"
"142500,155000"
]
)
start &287
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40016,0
va (VaSet
)
xt "121500,154000,127500,155000"
st "raw_req_ch5_o"
blo "121500,154800"
tm "WireNameMgr"
)
)
on &45
)
*1175 (Wire
uid 40019,0
shape (OrthoPolyLine
uid 40020,0
va (VaSet
vasetType 3
)
xt "120750,156500,142500,156500"
pts [
"120750,156500"
"142500,156500"
]
)
start &288
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40024,0
va (VaSet
)
xt "121500,155500,127500,156500"
st "raw_req_ch6_o"
blo "121500,156300"
tm "WireNameMgr"
)
)
on &46
)
*1176 (Wire
uid 40027,0
shape (OrthoPolyLine
uid 40028,0
va (VaSet
vasetType 3
)
xt "120750,158500,142500,158500"
pts [
"120750,158500"
"142500,158500"
]
)
start &289
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40032,0
va (VaSet
)
xt "121500,157500,127500,158500"
st "raw_req_ch7_o"
blo "121500,158300"
tm "WireNameMgr"
)
)
on &47
)
*1177 (Wire
uid 40035,0
shape (OrthoPolyLine
uid 40036,0
va (VaSet
vasetType 3
)
xt "120750,160000,142500,160000"
pts [
"120750,160000"
"142500,160000"
]
)
start &290
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40040,0
va (VaSet
)
xt "121500,159000,127500,160000"
st "raw_req_ch8_o"
blo "121500,159800"
tm "WireNameMgr"
)
)
on &48
)
*1178 (Wire
uid 40043,0
shape (OrthoPolyLine
uid 40044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,93000,95250,93000"
pts [
"84500,93000"
"95250,93000"
]
)
end &219
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40048,0
va (VaSet
)
xt "85000,92000,95200,93000"
st "coadded_dat_ch1_i : (31:0)"
blo "85000,92800"
tm "WireNameMgr"
)
)
on &49
)
*1179 (Wire
uid 40051,0
shape (OrthoPolyLine
uid 40052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,94500,95250,94500"
pts [
"84500,94500"
"95250,94500"
]
)
end &220
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40056,0
va (VaSet
)
xt "85000,93500,95200,94500"
st "coadded_dat_ch2_i : (31:0)"
blo "85000,94300"
tm "WireNameMgr"
)
)
on &50
)
*1180 (Wire
uid 40059,0
shape (OrthoPolyLine
uid 40060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,96500,95250,96500"
pts [
"84500,96500"
"95250,96500"
]
)
end &221
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40064,0
va (VaSet
)
xt "85000,95500,95200,96500"
st "coadded_dat_ch3_i : (31:0)"
blo "85000,96300"
tm "WireNameMgr"
)
)
on &51
)
*1181 (Wire
uid 40067,0
shape (OrthoPolyLine
uid 40068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,98000,95250,98000"
pts [
"84500,98000"
"95250,98000"
]
)
end &222
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40072,0
va (VaSet
)
xt "85000,97000,95200,98000"
st "coadded_dat_ch4_i : (31:0)"
blo "85000,97800"
tm "WireNameMgr"
)
)
on &52
)
*1182 (Wire
uid 40075,0
shape (OrthoPolyLine
uid 40076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,100000,95250,100000"
pts [
"84500,100000"
"95250,100000"
]
)
end &223
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40080,0
va (VaSet
)
xt "85000,99000,95200,100000"
st "coadded_dat_ch5_i : (31:0)"
blo "85000,99800"
tm "WireNameMgr"
)
)
on &53
)
*1183 (Wire
uid 40083,0
shape (OrthoPolyLine
uid 40084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,101500,95250,101500"
pts [
"84500,101500"
"95250,101500"
]
)
end &224
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40088,0
va (VaSet
)
xt "85000,100500,95200,101500"
st "coadded_dat_ch6_i : (31:0)"
blo "85000,101300"
tm "WireNameMgr"
)
)
on &54
)
*1184 (Wire
uid 40091,0
shape (OrthoPolyLine
uid 40092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,103000,95250,103000"
pts [
"84500,103000"
"95250,103000"
]
)
end &225
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40096,0
va (VaSet
)
xt "85000,102000,95200,103000"
st "coadded_dat_ch7_i : (31:0)"
blo "85000,102800"
tm "WireNameMgr"
)
)
on &55
)
*1185 (Wire
uid 40099,0
shape (OrthoPolyLine
uid 40100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,105000,95250,105000"
pts [
"84500,105000"
"95250,105000"
]
)
end &226
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40104,0
va (VaSet
)
xt "85000,104000,95200,105000"
st "coadded_dat_ch8_i : (31:0)"
blo "85000,104800"
tm "WireNameMgr"
)
)
on &56
)
*1186 (Wire
uid 40107,0
shape (OrthoPolyLine
uid 40108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,106500,95250,106500"
pts [
"84500,106500"
"95250,106500"
]
)
end &235
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40112,0
va (VaSet
)
xt "85000,105500,94700,106500"
st "filtered_dat_ch1_i : (31:0)"
blo "85000,106300"
tm "WireNameMgr"
)
)
on &57
)
*1187 (Wire
uid 40115,0
shape (OrthoPolyLine
uid 40116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,108500,95250,108500"
pts [
"84500,108500"
"95250,108500"
]
)
end &236
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40120,0
va (VaSet
)
xt "85000,107500,94700,108500"
st "filtered_dat_ch2_i : (31:0)"
blo "85000,108300"
tm "WireNameMgr"
)
)
on &58
)
*1188 (Wire
uid 40123,0
shape (OrthoPolyLine
uid 40124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,110000,95250,110000"
pts [
"84500,110000"
"95250,110000"
]
)
end &237
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40128,0
va (VaSet
)
xt "85000,109000,94700,110000"
st "filtered_dat_ch3_i : (31:0)"
blo "85000,109800"
tm "WireNameMgr"
)
)
on &59
)
*1189 (Wire
uid 40131,0
shape (OrthoPolyLine
uid 40132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,112000,95250,112000"
pts [
"84500,112000"
"95250,112000"
]
)
end &238
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40136,0
va (VaSet
)
xt "85000,111000,94700,112000"
st "filtered_dat_ch4_i : (31:0)"
blo "85000,111800"
tm "WireNameMgr"
)
)
on &60
)
*1190 (Wire
uid 40139,0
shape (OrthoPolyLine
uid 40140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,113500,95250,113500"
pts [
"84500,113500"
"95250,113500"
]
)
end &239
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40144,0
va (VaSet
)
xt "85000,112500,94700,113500"
st "filtered_dat_ch5_i : (31:0)"
blo "85000,113300"
tm "WireNameMgr"
)
)
on &61
)
*1191 (Wire
uid 40147,0
shape (OrthoPolyLine
uid 40148,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,115500,95250,115500"
pts [
"84500,115500"
"95250,115500"
]
)
end &240
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40152,0
va (VaSet
)
xt "85000,114500,94700,115500"
st "filtered_dat_ch6_i : (31:0)"
blo "85000,115300"
tm "WireNameMgr"
)
)
on &62
)
*1192 (Wire
uid 40155,0
shape (OrthoPolyLine
uid 40156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,117000,95250,117000"
pts [
"84500,117000"
"95250,117000"
]
)
end &241
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40160,0
va (VaSet
)
xt "85000,116000,94700,117000"
st "filtered_dat_ch7_i : (31:0)"
blo "85000,116800"
tm "WireNameMgr"
)
)
on &63
)
*1193 (Wire
uid 40163,0
shape (OrthoPolyLine
uid 40164,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,118500,95250,118500"
pts [
"84500,118500"
"95250,118500"
]
)
end &242
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40168,0
va (VaSet
)
xt "85000,117500,94700,118500"
st "filtered_dat_ch8_i : (31:0)"
blo "85000,118300"
tm "WireNameMgr"
)
)
on &64
)
*1194 (Wire
uid 40171,0
shape (OrthoPolyLine
uid 40172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,120500,95250,120500"
pts [
"84500,120500"
"95250,120500"
]
)
end &251
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40176,0
va (VaSet
)
xt "85000,119500,93600,120500"
st "fsfb_dat_ch1_i : (31:0)"
blo "85000,120300"
tm "WireNameMgr"
)
)
on &65
)
*1195 (Wire
uid 40179,0
shape (OrthoPolyLine
uid 40180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,122000,95250,122000"
pts [
"84500,122000"
"95250,122000"
]
)
end &252
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40184,0
va (VaSet
)
xt "85000,121000,93600,122000"
st "fsfb_dat_ch2_i : (31:0)"
blo "85000,121800"
tm "WireNameMgr"
)
)
on &66
)
*1196 (Wire
uid 40187,0
shape (OrthoPolyLine
uid 40188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,124000,95250,124000"
pts [
"84500,124000"
"95250,124000"
]
)
end &253
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40192,0
va (VaSet
)
xt "85000,123000,93600,124000"
st "fsfb_dat_ch3_i : (31:0)"
blo "85000,123800"
tm "WireNameMgr"
)
)
on &67
)
*1197 (Wire
uid 40195,0
shape (OrthoPolyLine
uid 40196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,125500,95250,125500"
pts [
"84500,125500"
"95250,125500"
]
)
end &254
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40200,0
va (VaSet
)
xt "85000,124500,93600,125500"
st "fsfb_dat_ch4_i : (31:0)"
blo "85000,125300"
tm "WireNameMgr"
)
)
on &68
)
*1198 (Wire
uid 40203,0
shape (OrthoPolyLine
uid 40204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,127500,95250,127500"
pts [
"84500,127500"
"95250,127500"
]
)
end &255
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40208,0
va (VaSet
)
xt "85000,126500,93600,127500"
st "fsfb_dat_ch5_i : (31:0)"
blo "85000,127300"
tm "WireNameMgr"
)
)
on &69
)
*1199 (Wire
uid 40211,0
shape (OrthoPolyLine
uid 40212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,129000,95250,129000"
pts [
"84500,129000"
"95250,129000"
]
)
end &256
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40216,0
va (VaSet
)
xt "85000,128000,93600,129000"
st "fsfb_dat_ch6_i : (31:0)"
blo "85000,128800"
tm "WireNameMgr"
)
)
on &70
)
*1200 (Wire
uid 40219,0
shape (OrthoPolyLine
uid 40220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,131000,95250,131000"
pts [
"84500,131000"
"95250,131000"
]
)
end &257
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40224,0
va (VaSet
)
xt "85000,130000,93600,131000"
st "fsfb_dat_ch7_i : (31:0)"
blo "85000,130800"
tm "WireNameMgr"
)
)
on &71
)
*1201 (Wire
uid 40227,0
shape (OrthoPolyLine
uid 40228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,132500,95250,132500"
pts [
"84500,132500"
"95250,132500"
]
)
end &258
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40232,0
va (VaSet
)
xt "85000,131500,93600,132500"
st "fsfb_dat_ch8_i : (31:0)"
blo "85000,132300"
tm "WireNameMgr"
)
)
on &72
)
*1202 (Wire
uid 40235,0
shape (OrthoPolyLine
uid 40236,0
va (VaSet
vasetType 3
)
xt "84500,134500,95250,134500"
pts [
"84500,134500"
"95250,134500"
]
)
end &259
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40240,0
va (VaSet
)
xt "85000,133500,90700,134500"
st "raw_ack_ch1_i"
blo "85000,134300"
tm "WireNameMgr"
)
)
on &73
)
*1203 (Wire
uid 40243,0
shape (OrthoPolyLine
uid 40244,0
va (VaSet
vasetType 3
)
xt "84500,136000,95250,136000"
pts [
"84500,136000"
"95250,136000"
]
)
end &260
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40248,0
va (VaSet
)
xt "85000,135000,90700,136000"
st "raw_ack_ch2_i"
blo "85000,135800"
tm "WireNameMgr"
)
)
on &74
)
*1204 (Wire
uid 40251,0
shape (OrthoPolyLine
uid 40252,0
va (VaSet
vasetType 3
)
xt "84500,137500,95250,137500"
pts [
"84500,137500"
"95250,137500"
]
)
end &261
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40256,0
va (VaSet
)
xt "85000,136500,90700,137500"
st "raw_ack_ch3_i"
blo "85000,137300"
tm "WireNameMgr"
)
)
on &75
)
*1205 (Wire
uid 40259,0
shape (OrthoPolyLine
uid 40260,0
va (VaSet
vasetType 3
)
xt "84500,139500,95250,139500"
pts [
"84500,139500"
"95250,139500"
]
)
end &262
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40264,0
va (VaSet
)
xt "85000,138500,90700,139500"
st "raw_ack_ch4_i"
blo "85000,139300"
tm "WireNameMgr"
)
)
on &76
)
*1206 (Wire
uid 40267,0
shape (OrthoPolyLine
uid 40268,0
va (VaSet
vasetType 3
)
xt "84500,141000,95250,141000"
pts [
"84500,141000"
"95250,141000"
]
)
end &263
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40272,0
va (VaSet
)
xt "85000,140000,90700,141000"
st "raw_ack_ch5_i"
blo "85000,140800"
tm "WireNameMgr"
)
)
on &77
)
*1207 (Wire
uid 40275,0
shape (OrthoPolyLine
uid 40276,0
va (VaSet
vasetType 3
)
xt "84500,143000,95250,143000"
pts [
"84500,143000"
"95250,143000"
]
)
end &264
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40280,0
va (VaSet
)
xt "85000,142000,90700,143000"
st "raw_ack_ch6_i"
blo "85000,142800"
tm "WireNameMgr"
)
)
on &78
)
*1208 (Wire
uid 40283,0
shape (OrthoPolyLine
uid 40284,0
va (VaSet
vasetType 3
)
xt "84500,144500,95250,144500"
pts [
"84500,144500"
"95250,144500"
]
)
end &265
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40288,0
va (VaSet
)
xt "85000,143500,90700,144500"
st "raw_ack_ch7_i"
blo "85000,144300"
tm "WireNameMgr"
)
)
on &79
)
*1209 (Wire
uid 40291,0
shape (OrthoPolyLine
uid 40292,0
va (VaSet
vasetType 3
)
xt "84500,146500,95250,146500"
pts [
"84500,146500"
"95250,146500"
]
)
end &266
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40296,0
va (VaSet
)
xt "85000,145500,90700,146500"
st "raw_ack_ch8_i"
blo "85000,146300"
tm "WireNameMgr"
)
)
on &80
)
*1210 (Wire
uid 40299,0
shape (OrthoPolyLine
uid 40300,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,148000,95250,148000"
pts [
"84500,148000"
"95250,148000"
]
)
end &275
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40304,0
va (VaSet
)
xt "85000,147000,93600,148000"
st "raw_dat_ch1_i : (13:0)"
blo "85000,147800"
tm "WireNameMgr"
)
)
on &81
)
*1211 (Wire
uid 40307,0
shape (OrthoPolyLine
uid 40308,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,150000,95250,150000"
pts [
"84500,150000"
"95250,150000"
]
)
end &276
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40312,0
va (VaSet
)
xt "85000,149000,93600,150000"
st "raw_dat_ch2_i : (13:0)"
blo "85000,149800"
tm "WireNameMgr"
)
)
on &82
)
*1212 (Wire
uid 40315,0
shape (OrthoPolyLine
uid 40316,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,151500,95250,151500"
pts [
"84500,151500"
"95250,151500"
]
)
end &277
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40320,0
va (VaSet
)
xt "85000,150500,93600,151500"
st "raw_dat_ch3_i : (13:0)"
blo "85000,151300"
tm "WireNameMgr"
)
)
on &83
)
*1213 (Wire
uid 40323,0
shape (OrthoPolyLine
uid 40324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,153000,95250,153000"
pts [
"84500,153000"
"95250,153000"
]
)
end &278
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40328,0
va (VaSet
)
xt "85000,152000,93600,153000"
st "raw_dat_ch4_i : (13:0)"
blo "85000,152800"
tm "WireNameMgr"
)
)
on &84
)
*1214 (Wire
uid 40331,0
shape (OrthoPolyLine
uid 40332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,155000,95250,155000"
pts [
"84500,155000"
"95250,155000"
]
)
end &279
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40336,0
va (VaSet
)
xt "85000,154000,93600,155000"
st "raw_dat_ch5_i : (13:0)"
blo "85000,154800"
tm "WireNameMgr"
)
)
on &85
)
*1215 (Wire
uid 40339,0
shape (OrthoPolyLine
uid 40340,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,156500,95250,156500"
pts [
"84500,156500"
"95250,156500"
]
)
end &280
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40344,0
va (VaSet
)
xt "85000,155500,93600,156500"
st "raw_dat_ch6_i : (13:0)"
blo "85000,156300"
tm "WireNameMgr"
)
)
on &86
)
*1216 (Wire
uid 40347,0
shape (OrthoPolyLine
uid 40348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,158500,95250,158500"
pts [
"84500,158500"
"95250,158500"
]
)
end &281
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40352,0
va (VaSet
)
xt "85000,157500,93600,158500"
st "raw_dat_ch7_i : (13:0)"
blo "85000,158300"
tm "WireNameMgr"
)
)
on &87
)
*1217 (Wire
uid 40355,0
shape (OrthoPolyLine
uid 40356,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,160000,95250,160000"
pts [
"84500,160000"
"95250,160000"
]
)
end &282
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40360,0
va (VaSet
)
xt "85000,159000,93600,160000"
st "raw_dat_ch8_i : (13:0)"
blo "85000,159800"
tm "WireNameMgr"
)
)
on &88
)
*1218 (Wire
uid 50022,0
shape (OrthoPolyLine
uid 50023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,188500,142500,188500"
pts [
"131750,188500"
"142500,188500"
]
)
start &303
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50027,0
va (VaSet
)
xt "132500,187500,140500,188500"
st "d_dat_ch1_o : (31:0)"
blo "132500,188300"
tm "WireNameMgr"
)
)
on &89
)
*1219 (Wire
uid 50030,0
shape (OrthoPolyLine
uid 50031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,190000,142500,190000"
pts [
"131750,190000"
"142500,190000"
]
)
start &304
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50035,0
va (VaSet
)
xt "132500,189000,140500,190000"
st "d_dat_ch2_o : (31:0)"
blo "132500,189800"
tm "WireNameMgr"
)
)
on &90
)
*1220 (Wire
uid 50038,0
shape (OrthoPolyLine
uid 50039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,191500,142500,191500"
pts [
"131750,191500"
"142500,191500"
]
)
start &305
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50043,0
va (VaSet
)
xt "132500,190500,140500,191500"
st "d_dat_ch3_o : (31:0)"
blo "132500,191300"
tm "WireNameMgr"
)
)
on &91
)
*1221 (Wire
uid 50046,0
shape (OrthoPolyLine
uid 50047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,193000,142500,193000"
pts [
"131750,193000"
"142500,193000"
]
)
start &306
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50051,0
va (VaSet
)
xt "132500,192000,140500,193000"
st "d_dat_ch4_o : (31:0)"
blo "132500,192800"
tm "WireNameMgr"
)
)
on &92
)
*1222 (Wire
uid 50054,0
shape (OrthoPolyLine
uid 50055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,194500,142500,194500"
pts [
"131750,194500"
"142500,194500"
]
)
start &307
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50059,0
va (VaSet
)
xt "132500,193500,140500,194500"
st "d_dat_ch5_o : (31:0)"
blo "132500,194300"
tm "WireNameMgr"
)
)
on &93
)
*1223 (Wire
uid 50062,0
shape (OrthoPolyLine
uid 50063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,196000,142500,196000"
pts [
"131750,196000"
"142500,196000"
]
)
start &308
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50067,0
va (VaSet
)
xt "132500,195000,140500,196000"
st "d_dat_ch6_o : (31:0)"
blo "132500,195800"
tm "WireNameMgr"
)
)
on &94
)
*1224 (Wire
uid 50070,0
shape (OrthoPolyLine
uid 50071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,197500,142500,197500"
pts [
"131750,197500"
"142500,197500"
]
)
start &309
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50075,0
va (VaSet
)
xt "132500,196500,140500,197500"
st "d_dat_ch7_o : (31:0)"
blo "132500,197300"
tm "WireNameMgr"
)
)
on &95
)
*1225 (Wire
uid 50078,0
shape (OrthoPolyLine
uid 50079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,199000,142500,199000"
pts [
"131750,199000"
"142500,199000"
]
)
start &310
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50083,0
va (VaSet
)
xt "132500,198000,140500,199000"
st "d_dat_ch8_o : (31:0)"
blo "132500,198800"
tm "WireNameMgr"
)
)
on &96
)
*1226 (Wire
uid 50086,0
shape (OrthoPolyLine
uid 50087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,200500,142500,200500"
pts [
"131750,200500"
"142500,200500"
]
)
start &319
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50091,0
va (VaSet
)
xt "132500,199500,140300,200500"
st "i_dat_ch1_o : (31:0)"
blo "132500,200300"
tm "WireNameMgr"
)
)
on &97
)
*1227 (Wire
uid 50094,0
shape (OrthoPolyLine
uid 50095,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,202500,142500,202500"
pts [
"131750,202500"
"142500,202500"
]
)
start &320
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50099,0
va (VaSet
)
xt "132500,201500,140300,202500"
st "i_dat_ch2_o : (31:0)"
blo "132500,202300"
tm "WireNameMgr"
)
)
on &98
)
*1228 (Wire
uid 50102,0
shape (OrthoPolyLine
uid 50103,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,204000,142500,204000"
pts [
"131750,204000"
"142500,204000"
]
)
start &321
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50107,0
va (VaSet
)
xt "132500,203000,140300,204000"
st "i_dat_ch3_o : (31:0)"
blo "132500,203800"
tm "WireNameMgr"
)
)
on &99
)
*1229 (Wire
uid 50110,0
shape (OrthoPolyLine
uid 50111,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,205500,142500,205500"
pts [
"131750,205500"
"142500,205500"
]
)
start &322
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50115,0
va (VaSet
)
xt "132500,204500,140300,205500"
st "i_dat_ch4_o : (31:0)"
blo "132500,205300"
tm "WireNameMgr"
)
)
on &100
)
*1230 (Wire
uid 50118,0
shape (OrthoPolyLine
uid 50119,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,207000,142500,207000"
pts [
"131750,207000"
"142500,207000"
]
)
start &323
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50123,0
va (VaSet
)
xt "132500,206000,140300,207000"
st "i_dat_ch5_o : (31:0)"
blo "132500,206800"
tm "WireNameMgr"
)
)
on &101
)
*1231 (Wire
uid 50126,0
shape (OrthoPolyLine
uid 50127,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,208500,142500,208500"
pts [
"131750,208500"
"142500,208500"
]
)
start &324
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50131,0
va (VaSet
)
xt "132500,207500,140300,208500"
st "i_dat_ch6_o : (31:0)"
blo "132500,208300"
tm "WireNameMgr"
)
)
on &102
)
*1232 (Wire
uid 50134,0
shape (OrthoPolyLine
uid 50135,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,210000,142500,210000"
pts [
"131750,210000"
"142500,210000"
]
)
start &325
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50139,0
va (VaSet
)
xt "132500,209000,140300,210000"
st "i_dat_ch7_o : (31:0)"
blo "132500,209800"
tm "WireNameMgr"
)
)
on &103
)
*1233 (Wire
uid 50142,0
shape (OrthoPolyLine
uid 50143,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,211500,142500,211500"
pts [
"131750,211500"
"142500,211500"
]
)
start &326
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50147,0
va (VaSet
)
xt "132500,210500,140300,211500"
st "i_dat_ch8_o : (31:0)"
blo "132500,211300"
tm "WireNameMgr"
)
)
on &104
)
*1234 (Wire
uid 50150,0
shape (OrthoPolyLine
uid 50151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,213000,142500,213000"
pts [
"131750,213000"
"142500,213000"
]
)
start &327
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50155,0
va (VaSet
)
xt "132500,212000,141900,213000"
st "offset_dat_ch1_o : (31:0)"
blo "132500,212800"
tm "WireNameMgr"
)
)
on &105
)
*1235 (Wire
uid 50158,0
shape (OrthoPolyLine
uid 50159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,214500,142500,214500"
pts [
"131750,214500"
"142500,214500"
]
)
start &328
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50163,0
va (VaSet
)
xt "132500,213500,141900,214500"
st "offset_dat_ch2_o : (31:0)"
blo "132500,214300"
tm "WireNameMgr"
)
)
on &106
)
*1236 (Wire
uid 50166,0
shape (OrthoPolyLine
uid 50167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,216500,142500,216500"
pts [
"131750,216500"
"142500,216500"
]
)
start &329
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50171,0
va (VaSet
)
xt "132500,215500,141900,216500"
st "offset_dat_ch3_o : (31:0)"
blo "132500,216300"
tm "WireNameMgr"
)
)
on &107
)
*1237 (Wire
uid 50174,0
shape (OrthoPolyLine
uid 50175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,218000,142500,218000"
pts [
"131750,218000"
"142500,218000"
]
)
start &330
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50179,0
va (VaSet
)
xt "132500,217000,141900,218000"
st "offset_dat_ch4_o : (31:0)"
blo "132500,217800"
tm "WireNameMgr"
)
)
on &108
)
*1238 (Wire
uid 50182,0
shape (OrthoPolyLine
uid 50183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,219500,142500,219500"
pts [
"131750,219500"
"142500,219500"
]
)
start &331
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50187,0
va (VaSet
)
xt "132500,218500,141900,219500"
st "offset_dat_ch5_o : (31:0)"
blo "132500,219300"
tm "WireNameMgr"
)
)
on &109
)
*1239 (Wire
uid 50190,0
shape (OrthoPolyLine
uid 50191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,221000,142500,221000"
pts [
"131750,221000"
"142500,221000"
]
)
start &332
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50195,0
va (VaSet
)
xt "132500,220000,141900,221000"
st "offset_dat_ch6_o : (31:0)"
blo "132500,220800"
tm "WireNameMgr"
)
)
on &110
)
*1240 (Wire
uid 50198,0
shape (OrthoPolyLine
uid 50199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,222500,142500,222500"
pts [
"131750,222500"
"142500,222500"
]
)
start &333
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50203,0
va (VaSet
)
xt "132500,221500,141900,222500"
st "offset_dat_ch7_o : (31:0)"
blo "132500,222300"
tm "WireNameMgr"
)
)
on &111
)
*1241 (Wire
uid 50206,0
shape (OrthoPolyLine
uid 50207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,224000,142500,224000"
pts [
"131750,224000"
"142500,224000"
]
)
start &334
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50211,0
va (VaSet
)
xt "132500,223000,141900,224000"
st "offset_dat_ch8_o : (31:0)"
blo "132500,223800"
tm "WireNameMgr"
)
)
on &112
)
*1242 (Wire
uid 50214,0
shape (OrthoPolyLine
uid 50215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,225500,142500,225500"
pts [
"131750,225500"
"142500,225500"
]
)
start &343
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50219,0
va (VaSet
)
xt "132500,224500,140500,225500"
st "p_dat_ch1_o : (31:0)"
blo "132500,225300"
tm "WireNameMgr"
)
)
on &113
)
*1243 (Wire
uid 50222,0
shape (OrthoPolyLine
uid 50223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,227000,142500,227000"
pts [
"131750,227000"
"142500,227000"
]
)
start &344
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50227,0
va (VaSet
)
xt "132500,226000,140500,227000"
st "p_dat_ch2_o : (31:0)"
blo "132500,226800"
tm "WireNameMgr"
)
)
on &114
)
*1244 (Wire
uid 50230,0
shape (OrthoPolyLine
uid 50231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,228500,142500,228500"
pts [
"131750,228500"
"142500,228500"
]
)
start &345
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50235,0
va (VaSet
)
xt "132500,227500,140500,228500"
st "p_dat_ch3_o : (31:0)"
blo "132500,228300"
tm "WireNameMgr"
)
)
on &115
)
*1245 (Wire
uid 50238,0
shape (OrthoPolyLine
uid 50239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,230500,142500,230500"
pts [
"131750,230500"
"142500,230500"
]
)
start &346
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50243,0
va (VaSet
)
xt "132500,229500,140500,230500"
st "p_dat_ch4_o : (31:0)"
blo "132500,230300"
tm "WireNameMgr"
)
)
on &116
)
*1246 (Wire
uid 50246,0
shape (OrthoPolyLine
uid 50247,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,232000,142500,232000"
pts [
"131750,232000"
"142500,232000"
]
)
start &347
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50251,0
va (VaSet
)
xt "132500,231000,140500,232000"
st "p_dat_ch5_o : (31:0)"
blo "132500,231800"
tm "WireNameMgr"
)
)
on &117
)
*1247 (Wire
uid 50254,0
shape (OrthoPolyLine
uid 50255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,233500,142500,233500"
pts [
"131750,233500"
"142500,233500"
]
)
start &348
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50259,0
va (VaSet
)
xt "132500,232500,140500,233500"
st "p_dat_ch6_o : (31:0)"
blo "132500,233300"
tm "WireNameMgr"
)
)
on &118
)
*1248 (Wire
uid 50262,0
shape (OrthoPolyLine
uid 50263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,235000,142500,235000"
pts [
"131750,235000"
"142500,235000"
]
)
start &349
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50267,0
va (VaSet
)
xt "132500,234000,140500,235000"
st "p_dat_ch7_o : (31:0)"
blo "132500,234800"
tm "WireNameMgr"
)
)
on &119
)
*1249 (Wire
uid 50270,0
shape (OrthoPolyLine
uid 50271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,236500,142500,236500"
pts [
"131750,236500"
"142500,236500"
]
)
start &350
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50275,0
va (VaSet
)
xt "132500,235500,140500,236500"
st "p_dat_ch8_o : (31:0)"
blo "132500,236300"
tm "WireNameMgr"
)
)
on &120
)
*1250 (Wire
uid 50278,0
shape (OrthoPolyLine
uid 50279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,238000,142500,238000"
pts [
"131750,238000"
"142500,238000"
]
)
start &351
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50283,0
va (VaSet
)
xt "132500,237000,142700,238000"
st "sa_bias_dat_ch1_o : (31:0)"
blo "132500,237800"
tm "WireNameMgr"
)
)
on &121
)
*1251 (Wire
uid 50286,0
shape (OrthoPolyLine
uid 50287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,239500,142500,239500"
pts [
"131750,239500"
"142500,239500"
]
)
start &352
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50291,0
va (VaSet
)
xt "132500,238500,142700,239500"
st "sa_bias_dat_ch2_o : (31:0)"
blo "132500,239300"
tm "WireNameMgr"
)
)
on &122
)
*1252 (Wire
uid 50294,0
shape (OrthoPolyLine
uid 50295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,241000,142500,241000"
pts [
"131750,241000"
"142500,241000"
]
)
start &353
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50299,0
va (VaSet
)
xt "132500,240000,142700,241000"
st "sa_bias_dat_ch3_o : (31:0)"
blo "132500,240800"
tm "WireNameMgr"
)
)
on &123
)
*1253 (Wire
uid 50302,0
shape (OrthoPolyLine
uid 50303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,242500,142500,242500"
pts [
"131750,242500"
"142500,242500"
]
)
start &354
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50307,0
va (VaSet
)
xt "132500,241500,142700,242500"
st "sa_bias_dat_ch4_o : (31:0)"
blo "132500,242300"
tm "WireNameMgr"
)
)
on &124
)
*1254 (Wire
uid 50310,0
shape (OrthoPolyLine
uid 50311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,244500,142500,244500"
pts [
"131750,244500"
"142500,244500"
]
)
start &355
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50315,0
va (VaSet
)
xt "132500,243500,142700,244500"
st "sa_bias_dat_ch5_o : (31:0)"
blo "132500,244300"
tm "WireNameMgr"
)
)
on &125
)
*1255 (Wire
uid 50318,0
shape (OrthoPolyLine
uid 50319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,246000,142500,246000"
pts [
"131750,246000"
"142500,246000"
]
)
start &356
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50323,0
va (VaSet
)
xt "132500,245000,142700,246000"
st "sa_bias_dat_ch6_o : (31:0)"
blo "132500,245800"
tm "WireNameMgr"
)
)
on &126
)
*1256 (Wire
uid 50326,0
shape (OrthoPolyLine
uid 50327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,247500,142500,247500"
pts [
"131750,247500"
"142500,247500"
]
)
start &357
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50331,0
va (VaSet
)
xt "132500,246500,142700,247500"
st "sa_bias_dat_ch7_o : (31:0)"
blo "132500,247300"
tm "WireNameMgr"
)
)
on &127
)
*1257 (Wire
uid 50334,0
shape (OrthoPolyLine
uid 50335,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,249000,142500,249000"
pts [
"131750,249000"
"142500,249000"
]
)
start &358
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50339,0
va (VaSet
)
xt "132500,248000,142700,249000"
st "sa_bias_dat_ch8_o : (31:0)"
blo "132500,248800"
tm "WireNameMgr"
)
)
on &128
)
*1258 (Wire
uid 50342,0
shape (OrthoPolyLine
uid 50343,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,250500,142500,250500"
pts [
"131750,250500"
"142500,250500"
]
)
start &367
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50347,0
va (VaSet
)
xt "132500,249500,140500,250500"
st "z_dat_ch1_o : (31:0)"
blo "132500,250300"
tm "WireNameMgr"
)
)
on &129
)
*1259 (Wire
uid 50350,0
shape (OrthoPolyLine
uid 50351,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,252000,142500,252000"
pts [
"131750,252000"
"142500,252000"
]
)
start &368
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50355,0
va (VaSet
)
xt "132500,251000,140500,252000"
st "z_dat_ch2_o : (31:0)"
blo "132500,251800"
tm "WireNameMgr"
)
)
on &130
)
*1260 (Wire
uid 50358,0
shape (OrthoPolyLine
uid 50359,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,253500,142500,253500"
pts [
"131750,253500"
"142500,253500"
]
)
start &369
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50363,0
va (VaSet
)
xt "132500,252500,140500,253500"
st "z_dat_ch3_o : (31:0)"
blo "132500,253300"
tm "WireNameMgr"
)
)
on &131
)
*1261 (Wire
uid 50366,0
shape (OrthoPolyLine
uid 50367,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,255000,142500,255000"
pts [
"131750,255000"
"142500,255000"
]
)
start &370
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50371,0
va (VaSet
)
xt "132500,254000,140500,255000"
st "z_dat_ch4_o : (31:0)"
blo "132500,254800"
tm "WireNameMgr"
)
)
on &132
)
*1262 (Wire
uid 50374,0
shape (OrthoPolyLine
uid 50375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,256500,142500,256500"
pts [
"131750,256500"
"142500,256500"
]
)
start &371
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50379,0
va (VaSet
)
xt "132500,255500,140500,256500"
st "z_dat_ch5_o : (31:0)"
blo "132500,256300"
tm "WireNameMgr"
)
)
on &133
)
*1263 (Wire
uid 50382,0
shape (OrthoPolyLine
uid 50383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,258500,142500,258500"
pts [
"131750,258500"
"142500,258500"
]
)
start &372
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50387,0
va (VaSet
)
xt "132500,257500,140500,258500"
st "z_dat_ch6_o : (31:0)"
blo "132500,258300"
tm "WireNameMgr"
)
)
on &134
)
*1264 (Wire
uid 50390,0
shape (OrthoPolyLine
uid 50391,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,260000,142500,260000"
pts [
"131750,260000"
"142500,260000"
]
)
start &373
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50395,0
va (VaSet
)
xt "132500,259000,140500,260000"
st "z_dat_ch7_o : (31:0)"
blo "132500,259800"
tm "WireNameMgr"
)
)
on &135
)
*1265 (Wire
uid 50398,0
shape (OrthoPolyLine
uid 50399,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,261500,142500,261500"
pts [
"131750,261500"
"142500,261500"
]
)
start &374
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50403,0
va (VaSet
)
xt "132500,260500,140500,261500"
st "z_dat_ch8_o : (31:0)"
blo "132500,261300"
tm "WireNameMgr"
)
)
on &136
)
*1266 (Wire
uid 50406,0
shape (OrthoPolyLine
uid 50407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,263000,142500,263000"
pts [
"131750,263000"
"142500,263000"
]
)
start &375
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50411,0
va (VaSet
)
xt "132500,262000,140200,263000"
st "const_val_o : (13:0)"
blo "132500,262800"
tm "WireNameMgr"
)
)
on &137
)
*1267 (Wire
uid 50414,0
shape (OrthoPolyLine
uid 50415,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,264500,142500,264500"
pts [
"131750,264500"
"142500,264500"
]
)
start &377
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50419,0
va (VaSet
)
xt "132500,263500,142000,264500"
st "filter_coeff_dat_o : (31:0)"
blo "132500,264300"
tm "WireNameMgr"
)
)
on &138
)
*1268 (Wire
uid 50422,0
shape (OrthoPolyLine
uid 50423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,266000,142500,266000"
pts [
"131750,266000"
"142500,266000"
]
)
start &378
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50427,0
va (VaSet
)
xt "132500,265000,140200,266000"
st "ramp_amp_o : (13:0)"
blo "132500,265800"
tm "WireNameMgr"
)
)
on &139
)
*1269 (Wire
uid 50430,0
shape (OrthoPolyLine
uid 50431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,267500,142500,267500"
pts [
"131750,267500"
"142500,267500"
]
)
start &379
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50435,0
va (VaSet
)
xt "132500,266500,140700,267500"
st "servo_mode_o : (1:0)"
blo "132500,267300"
tm "WireNameMgr"
)
)
on &140
)
*1270 (Wire
uid 50438,0
shape (OrthoPolyLine
uid 50439,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,269000,142500,269000"
pts [
"131750,269000"
"142500,269000"
]
)
start &380
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50443,0
va (VaSet
)
xt "132500,268000,142400,269000"
st "ramp_step_size_o : (13:0)"
blo "132500,268800"
tm "WireNameMgr"
)
)
on &141
)
*1271 (Wire
uid 50446,0
shape (OrthoPolyLine
uid 50447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,189000,97250,189000"
pts [
"87000,189000"
"97250,189000"
]
)
end &295
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50451,0
va (VaSet
)
xt "87500,188000,95400,189000"
st "d_addr_ch1_i : (5:0)"
blo "87500,188800"
tm "WireNameMgr"
)
)
on &142
)
*1272 (Wire
uid 50454,0
shape (OrthoPolyLine
uid 50455,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,191500,97250,191500"
pts [
"87000,191500"
"97250,191500"
]
)
end &296
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50459,0
va (VaSet
)
xt "87500,190500,95400,191500"
st "d_addr_ch2_i : (5:0)"
blo "87500,191300"
tm "WireNameMgr"
)
)
on &143
)
*1273 (Wire
uid 50462,0
shape (OrthoPolyLine
uid 50463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,194000,97250,194000"
pts [
"87000,194000"
"97250,194000"
]
)
end &297
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50467,0
va (VaSet
)
xt "87500,193000,95400,194000"
st "d_addr_ch3_i : (5:0)"
blo "87500,193800"
tm "WireNameMgr"
)
)
on &144
)
*1274 (Wire
uid 50470,0
shape (OrthoPolyLine
uid 50471,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,196500,97250,196500"
pts [
"87000,196500"
"97250,196500"
]
)
end &298
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50475,0
va (VaSet
)
xt "87500,195500,95400,196500"
st "d_addr_ch4_i : (5:0)"
blo "87500,196300"
tm "WireNameMgr"
)
)
on &145
)
*1275 (Wire
uid 50478,0
shape (OrthoPolyLine
uid 50479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,199000,97250,199000"
pts [
"87000,199000"
"97250,199000"
]
)
end &299
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50483,0
va (VaSet
)
xt "87500,198000,95400,199000"
st "d_addr_ch5_i : (5:0)"
blo "87500,198800"
tm "WireNameMgr"
)
)
on &146
)
*1276 (Wire
uid 50486,0
shape (OrthoPolyLine
uid 50487,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,201500,97250,201500"
pts [
"87000,201500"
"97250,201500"
]
)
end &300
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50491,0
va (VaSet
)
xt "87500,200500,95400,201500"
st "d_addr_ch6_i : (5:0)"
blo "87500,201300"
tm "WireNameMgr"
)
)
on &147
)
*1277 (Wire
uid 50494,0
shape (OrthoPolyLine
uid 50495,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,204000,97250,204000"
pts [
"87000,204000"
"97250,204000"
]
)
end &301
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50499,0
va (VaSet
)
xt "87500,203000,95400,204000"
st "d_addr_ch7_i : (5:0)"
blo "87500,203800"
tm "WireNameMgr"
)
)
on &148
)
*1278 (Wire
uid 50502,0
shape (OrthoPolyLine
uid 50503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,206500,97250,206500"
pts [
"87000,206500"
"97250,206500"
]
)
end &302
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50507,0
va (VaSet
)
xt "87500,205500,95400,206500"
st "d_addr_ch8_i : (5:0)"
blo "87500,206300"
tm "WireNameMgr"
)
)
on &149
)
*1279 (Wire
uid 50510,0
shape (OrthoPolyLine
uid 50511,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,209000,97250,209000"
pts [
"87000,209000"
"97250,209000"
]
)
end &311
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50515,0
va (VaSet
)
xt "87500,208000,95200,209000"
st "i_addr_ch1_i : (5:0)"
blo "87500,208800"
tm "WireNameMgr"
)
)
on &150
)
*1280 (Wire
uid 50518,0
shape (OrthoPolyLine
uid 50519,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,211500,97250,211500"
pts [
"87000,211500"
"97250,211500"
]
)
end &312
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50523,0
va (VaSet
)
xt "87500,210500,95200,211500"
st "i_addr_ch2_i : (5:0)"
blo "87500,211300"
tm "WireNameMgr"
)
)
on &151
)
*1281 (Wire
uid 50526,0
shape (OrthoPolyLine
uid 50527,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,214000,97250,214000"
pts [
"87000,214000"
"97250,214000"
]
)
end &313
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50531,0
va (VaSet
)
xt "87500,213000,95200,214000"
st "i_addr_ch3_i : (5:0)"
blo "87500,213800"
tm "WireNameMgr"
)
)
on &152
)
*1282 (Wire
uid 50534,0
shape (OrthoPolyLine
uid 50535,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,216500,97250,216500"
pts [
"87000,216500"
"97250,216500"
]
)
end &314
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50539,0
va (VaSet
)
xt "87500,215500,95200,216500"
st "i_addr_ch4_i : (5:0)"
blo "87500,216300"
tm "WireNameMgr"
)
)
on &153
)
*1283 (Wire
uid 50542,0
shape (OrthoPolyLine
uid 50543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,219000,97250,219000"
pts [
"87000,219000"
"97250,219000"
]
)
end &315
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50547,0
va (VaSet
)
xt "87500,218000,95200,219000"
st "i_addr_ch5_i : (5:0)"
blo "87500,218800"
tm "WireNameMgr"
)
)
on &154
)
*1284 (Wire
uid 50550,0
shape (OrthoPolyLine
uid 50551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,221500,97250,221500"
pts [
"87000,221500"
"97250,221500"
]
)
end &316
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50555,0
va (VaSet
)
xt "87500,220500,95200,221500"
st "i_addr_ch6_i : (5:0)"
blo "87500,221300"
tm "WireNameMgr"
)
)
on &155
)
*1285 (Wire
uid 50558,0
shape (OrthoPolyLine
uid 50559,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,224000,97250,224000"
pts [
"87000,224000"
"97250,224000"
]
)
end &317
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50563,0
va (VaSet
)
xt "87500,223000,95200,224000"
st "i_addr_ch7_i : (5:0)"
blo "87500,223800"
tm "WireNameMgr"
)
)
on &156
)
*1286 (Wire
uid 50566,0
shape (OrthoPolyLine
uid 50567,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,226500,97250,226500"
pts [
"87000,226500"
"97250,226500"
]
)
end &318
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50571,0
va (VaSet
)
xt "87500,225500,95200,226500"
st "i_addr_ch8_i : (5:0)"
blo "87500,226300"
tm "WireNameMgr"
)
)
on &157
)
*1287 (Wire
uid 50574,0
shape (OrthoPolyLine
uid 50575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,229000,97250,229000"
pts [
"87000,229000"
"97250,229000"
]
)
end &335
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50579,0
va (VaSet
)
xt "87500,228000,95400,229000"
st "p_addr_ch1_i : (5:0)"
blo "87500,228800"
tm "WireNameMgr"
)
)
on &158
)
*1288 (Wire
uid 50582,0
shape (OrthoPolyLine
uid 50583,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,231500,97250,231500"
pts [
"87000,231500"
"97250,231500"
]
)
end &336
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50587,0
va (VaSet
)
xt "87500,230500,95400,231500"
st "p_addr_ch2_i : (5:0)"
blo "87500,231300"
tm "WireNameMgr"
)
)
on &159
)
*1289 (Wire
uid 50590,0
shape (OrthoPolyLine
uid 50591,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,234000,97250,234000"
pts [
"87000,234000"
"97250,234000"
]
)
end &337
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50595,0
va (VaSet
)
xt "87500,233000,95400,234000"
st "p_addr_ch3_i : (5:0)"
blo "87500,233800"
tm "WireNameMgr"
)
)
on &160
)
*1290 (Wire
uid 50598,0
shape (OrthoPolyLine
uid 50599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,236500,97250,236500"
pts [
"87000,236500"
"97250,236500"
]
)
end &338
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50603,0
va (VaSet
)
xt "87500,235500,95400,236500"
st "p_addr_ch4_i : (5:0)"
blo "87500,236300"
tm "WireNameMgr"
)
)
on &161
)
*1291 (Wire
uid 50606,0
shape (OrthoPolyLine
uid 50607,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,239000,97250,239000"
pts [
"87000,239000"
"97250,239000"
]
)
end &339
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50611,0
va (VaSet
)
xt "87500,238000,95400,239000"
st "p_addr_ch5_i : (5:0)"
blo "87500,238800"
tm "WireNameMgr"
)
)
on &162
)
*1292 (Wire
uid 50614,0
shape (OrthoPolyLine
uid 50615,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,241500,97250,241500"
pts [
"87000,241500"
"97250,241500"
]
)
end &340
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50619,0
va (VaSet
)
xt "87500,240500,95400,241500"
st "p_addr_ch6_i : (5:0)"
blo "87500,241300"
tm "WireNameMgr"
)
)
on &163
)
*1293 (Wire
uid 50622,0
shape (OrthoPolyLine
uid 50623,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,244000,97250,244000"
pts [
"87000,244000"
"97250,244000"
]
)
end &341
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50627,0
va (VaSet
)
xt "87500,243000,95400,244000"
st "p_addr_ch7_i : (5:0)"
blo "87500,243800"
tm "WireNameMgr"
)
)
on &164
)
*1294 (Wire
uid 50630,0
shape (OrthoPolyLine
uid 50631,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,246500,97250,246500"
pts [
"87000,246500"
"97250,246500"
]
)
end &342
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50634,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50635,0
va (VaSet
)
xt "87500,245500,95400,246500"
st "p_addr_ch8_i : (5:0)"
blo "87500,246300"
tm "WireNameMgr"
)
)
on &165
)
*1295 (Wire
uid 50638,0
shape (OrthoPolyLine
uid 50639,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,249000,97250,249000"
pts [
"87000,249000"
"97250,249000"
]
)
end &359
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50643,0
va (VaSet
)
xt "87500,248000,95400,249000"
st "z_addr_ch1_i : (5:0)"
blo "87500,248800"
tm "WireNameMgr"
)
)
on &166
)
*1296 (Wire
uid 50646,0
shape (OrthoPolyLine
uid 50647,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,251500,97250,251500"
pts [
"87000,251500"
"97250,251500"
]
)
end &360
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50651,0
va (VaSet
)
xt "87500,250500,95400,251500"
st "z_addr_ch2_i : (5:0)"
blo "87500,251300"
tm "WireNameMgr"
)
)
on &167
)
*1297 (Wire
uid 50654,0
shape (OrthoPolyLine
uid 50655,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,254000,97250,254000"
pts [
"87000,254000"
"97250,254000"
]
)
end &361
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50659,0
va (VaSet
)
xt "87500,253000,95400,254000"
st "z_addr_ch3_i : (5:0)"
blo "87500,253800"
tm "WireNameMgr"
)
)
on &168
)
*1298 (Wire
uid 50662,0
shape (OrthoPolyLine
uid 50663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,256500,97250,256500"
pts [
"87000,256500"
"97250,256500"
]
)
end &362
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50667,0
va (VaSet
)
xt "87500,255500,95400,256500"
st "z_addr_ch4_i : (5:0)"
blo "87500,256300"
tm "WireNameMgr"
)
)
on &169
)
*1299 (Wire
uid 50670,0
shape (OrthoPolyLine
uid 50671,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,259000,97250,259000"
pts [
"87000,259000"
"97250,259000"
]
)
end &363
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50675,0
va (VaSet
)
xt "87500,258000,95400,259000"
st "z_addr_ch5_i : (5:0)"
blo "87500,258800"
tm "WireNameMgr"
)
)
on &170
)
*1300 (Wire
uid 50678,0
shape (OrthoPolyLine
uid 50679,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,261500,97250,261500"
pts [
"87000,261500"
"97250,261500"
]
)
end &364
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50683,0
va (VaSet
)
xt "87500,260500,95400,261500"
st "z_addr_ch6_i : (5:0)"
blo "87500,261300"
tm "WireNameMgr"
)
)
on &171
)
*1301 (Wire
uid 50686,0
shape (OrthoPolyLine
uid 50687,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,264000,97250,264000"
pts [
"87000,264000"
"97250,264000"
]
)
end &365
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50691,0
va (VaSet
)
xt "87500,263000,95400,264000"
st "z_addr_ch7_i : (5:0)"
blo "87500,263800"
tm "WireNameMgr"
)
)
on &172
)
*1302 (Wire
uid 50694,0
shape (OrthoPolyLine
uid 50695,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,266500,97250,266500"
pts [
"87000,266500"
"97250,266500"
]
)
end &366
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50699,0
va (VaSet
)
xt "87500,265500,95400,266500"
st "z_addr_ch8_i : (5:0)"
blo "87500,266300"
tm "WireNameMgr"
)
)
on &173
)
*1303 (Wire
uid 50702,0
shape (OrthoPolyLine
uid 50703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,269000,97250,269000"
pts [
"87000,269000"
"97250,269000"
]
)
end &376
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50707,0
va (VaSet
)
xt "87500,268000,96900,269000"
st "filter_coeff_addr_i : (2:0)"
blo "87500,268800"
tm "WireNameMgr"
)
)
on &174
)
*1304 (Wire
uid 51891,0
shape (OrthoPolyLine
uid 51892,0
va (VaSet
vasetType 3
)
xt "92000,38000,100500,38000"
pts [
"100500,38000"
"92000,38000"
"92000,38000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51898,0
va (VaSet
)
xt "93500,37000,98900,38000"
st "dac_dat_en_o"
blo "93500,37800"
tm "WireNameMgr"
)
)
on &175
)
*1305 (Wire
uid 51899,0
shape (OrthoPolyLine
uid 51900,0
va (VaSet
vasetType 3
)
xt "92000,39500,100500,39500"
pts [
"100500,39500"
"92000,39500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51906,0
va (VaSet
)
xt "93500,38500,99900,39500"
st "adc_coadd_en_o"
blo "93500,39300"
tm "WireNameMgr"
)
)
on &176
)
*1306 (Wire
uid 51907,0
shape (OrthoPolyLine
uid 51908,0
va (VaSet
vasetType 3
)
xt "92000,41000,100500,41000"
pts [
"100500,41000"
"92500,41000"
"92000,41000"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51914,0
va (VaSet
)
xt "93500,40000,99600,41000"
st "restart_frame_o"
blo "93500,40800"
tm "WireNameMgr"
)
)
on &177
)
*1307 (Wire
uid 51915,0
shape (OrthoPolyLine
uid 51916,0
va (VaSet
vasetType 3
)
xt "92000,42500,100500,42500"
pts [
"100500,42500"
"92000,42500"
]
)
start &4
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51922,0
va (VaSet
)
xt "93500,41500,98800,42500"
st "row_switch_o"
blo "93500,42300"
tm "WireNameMgr"
)
)
on &178
)
*1308 (Wire
uid 51964,0
shape (OrthoPolyLine
uid 51965,0
va (VaSet
vasetType 3
)
xt "92500,33000,100500,33000"
pts [
"92500,33000"
"100500,33000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51971,0
va (VaSet
)
xt "93500,32000,95000,33000"
st "rst_i"
blo "93500,32800"
tm "WireNameMgr"
)
)
on &179
)
*1309 (Wire
uid 51976,0
shape (OrthoPolyLine
uid 51977,0
va (VaSet
vasetType 3
)
xt "92500,35000,100500,35000"
pts [
"92500,35000"
"100500,35000"
]
)
end &4
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51983,0
va (VaSet
)
xt "93500,34000,95000,35000"
st "clk_i"
blo "93500,34800"
tm "WireNameMgr"
)
)
on &180
)
*1310 (Wire
uid 52019,0
shape (OrthoPolyLine
uid 52020,0
va (VaSet
vasetType 3
)
xt "93500,10000,100500,10000"
pts [
"93500,10000"
"100500,10000"
]
)
start &184
end &181
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52022,0
va (VaSet
isHidden 1
)
xt "94500,9000,96000,10000"
st "rst_i"
blo "94500,9800"
tm "WireNameMgr"
)
)
on &179
)
*1311 (Wire
uid 52055,0
shape (OrthoPolyLine
uid 52056,0
va (VaSet
vasetType 3
)
xt "93500,15000,100500,15000"
pts [
"93500,15000"
"100500,15000"
]
)
start &185
end &182
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52058,0
va (VaSet
isHidden 1
)
xt "94500,14000,96000,15000"
st "clk_i"
blo "94500,14800"
tm "WireNameMgr"
)
)
on &180
)
*1312 (Wire
uid 52067,0
shape (OrthoPolyLine
uid 52068,0
va (VaSet
vasetType 3
)
xt "93000,20000,101000,20000"
pts [
"93000,20000"
"101000,20000"
]
)
start &186
end &183
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52070,0
va (VaSet
isHidden 1
)
xt "94000,19000,97500,20000"
st "mem_clk_i"
blo "94000,19800"
tm "WireNameMgr"
)
)
on &187
)
*1313 (Wire
uid 52081,0
shape (OrthoPolyLine
uid 52082,0
va (VaSet
vasetType 3
)
xt "103000,20000,110500,20000"
pts [
"103000,20000"
"110500,20000"
]
)
start &183
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 52085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52086,0
va (VaSet
)
xt "104000,19000,107100,20000"
st "clk_200_i"
blo "104000,19800"
tm "WireNameMgr"
)
)
on &188
)
*1314 (Wire
uid 63691,0
shape (OrthoPolyLine
uid 63692,0
va (VaSet
vasetType 3
)
xt "9750,75000,20500,75000"
pts [
"9750,75000"
"20500,75000"
]
)
start &400
end &434
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63694,0
va (VaSet
)
xt "10500,74000,15000,75000"
st "dac_clk_o1"
blo "10500,74800"
tm "WireNameMgr"
)
)
on &437
)
*1315 (Wire
uid 63695,0
shape (OrthoPolyLine
uid 63696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,90000,20500,90000"
pts [
"9750,90000"
"20500,90000"
]
)
start &423
end &435
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63698,0
va (VaSet
)
xt "10500,89000,20700,90000"
st "sa_bias_dac_spi_o1 : (2:0)"
blo "10500,89800"
tm "WireNameMgr"
)
)
on &441
)
*1316 (Wire
uid 63699,0
shape (OrthoPolyLine
uid 63700,0
va (VaSet
vasetType 3
)
xt "9750,70500,20500,70500"
pts [
"9750,70500"
"20500,70500"
]
)
start &388
end &432
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63702,0
va (VaSet
)
xt "10500,69500,15000,70500"
st "adc_clk_o1"
blo "10500,70300"
tm "WireNameMgr"
)
)
on &438
)
*1317 (Wire
uid 63703,0
shape (OrthoPolyLine
uid 63704,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,73500,20500,73500"
pts [
"9750,73500"
"20500,73500"
]
)
start &398
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63708,0
va (VaSet
)
xt "10500,72500,17000,73500"
st "d_addr_o1 : (5:0)"
blo "10500,73300"
tm "WireNameMgr"
)
)
on &439
)
*1318 (Wire
uid 63709,0
shape (OrthoPolyLine
uid 63710,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,94000,-20750,94000"
pts [
"-31000,94000"
"-20750,94000"
]
)
end &410
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63714,0
va (VaSet
)
xt "-30500,93000,-24500,94000"
st "i_dat_i1 : (31:0)"
blo "-30500,93800"
tm "WireNameMgr"
)
)
on &451
)
*1319 (Wire
uid 63715,0
shape (OrthoPolyLine
uid 63716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,72000,20500,72000"
pts [
"9750,72000"
"20500,72000"
]
)
start &396
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63720,0
va (VaSet
)
xt "10500,71000,19700,72000"
st "coadded_dat_o1 : (31:0)"
blo "10500,71800"
tm "WireNameMgr"
)
)
on &440
)
*1320 (Wire
uid 63721,0
shape (OrthoPolyLine
uid 63722,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,85500,20500,85500"
pts [
"9750,85500"
"20500,85500"
]
)
start &413
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63726,0
va (VaSet
)
xt "10500,84500,17000,85500"
st "p_addr_o1 : (5:0)"
blo "10500,85300"
tm "WireNameMgr"
)
)
on &444
)
*1321 (Wire
uid 63727,0
shape (OrthoPolyLine
uid 63728,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,82500,20500,82500"
pts [
"9750,82500"
"20500,82500"
]
)
start &409
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63732,0
va (VaSet
)
xt "10500,81500,16800,82500"
st "i_addr_o1 : (5:0)"
blo "10500,82300"
tm "WireNameMgr"
)
)
on &448
)
*1322 (Wire
uid 63733,0
shape (OrthoPolyLine
uid 63734,0
va (VaSet
vasetType 3
)
xt "9750,87000,20500,87000"
pts [
"9750,87000"
"20500,87000"
]
)
start &416
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 63737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63738,0
va (VaSet
)
xt "10500,86000,15200,87000"
st "raw_ack_o1"
blo "10500,86800"
tm "WireNameMgr"
)
)
on &443
)
*1323 (Wire
uid 63739,0
shape (OrthoPolyLine
uid 63740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,81000,20500,81000"
pts [
"9750,81000"
"20500,81000"
]
)
start &408
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63744,0
va (VaSet
)
xt "10500,80000,18100,81000"
st "fsfb_dat_o1 : (31:0)"
blo "10500,80800"
tm "WireNameMgr"
)
)
on &445
)
*1324 (Wire
uid 63745,0
shape (OrthoPolyLine
uid 63746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,76500,20500,76500"
pts [
"9750,76500"
"20500,76500"
]
)
start &402
end &433
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63748,0
va (VaSet
)
xt "10500,75500,17700,76500"
st "dac_dat_o1 : (13:0)"
blo "10500,76300"
tm "WireNameMgr"
)
)
on &447
)
*1325 (Wire
uid 63749,0
shape (OrthoPolyLine
uid 63750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,84000,20500,84000"
pts [
"9750,84000"
"20500,84000"
]
)
start &411
end &436
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63752,0
va (VaSet
)
xt "10500,83000,19900,84000"
st "offset_dac_spi_o1 : (2:0)"
blo "10500,83800"
tm "WireNameMgr"
)
)
on &442
)
*1326 (Wire
uid 63753,0
shape (OrthoPolyLine
uid 63754,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,88500,20500,88500"
pts [
"9750,88500"
"20500,88500"
]
)
start &418
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63758,0
va (VaSet
)
xt "10500,87500,17700,88500"
st "raw_dat_o1 : (13:0)"
blo "10500,88300"
tm "WireNameMgr"
)
)
on &449
)
*1327 (Wire
uid 63759,0
shape (OrthoPolyLine
uid 63760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,91500,20500,91500"
pts [
"9750,91500"
"20500,91500"
]
)
start &426
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63764,0
va (VaSet
)
xt "10500,90500,17000,91500"
st "z_addr_o1 : (5:0)"
blo "10500,91300"
tm "WireNameMgr"
)
)
on &450
)
*1328 (Wire
uid 63765,0
shape (OrthoPolyLine
uid 63766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,79500,20500,79500"
pts [
"9750,79500"
"20500,79500"
]
)
start &406
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63770,0
va (VaSet
)
xt "10500,78500,19200,79500"
st "filtered_dat_o1 : (31:0)"
blo "10500,79300"
tm "WireNameMgr"
)
)
on &452
)
*1329 (Wire
uid 63771,0
shape (OrthoPolyLine
uid 63772,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9750,78000,20500,78000"
pts [
"9750,78000"
"20500,78000"
]
)
start &403
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 63775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63776,0
va (VaSet
)
xt "10500,77000,20500,78000"
st "filter_coeff_addr_o1 : (2:0)"
blo "10500,77800"
tm "WireNameMgr"
)
)
on &446
)
*1330 (Wire
uid 63777,0
shape (OrthoPolyLine
uid 63778,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,72000,-20750,72000"
pts [
"-31000,72000"
"-20750,72000"
]
)
start &384
end &390
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63780,0
va (VaSet
)
xt "-30500,71000,-23500,72000"
st "adc_dat_i1 : (13:0)"
blo "-30500,71800"
tm "WireNameMgr"
)
)
on &457
)
*1331 (Wire
uid 63781,0
shape (OrthoPolyLine
uid 63782,0
va (VaSet
vasetType 3
)
xt "-31000,79500,-20750,79500"
pts [
"-31000,79500"
"-20750,79500"
]
)
end &394
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63786,0
va (VaSet
)
xt "-30500,78500,-27400,79500"
st "clk_50_i1"
blo "-30500,79300"
tm "WireNameMgr"
)
)
on &454
)
*1332 (Wire
uid 63787,0
shape (OrthoPolyLine
uid 63788,0
va (VaSet
vasetType 3
)
xt "-31000,76000,-20750,76000"
pts [
"-31000,76000"
"-20750,76000"
]
)
start &385
end &392
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63790,0
va (VaSet
)
xt "-30500,75000,-26100,76000"
st "adc_rdy_i1"
blo "-30500,75800"
tm "WireNameMgr"
)
)
on &455
)
*1333 (Wire
uid 63791,0
shape (OrthoPolyLine
uid 63792,0
va (VaSet
vasetType 3
)
xt "-31000,74000,-20750,74000"
pts [
"-31000,74000"
"-20750,74000"
]
)
start &386
end &391
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 63793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63794,0
va (VaSet
)
xt "-30500,73000,-26100,74000"
st "adc_ovr_i1"
blo "-30500,73800"
tm "WireNameMgr"
)
)
on &456
)
*1334 (Wire
uid 63795,0
shape (OrthoPolyLine
uid 63796,0
va (VaSet
vasetType 3
)
xt "-31000,77500,-20750,77500"
pts [
"-31000,77500"
"-20750,77500"
]
)
end &393
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63800,0
va (VaSet
)
xt "-30500,76500,-26200,77500"
st "clk_200_i1"
blo "-30500,77300"
tm "WireNameMgr"
)
)
on &458
)
*1335 (Wire
uid 63801,0
shape (OrthoPolyLine
uid 63802,0
va (VaSet
vasetType 3
)
xt "-31000,70500,-20750,70500"
pts [
"-31000,70500"
"-20750,70500"
]
)
end &389
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63806,0
va (VaSet
)
xt "-30500,69500,-23900,70500"
st "adc_coadd_en_i1"
blo "-30500,70300"
tm "WireNameMgr"
)
)
on &453
)
*1336 (Wire
uid 63807,0
shape (OrthoPolyLine
uid 63808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,83000,-20750,83000"
pts [
"-31000,83000"
"-20750,83000"
]
)
end &397
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63812,0
va (VaSet
)
xt "-30500,82000,-22600,83000"
st "const_val_i1 : (13:0)"
blo "-30500,82800"
tm "WireNameMgr"
)
)
on &459
)
*1337 (Wire
uid 63813,0
shape (OrthoPolyLine
uid 63814,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,81500,-20750,81500"
pts [
"-31000,81500"
"-20750,81500"
]
)
end &395
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63818,0
va (VaSet
)
xt "-30500,80500,-21400,81500"
st "coadded_addr_i1 : (5:0)"
blo "-30500,81300"
tm "WireNameMgr"
)
)
on &460
)
*1338 (Wire
uid 63819,0
shape (OrthoPolyLine
uid 63820,0
va (VaSet
vasetType 3
)
xt "-31000,87000,-20750,87000"
pts [
"-31000,87000"
"-20750,87000"
]
)
end &401
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63824,0
va (VaSet
)
xt "-30500,86000,-24900,87000"
st "dac_dat_en_i1"
blo "-30500,86800"
tm "WireNameMgr"
)
)
on &461
)
*1339 (Wire
uid 63825,0
shape (OrthoPolyLine
uid 63826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,92500,-20750,92500"
pts [
"-31000,92500"
"-20750,92500"
]
)
end &407
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63830,0
va (VaSet
)
xt "-30500,91500,-23000,92500"
st "fsfb_addr_i1 : (5:0)"
blo "-30500,92300"
tm "WireNameMgr"
)
)
on &466
)
*1340 (Wire
uid 63831,0
shape (OrthoPolyLine
uid 63832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,90500,-20750,90500"
pts [
"-31000,90500"
"-20750,90500"
]
)
end &405
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63836,0
va (VaSet
)
xt "-30500,89500,-21900,90500"
st "filtered_addr_i1 : (5:0)"
blo "-30500,90300"
tm "WireNameMgr"
)
)
on &462
)
*1341 (Wire
uid 63837,0
shape (OrthoPolyLine
uid 63838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,85000,-20750,85000"
pts [
"-31000,85000"
"-20750,85000"
]
)
end &399
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63842,0
va (VaSet
)
xt "-30500,84000,-24300,85000"
st "d_dat_i1 : (31:0)"
blo "-30500,84800"
tm "WireNameMgr"
)
)
on &463
)
*1342 (Wire
uid 63843,0
shape (OrthoPolyLine
uid 63844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,88500,-20750,88500"
pts [
"-31000,88500"
"-20750,88500"
]
)
end &404
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63848,0
va (VaSet
)
xt "-30500,87500,-20800,88500"
st "filter_coeff_dat_i1 : (31:0)"
blo "-30500,88300"
tm "WireNameMgr"
)
)
on &464
)
*1343 (Wire
uid 63849,0
shape (OrthoPolyLine
uid 63850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,112500,-20750,112500"
pts [
"-31000,112500"
"-20750,112500"
]
)
end &425
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63854,0
va (VaSet
)
xt "-30500,111500,-22100,112500"
st "servo_mode_i1 : (1:0)"
blo "-30500,112300"
tm "WireNameMgr"
)
)
on &465
)
*1344 (Wire
uid 63855,0
shape (OrthoPolyLine
uid 63856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,98000,-20750,98000"
pts [
"-31000,98000"
"-20750,98000"
]
)
end &414
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63860,0
va (VaSet
)
xt "-30500,97000,-24300,98000"
st "p_dat_i1 : (31:0)"
blo "-30500,97800"
tm "WireNameMgr"
)
)
on &467
)
*1345 (Wire
uid 63861,0
shape (OrthoPolyLine
uid 63862,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,101500,-20750,101500"
pts [
"-31000,101500"
"-20750,101500"
]
)
end &417
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63866,0
va (VaSet
)
xt "-30500,100500,-22600,101500"
st "raw_addr_i1 : (12:0)"
blo "-30500,101300"
tm "WireNameMgr"
)
)
on &470
)
*1346 (Wire
uid 63867,0
shape (OrthoPolyLine
uid 63868,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,99500,-20750,99500"
pts [
"-31000,99500"
"-20750,99500"
]
)
end &415
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63872,0
va (VaSet
)
xt "-30500,98500,-22200,99500"
st "ramp_amp_i1 : (13:0)"
blo "-30500,99300"
tm "WireNameMgr"
)
)
on &468
)
*1347 (Wire
uid 63873,0
shape (OrthoPolyLine
uid 63874,0
va (VaSet
vasetType 3
)
xt "-31000,103500,-20750,103500"
pts [
"-31000,103500"
"-20750,103500"
]
)
end &419
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63878,0
va (VaSet
)
xt "-30500,102500,-25900,103500"
st "raw_req_i1"
blo "-30500,103300"
tm "WireNameMgr"
)
)
on &469
)
*1348 (Wire
uid 63879,0
shape (OrthoPolyLine
uid 63880,0
va (VaSet
vasetType 3
)
xt "-31000,109000,-20750,109000"
pts [
"-31000,109000"
"-20750,109000"
]
)
end &422
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63884,0
va (VaSet
)
xt "-30500,108000,-28600,109000"
st "rst_i1"
blo "-30500,108800"
tm "WireNameMgr"
)
)
on &471
)
*1349 (Wire
uid 63885,0
shape (OrthoPolyLine
uid 63886,0
va (VaSet
vasetType 3
)
xt "-31000,107000,-20750,107000"
pts [
"-31000,107000"
"-20750,107000"
]
)
end &421
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63890,0
va (VaSet
)
xt "-30500,106000,-25000,107000"
st "row_switch_i1"
blo "-30500,106800"
tm "WireNameMgr"
)
)
on &472
)
*1350 (Wire
uid 63891,0
shape (OrthoPolyLine
uid 63892,0
va (VaSet
vasetType 3
)
xt "-31000,105000,-20750,105000"
pts [
"-31000,105000"
"-20750,105000"
]
)
end &420
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 63895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63896,0
va (VaSet
)
xt "-30500,104000,-24200,105000"
st "restart_frame_i1"
blo "-30500,104800"
tm "WireNameMgr"
)
)
on &473
)
*1351 (Wire
uid 63897,0
shape (OrthoPolyLine
uid 63898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,96000,-20750,96000"
pts [
"-31000,96000"
"-20750,96000"
]
)
end &412
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63902,0
va (VaSet
)
xt "-30500,95000,-22500,96000"
st "offset_dat_i1 : (31:0)"
blo "-30500,95800"
tm "WireNameMgr"
)
)
on &474
)
*1352 (Wire
uid 63903,0
shape (OrthoPolyLine
uid 63904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,110500,-20750,110500"
pts [
"-31000,110500"
"-20750,110500"
]
)
end &424
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63908,0
va (VaSet
)
xt "-30500,109500,-21700,110500"
st "sa_bias_dat_i1 : (31:0)"
blo "-30500,110300"
tm "WireNameMgr"
)
)
on &475
)
*1353 (Wire
uid 63909,0
shape (OrthoPolyLine
uid 63910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,114000,-20750,114000"
pts [
"-31000,114000"
"-20750,114000"
]
)
end &427
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63914,0
va (VaSet
)
xt "-30500,113000,-24300,114000"
st "z_dat_i1 : (31:0)"
blo "-30500,113800"
tm "WireNameMgr"
)
)
on &476
)
*1354 (Wire
uid 63915,0
shape (OrthoPolyLine
uid 63916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,116000,-20750,116000"
pts [
"-31000,116000"
"-20750,116000"
]
)
end &428
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 63919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63920,0
va (VaSet
)
xt "-30500,115000,-20400,116000"
st "ramp_step_size_i1 : (13:0)"
blo "-30500,115800"
tm "WireNameMgr"
)
)
on &477
)
*1355 (Wire
uid 64224,0
shape (OrthoPolyLine
uid 64225,0
va (VaSet
vasetType 3
)
xt "7750,135500,18500,135500"
pts [
"7750,135500"
"18500,135500"
]
)
start &494
end &528
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64227,0
va (VaSet
)
xt "8500,134500,13000,135500"
st "dac_clk_o2"
blo "8500,135300"
tm "WireNameMgr"
)
)
on &531
)
*1356 (Wire
uid 64228,0
shape (OrthoPolyLine
uid 64229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,150500,18500,150500"
pts [
"7750,150500"
"18500,150500"
]
)
start &517
end &529
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64231,0
va (VaSet
)
xt "8500,149500,18700,150500"
st "sa_bias_dac_spi_o2 : (2:0)"
blo "8500,150300"
tm "WireNameMgr"
)
)
on &535
)
*1357 (Wire
uid 64232,0
shape (OrthoPolyLine
uid 64233,0
va (VaSet
vasetType 3
)
xt "7750,131000,18500,131000"
pts [
"7750,131000"
"18500,131000"
]
)
start &482
end &526
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64235,0
va (VaSet
)
xt "8500,130000,13000,131000"
st "adc_clk_o2"
blo "8500,130800"
tm "WireNameMgr"
)
)
on &532
)
*1358 (Wire
uid 64236,0
shape (OrthoPolyLine
uid 64237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,134000,18500,134000"
pts [
"7750,134000"
"18500,134000"
]
)
start &492
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64241,0
va (VaSet
)
xt "8500,133000,15000,134000"
st "d_addr_o2 : (5:0)"
blo "8500,133800"
tm "WireNameMgr"
)
)
on &533
)
*1359 (Wire
uid 64242,0
shape (OrthoPolyLine
uid 64243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,154500,-22750,154500"
pts [
"-33000,154500"
"-22750,154500"
]
)
end &504
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64247,0
va (VaSet
)
xt "-32500,153500,-26500,154500"
st "i_dat_i2 : (31:0)"
blo "-32500,154300"
tm "WireNameMgr"
)
)
on &545
)
*1360 (Wire
uid 64248,0
shape (OrthoPolyLine
uid 64249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,132500,18500,132500"
pts [
"7750,132500"
"18500,132500"
]
)
start &490
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64253,0
va (VaSet
)
xt "8500,131500,17700,132500"
st "coadded_dat_o2 : (31:0)"
blo "8500,132300"
tm "WireNameMgr"
)
)
on &534
)
*1361 (Wire
uid 64254,0
shape (OrthoPolyLine
uid 64255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,146000,18500,146000"
pts [
"7750,146000"
"18500,146000"
]
)
start &507
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64259,0
va (VaSet
)
xt "8500,145000,15000,146000"
st "p_addr_o2 : (5:0)"
blo "8500,145800"
tm "WireNameMgr"
)
)
on &538
)
*1362 (Wire
uid 64260,0
shape (OrthoPolyLine
uid 64261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,143000,18500,143000"
pts [
"7750,143000"
"18500,143000"
]
)
start &503
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64265,0
va (VaSet
)
xt "8500,142000,14800,143000"
st "i_addr_o2 : (5:0)"
blo "8500,142800"
tm "WireNameMgr"
)
)
on &542
)
*1363 (Wire
uid 64266,0
shape (OrthoPolyLine
uid 64267,0
va (VaSet
vasetType 3
)
xt "7750,147500,18500,147500"
pts [
"7750,147500"
"18500,147500"
]
)
start &510
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 64270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64271,0
va (VaSet
)
xt "8500,146500,13200,147500"
st "raw_ack_o2"
blo "8500,147300"
tm "WireNameMgr"
)
)
on &537
)
*1364 (Wire
uid 64272,0
shape (OrthoPolyLine
uid 64273,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,141500,18500,141500"
pts [
"7750,141500"
"18500,141500"
]
)
start &502
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64277,0
va (VaSet
)
xt "8500,140500,16100,141500"
st "fsfb_dat_o2 : (31:0)"
blo "8500,141300"
tm "WireNameMgr"
)
)
on &539
)
*1365 (Wire
uid 64278,0
shape (OrthoPolyLine
uid 64279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,137000,18500,137000"
pts [
"7750,137000"
"18500,137000"
]
)
start &496
end &527
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64281,0
va (VaSet
)
xt "8500,136000,15700,137000"
st "dac_dat_o2 : (13:0)"
blo "8500,136800"
tm "WireNameMgr"
)
)
on &541
)
*1366 (Wire
uid 64282,0
shape (OrthoPolyLine
uid 64283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,144500,18500,144500"
pts [
"7750,144500"
"18500,144500"
]
)
start &505
end &530
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64285,0
va (VaSet
)
xt "8500,143500,17900,144500"
st "offset_dac_spi_o2 : (2:0)"
blo "8500,144300"
tm "WireNameMgr"
)
)
on &536
)
*1367 (Wire
uid 64286,0
shape (OrthoPolyLine
uid 64287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,149000,18500,149000"
pts [
"7750,149000"
"18500,149000"
]
)
start &512
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64291,0
va (VaSet
)
xt "8500,148000,15700,149000"
st "raw_dat_o2 : (13:0)"
blo "8500,148800"
tm "WireNameMgr"
)
)
on &543
)
*1368 (Wire
uid 64292,0
shape (OrthoPolyLine
uid 64293,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,152000,18500,152000"
pts [
"7750,152000"
"18500,152000"
]
)
start &520
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64297,0
va (VaSet
)
xt "8500,151000,15000,152000"
st "z_addr_o2 : (5:0)"
blo "8500,151800"
tm "WireNameMgr"
)
)
on &544
)
*1369 (Wire
uid 64298,0
shape (OrthoPolyLine
uid 64299,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,140000,18500,140000"
pts [
"7750,140000"
"18500,140000"
]
)
start &500
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64303,0
va (VaSet
)
xt "8500,139000,17200,140000"
st "filtered_dat_o2 : (31:0)"
blo "8500,139800"
tm "WireNameMgr"
)
)
on &546
)
*1370 (Wire
uid 64304,0
shape (OrthoPolyLine
uid 64305,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,138500,18500,138500"
pts [
"7750,138500"
"18500,138500"
]
)
start &497
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64309,0
va (VaSet
)
xt "8500,137500,18500,138500"
st "filter_coeff_addr_o2 : (2:0)"
blo "8500,138300"
tm "WireNameMgr"
)
)
on &540
)
*1371 (Wire
uid 64310,0
shape (OrthoPolyLine
uid 64311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,132500,-22750,132500"
pts [
"-33000,132500"
"-22750,132500"
]
)
start &478
end &484
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64313,0
va (VaSet
)
xt "-32500,131500,-25500,132500"
st "adc_dat_i2 : (13:0)"
blo "-32500,132300"
tm "WireNameMgr"
)
)
on &551
)
*1372 (Wire
uid 64314,0
shape (OrthoPolyLine
uid 64315,0
va (VaSet
vasetType 3
)
xt "-33000,140000,-22750,140000"
pts [
"-33000,140000"
"-22750,140000"
]
)
end &488
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64319,0
va (VaSet
)
xt "-32500,139000,-29400,140000"
st "clk_50_i2"
blo "-32500,139800"
tm "WireNameMgr"
)
)
on &548
)
*1373 (Wire
uid 64320,0
shape (OrthoPolyLine
uid 64321,0
va (VaSet
vasetType 3
)
xt "-33000,136500,-22750,136500"
pts [
"-33000,136500"
"-22750,136500"
]
)
start &479
end &486
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64323,0
va (VaSet
)
xt "-32500,135500,-28100,136500"
st "adc_rdy_i2"
blo "-32500,136300"
tm "WireNameMgr"
)
)
on &549
)
*1374 (Wire
uid 64324,0
shape (OrthoPolyLine
uid 64325,0
va (VaSet
vasetType 3
)
xt "-33000,134500,-22750,134500"
pts [
"-33000,134500"
"-22750,134500"
]
)
start &480
end &485
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64327,0
va (VaSet
)
xt "-32500,133500,-28100,134500"
st "adc_ovr_i2"
blo "-32500,134300"
tm "WireNameMgr"
)
)
on &550
)
*1375 (Wire
uid 64328,0
shape (OrthoPolyLine
uid 64329,0
va (VaSet
vasetType 3
)
xt "-33000,138000,-22750,138000"
pts [
"-33000,138000"
"-22750,138000"
]
)
end &487
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64333,0
va (VaSet
)
xt "-32500,137000,-28200,138000"
st "clk_200_i2"
blo "-32500,137800"
tm "WireNameMgr"
)
)
on &552
)
*1376 (Wire
uid 64334,0
shape (OrthoPolyLine
uid 64335,0
va (VaSet
vasetType 3
)
xt "-33000,131000,-22750,131000"
pts [
"-33000,131000"
"-22750,131000"
]
)
end &483
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64339,0
va (VaSet
)
xt "-32500,130000,-25900,131000"
st "adc_coadd_en_i2"
blo "-32500,130800"
tm "WireNameMgr"
)
)
on &547
)
*1377 (Wire
uid 64340,0
shape (OrthoPolyLine
uid 64341,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,143500,-22750,143500"
pts [
"-33000,143500"
"-22750,143500"
]
)
end &491
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64345,0
va (VaSet
)
xt "-32500,142500,-24600,143500"
st "const_val_i2 : (13:0)"
blo "-32500,143300"
tm "WireNameMgr"
)
)
on &553
)
*1378 (Wire
uid 64346,0
shape (OrthoPolyLine
uid 64347,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,142000,-22750,142000"
pts [
"-33000,142000"
"-22750,142000"
]
)
end &489
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64351,0
va (VaSet
)
xt "-32500,141000,-23400,142000"
st "coadded_addr_i2 : (5:0)"
blo "-32500,141800"
tm "WireNameMgr"
)
)
on &554
)
*1379 (Wire
uid 64352,0
shape (OrthoPolyLine
uid 64353,0
va (VaSet
vasetType 3
)
xt "-33000,147500,-22750,147500"
pts [
"-33000,147500"
"-22750,147500"
]
)
end &495
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64357,0
va (VaSet
)
xt "-32500,146500,-26900,147500"
st "dac_dat_en_i2"
blo "-32500,147300"
tm "WireNameMgr"
)
)
on &555
)
*1380 (Wire
uid 64358,0
shape (OrthoPolyLine
uid 64359,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,153000,-22750,153000"
pts [
"-33000,153000"
"-22750,153000"
]
)
end &501
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64363,0
va (VaSet
)
xt "-32500,152000,-25000,153000"
st "fsfb_addr_i2 : (5:0)"
blo "-32500,152800"
tm "WireNameMgr"
)
)
on &560
)
*1381 (Wire
uid 64364,0
shape (OrthoPolyLine
uid 64365,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,151000,-22750,151000"
pts [
"-33000,151000"
"-22750,151000"
]
)
end &499
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64369,0
va (VaSet
)
xt "-32500,150000,-23900,151000"
st "filtered_addr_i2 : (5:0)"
blo "-32500,150800"
tm "WireNameMgr"
)
)
on &556
)
*1382 (Wire
uid 64370,0
shape (OrthoPolyLine
uid 64371,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,145500,-22750,145500"
pts [
"-33000,145500"
"-22750,145500"
]
)
end &493
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64375,0
va (VaSet
)
xt "-32500,144500,-26300,145500"
st "d_dat_i2 : (31:0)"
blo "-32500,145300"
tm "WireNameMgr"
)
)
on &557
)
*1383 (Wire
uid 64376,0
shape (OrthoPolyLine
uid 64377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,149000,-22750,149000"
pts [
"-33000,149000"
"-22750,149000"
]
)
end &498
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64381,0
va (VaSet
)
xt "-32500,148000,-22800,149000"
st "filter_coeff_dat_i2 : (31:0)"
blo "-32500,148800"
tm "WireNameMgr"
)
)
on &558
)
*1384 (Wire
uid 64382,0
shape (OrthoPolyLine
uid 64383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,173000,-22750,173000"
pts [
"-33000,173000"
"-22750,173000"
]
)
end &519
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64387,0
va (VaSet
)
xt "-32500,172000,-24100,173000"
st "servo_mode_i2 : (1:0)"
blo "-32500,172800"
tm "WireNameMgr"
)
)
on &559
)
*1385 (Wire
uid 64388,0
shape (OrthoPolyLine
uid 64389,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,158500,-22750,158500"
pts [
"-33000,158500"
"-22750,158500"
]
)
end &508
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64393,0
va (VaSet
)
xt "-32500,157500,-26300,158500"
st "p_dat_i2 : (31:0)"
blo "-32500,158300"
tm "WireNameMgr"
)
)
on &561
)
*1386 (Wire
uid 64394,0
shape (OrthoPolyLine
uid 64395,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,162000,-22750,162000"
pts [
"-33000,162000"
"-22750,162000"
]
)
end &511
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64399,0
va (VaSet
)
xt "-32500,161000,-24600,162000"
st "raw_addr_i2 : (12:0)"
blo "-32500,161800"
tm "WireNameMgr"
)
)
on &564
)
*1387 (Wire
uid 64400,0
shape (OrthoPolyLine
uid 64401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,160000,-22750,160000"
pts [
"-33000,160000"
"-22750,160000"
]
)
end &509
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64405,0
va (VaSet
)
xt "-32500,159000,-24200,160000"
st "ramp_amp_i2 : (13:0)"
blo "-32500,159800"
tm "WireNameMgr"
)
)
on &562
)
*1388 (Wire
uid 64406,0
shape (OrthoPolyLine
uid 64407,0
va (VaSet
vasetType 3
)
xt "-33000,164000,-22750,164000"
pts [
"-33000,164000"
"-22750,164000"
]
)
end &513
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64411,0
va (VaSet
)
xt "-32500,163000,-27900,164000"
st "raw_req_i2"
blo "-32500,163800"
tm "WireNameMgr"
)
)
on &563
)
*1389 (Wire
uid 64412,0
shape (OrthoPolyLine
uid 64413,0
va (VaSet
vasetType 3
)
xt "-33000,169500,-22750,169500"
pts [
"-33000,169500"
"-22750,169500"
]
)
end &516
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64417,0
va (VaSet
)
xt "-32500,168500,-30600,169500"
st "rst_i2"
blo "-32500,169300"
tm "WireNameMgr"
)
)
on &565
)
*1390 (Wire
uid 64418,0
shape (OrthoPolyLine
uid 64419,0
va (VaSet
vasetType 3
)
xt "-33000,167500,-22750,167500"
pts [
"-33000,167500"
"-22750,167500"
]
)
end &515
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64423,0
va (VaSet
)
xt "-32500,166500,-27000,167500"
st "row_switch_i2"
blo "-32500,167300"
tm "WireNameMgr"
)
)
on &566
)
*1391 (Wire
uid 64424,0
shape (OrthoPolyLine
uid 64425,0
va (VaSet
vasetType 3
)
xt "-33000,165500,-22750,165500"
pts [
"-33000,165500"
"-22750,165500"
]
)
end &514
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64429,0
va (VaSet
)
xt "-32500,164500,-26200,165500"
st "restart_frame_i2"
blo "-32500,165300"
tm "WireNameMgr"
)
)
on &567
)
*1392 (Wire
uid 64430,0
shape (OrthoPolyLine
uid 64431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,156500,-22750,156500"
pts [
"-33000,156500"
"-22750,156500"
]
)
end &506
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64435,0
va (VaSet
)
xt "-32500,155500,-24500,156500"
st "offset_dat_i2 : (31:0)"
blo "-32500,156300"
tm "WireNameMgr"
)
)
on &568
)
*1393 (Wire
uid 64436,0
shape (OrthoPolyLine
uid 64437,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,171000,-22750,171000"
pts [
"-33000,171000"
"-22750,171000"
]
)
end &518
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64441,0
va (VaSet
)
xt "-32500,170000,-23700,171000"
st "sa_bias_dat_i2 : (31:0)"
blo "-32500,170800"
tm "WireNameMgr"
)
)
on &569
)
*1394 (Wire
uid 64442,0
shape (OrthoPolyLine
uid 64443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,174500,-22750,174500"
pts [
"-33000,174500"
"-22750,174500"
]
)
end &521
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64447,0
va (VaSet
)
xt "-32500,173500,-26300,174500"
st "z_dat_i2 : (31:0)"
blo "-32500,174300"
tm "WireNameMgr"
)
)
on &570
)
*1395 (Wire
uid 64448,0
shape (OrthoPolyLine
uid 64449,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,176500,-22750,176500"
pts [
"-33000,176500"
"-22750,176500"
]
)
end &522
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64453,0
va (VaSet
)
xt "-32500,175500,-22400,176500"
st "ramp_step_size_i2 : (13:0)"
blo "-32500,176300"
tm "WireNameMgr"
)
)
on &571
)
*1396 (Wire
uid 64757,0
shape (OrthoPolyLine
uid 64758,0
va (VaSet
vasetType 3
)
xt "6750,196500,17500,196500"
pts [
"6750,196500"
"17500,196500"
]
)
start &588
end &622
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64760,0
va (VaSet
)
xt "7500,195500,12000,196500"
st "dac_clk_o3"
blo "7500,196300"
tm "WireNameMgr"
)
)
on &625
)
*1397 (Wire
uid 64761,0
shape (OrthoPolyLine
uid 64762,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,211500,17500,211500"
pts [
"6750,211500"
"17500,211500"
]
)
start &611
end &623
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64764,0
va (VaSet
)
xt "7500,210500,17700,211500"
st "sa_bias_dac_spi_o3 : (2:0)"
blo "7500,211300"
tm "WireNameMgr"
)
)
on &629
)
*1398 (Wire
uid 64765,0
shape (OrthoPolyLine
uid 64766,0
va (VaSet
vasetType 3
)
xt "6750,192000,17500,192000"
pts [
"6750,192000"
"17500,192000"
]
)
start &576
end &620
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64768,0
va (VaSet
)
xt "7500,191000,12000,192000"
st "adc_clk_o3"
blo "7500,191800"
tm "WireNameMgr"
)
)
on &626
)
*1399 (Wire
uid 64769,0
shape (OrthoPolyLine
uid 64770,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,195000,17500,195000"
pts [
"6750,195000"
"17500,195000"
]
)
start &586
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64774,0
va (VaSet
)
xt "7500,194000,14000,195000"
st "d_addr_o3 : (5:0)"
blo "7500,194800"
tm "WireNameMgr"
)
)
on &627
)
*1400 (Wire
uid 64775,0
shape (OrthoPolyLine
uid 64776,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,215500,-23750,215500"
pts [
"-34000,215500"
"-23750,215500"
]
)
end &598
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64780,0
va (VaSet
)
xt "-33500,214500,-27500,215500"
st "i_dat_i3 : (31:0)"
blo "-33500,215300"
tm "WireNameMgr"
)
)
on &639
)
*1401 (Wire
uid 64781,0
shape (OrthoPolyLine
uid 64782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,193500,17500,193500"
pts [
"6750,193500"
"17500,193500"
]
)
start &584
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64786,0
va (VaSet
)
xt "7500,192500,16700,193500"
st "coadded_dat_o3 : (31:0)"
blo "7500,193300"
tm "WireNameMgr"
)
)
on &628
)
*1402 (Wire
uid 64787,0
shape (OrthoPolyLine
uid 64788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,207000,17500,207000"
pts [
"6750,207000"
"17500,207000"
]
)
start &601
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64792,0
va (VaSet
)
xt "7500,206000,14000,207000"
st "p_addr_o3 : (5:0)"
blo "7500,206800"
tm "WireNameMgr"
)
)
on &632
)
*1403 (Wire
uid 64793,0
shape (OrthoPolyLine
uid 64794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,204000,17500,204000"
pts [
"6750,204000"
"17500,204000"
]
)
start &597
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64798,0
va (VaSet
)
xt "7500,203000,13800,204000"
st "i_addr_o3 : (5:0)"
blo "7500,203800"
tm "WireNameMgr"
)
)
on &636
)
*1404 (Wire
uid 64799,0
shape (OrthoPolyLine
uid 64800,0
va (VaSet
vasetType 3
)
xt "6750,208500,17500,208500"
pts [
"6750,208500"
"17500,208500"
]
)
start &604
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 64803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64804,0
va (VaSet
)
xt "7500,207500,12200,208500"
st "raw_ack_o3"
blo "7500,208300"
tm "WireNameMgr"
)
)
on &631
)
*1405 (Wire
uid 64805,0
shape (OrthoPolyLine
uid 64806,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,202500,17500,202500"
pts [
"6750,202500"
"17500,202500"
]
)
start &596
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64810,0
va (VaSet
)
xt "7500,201500,15100,202500"
st "fsfb_dat_o3 : (31:0)"
blo "7500,202300"
tm "WireNameMgr"
)
)
on &633
)
*1406 (Wire
uid 64811,0
shape (OrthoPolyLine
uid 64812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,198000,17500,198000"
pts [
"6750,198000"
"17500,198000"
]
)
start &590
end &621
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64814,0
va (VaSet
)
xt "7500,197000,14700,198000"
st "dac_dat_o3 : (13:0)"
blo "7500,197800"
tm "WireNameMgr"
)
)
on &635
)
*1407 (Wire
uid 64815,0
shape (OrthoPolyLine
uid 64816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,205500,17500,205500"
pts [
"6750,205500"
"17500,205500"
]
)
start &599
end &624
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64818,0
va (VaSet
)
xt "7500,204500,16900,205500"
st "offset_dac_spi_o3 : (2:0)"
blo "7500,205300"
tm "WireNameMgr"
)
)
on &630
)
*1408 (Wire
uid 64819,0
shape (OrthoPolyLine
uid 64820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,210000,17500,210000"
pts [
"6750,210000"
"17500,210000"
]
)
start &606
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64824,0
va (VaSet
)
xt "7500,209000,14700,210000"
st "raw_dat_o3 : (13:0)"
blo "7500,209800"
tm "WireNameMgr"
)
)
on &637
)
*1409 (Wire
uid 64825,0
shape (OrthoPolyLine
uid 64826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,213000,17500,213000"
pts [
"6750,213000"
"17500,213000"
]
)
start &614
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64830,0
va (VaSet
)
xt "7500,212000,14000,213000"
st "z_addr_o3 : (5:0)"
blo "7500,212800"
tm "WireNameMgr"
)
)
on &638
)
*1410 (Wire
uid 64831,0
shape (OrthoPolyLine
uid 64832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,201000,17500,201000"
pts [
"6750,201000"
"17500,201000"
]
)
start &594
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64836,0
va (VaSet
)
xt "7500,200000,16200,201000"
st "filtered_dat_o3 : (31:0)"
blo "7500,200800"
tm "WireNameMgr"
)
)
on &640
)
*1411 (Wire
uid 64837,0
shape (OrthoPolyLine
uid 64838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6750,199500,17500,199500"
pts [
"6750,199500"
"17500,199500"
]
)
start &591
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 64841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64842,0
va (VaSet
)
xt "7500,198500,17500,199500"
st "filter_coeff_addr_o3 : (2:0)"
blo "7500,199300"
tm "WireNameMgr"
)
)
on &634
)
*1412 (Wire
uid 64843,0
shape (OrthoPolyLine
uid 64844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,193500,-23750,193500"
pts [
"-34000,193500"
"-23750,193500"
]
)
start &572
end &578
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64846,0
va (VaSet
)
xt "-33500,192500,-26500,193500"
st "adc_dat_i3 : (13:0)"
blo "-33500,193300"
tm "WireNameMgr"
)
)
on &645
)
*1413 (Wire
uid 64847,0
shape (OrthoPolyLine
uid 64848,0
va (VaSet
vasetType 3
)
xt "-34000,201000,-23750,201000"
pts [
"-34000,201000"
"-23750,201000"
]
)
end &582
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64852,0
va (VaSet
)
xt "-33500,200000,-30400,201000"
st "clk_50_i3"
blo "-33500,200800"
tm "WireNameMgr"
)
)
on &642
)
*1414 (Wire
uid 64853,0
shape (OrthoPolyLine
uid 64854,0
va (VaSet
vasetType 3
)
xt "-34000,197500,-23750,197500"
pts [
"-34000,197500"
"-23750,197500"
]
)
start &573
end &580
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64856,0
va (VaSet
)
xt "-33500,196500,-29100,197500"
st "adc_rdy_i3"
blo "-33500,197300"
tm "WireNameMgr"
)
)
on &643
)
*1415 (Wire
uid 64857,0
shape (OrthoPolyLine
uid 64858,0
va (VaSet
vasetType 3
)
xt "-34000,195500,-23750,195500"
pts [
"-34000,195500"
"-23750,195500"
]
)
start &574
end &579
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 64859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64860,0
va (VaSet
)
xt "-33500,194500,-29100,195500"
st "adc_ovr_i3"
blo "-33500,195300"
tm "WireNameMgr"
)
)
on &644
)
*1416 (Wire
uid 64861,0
shape (OrthoPolyLine
uid 64862,0
va (VaSet
vasetType 3
)
xt "-34000,199000,-23750,199000"
pts [
"-34000,199000"
"-23750,199000"
]
)
end &581
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64866,0
va (VaSet
)
xt "-33500,198000,-29200,199000"
st "clk_200_i3"
blo "-33500,198800"
tm "WireNameMgr"
)
)
on &646
)
*1417 (Wire
uid 64867,0
shape (OrthoPolyLine
uid 64868,0
va (VaSet
vasetType 3
)
xt "-34000,192000,-23750,192000"
pts [
"-34000,192000"
"-23750,192000"
]
)
end &577
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64872,0
va (VaSet
)
xt "-33500,191000,-26900,192000"
st "adc_coadd_en_i3"
blo "-33500,191800"
tm "WireNameMgr"
)
)
on &641
)
*1418 (Wire
uid 64873,0
shape (OrthoPolyLine
uid 64874,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,204500,-23750,204500"
pts [
"-34000,204500"
"-23750,204500"
]
)
end &585
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64878,0
va (VaSet
)
xt "-33500,203500,-25600,204500"
st "const_val_i3 : (13:0)"
blo "-33500,204300"
tm "WireNameMgr"
)
)
on &647
)
*1419 (Wire
uid 64879,0
shape (OrthoPolyLine
uid 64880,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,203000,-23750,203000"
pts [
"-34000,203000"
"-23750,203000"
]
)
end &583
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64884,0
va (VaSet
)
xt "-33500,202000,-24400,203000"
st "coadded_addr_i3 : (5:0)"
blo "-33500,202800"
tm "WireNameMgr"
)
)
on &648
)
*1420 (Wire
uid 64885,0
shape (OrthoPolyLine
uid 64886,0
va (VaSet
vasetType 3
)
xt "-34000,208500,-23750,208500"
pts [
"-34000,208500"
"-23750,208500"
]
)
end &589
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64890,0
va (VaSet
)
xt "-33500,207500,-27900,208500"
st "dac_dat_en_i3"
blo "-33500,208300"
tm "WireNameMgr"
)
)
on &649
)
*1421 (Wire
uid 64891,0
shape (OrthoPolyLine
uid 64892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,214000,-23750,214000"
pts [
"-34000,214000"
"-23750,214000"
]
)
end &595
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64896,0
va (VaSet
)
xt "-33500,213000,-26000,214000"
st "fsfb_addr_i3 : (5:0)"
blo "-33500,213800"
tm "WireNameMgr"
)
)
on &654
)
*1422 (Wire
uid 64897,0
shape (OrthoPolyLine
uid 64898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,212000,-23750,212000"
pts [
"-34000,212000"
"-23750,212000"
]
)
end &593
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64902,0
va (VaSet
)
xt "-33500,211000,-24900,212000"
st "filtered_addr_i3 : (5:0)"
blo "-33500,211800"
tm "WireNameMgr"
)
)
on &650
)
*1423 (Wire
uid 64903,0
shape (OrthoPolyLine
uid 64904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,206500,-23750,206500"
pts [
"-34000,206500"
"-23750,206500"
]
)
end &587
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64908,0
va (VaSet
)
xt "-33500,205500,-27300,206500"
st "d_dat_i3 : (31:0)"
blo "-33500,206300"
tm "WireNameMgr"
)
)
on &651
)
*1424 (Wire
uid 64909,0
shape (OrthoPolyLine
uid 64910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,210000,-23750,210000"
pts [
"-34000,210000"
"-23750,210000"
]
)
end &592
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64914,0
va (VaSet
)
xt "-33500,209000,-23800,210000"
st "filter_coeff_dat_i3 : (31:0)"
blo "-33500,209800"
tm "WireNameMgr"
)
)
on &652
)
*1425 (Wire
uid 64915,0
shape (OrthoPolyLine
uid 64916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,234000,-23750,234000"
pts [
"-34000,234000"
"-23750,234000"
]
)
end &613
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64920,0
va (VaSet
)
xt "-33500,233000,-25100,234000"
st "servo_mode_i3 : (1:0)"
blo "-33500,233800"
tm "WireNameMgr"
)
)
on &653
)
*1426 (Wire
uid 64921,0
shape (OrthoPolyLine
uid 64922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,219500,-23750,219500"
pts [
"-34000,219500"
"-23750,219500"
]
)
end &602
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64926,0
va (VaSet
)
xt "-33500,218500,-27300,219500"
st "p_dat_i3 : (31:0)"
blo "-33500,219300"
tm "WireNameMgr"
)
)
on &655
)
*1427 (Wire
uid 64927,0
shape (OrthoPolyLine
uid 64928,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,223000,-23750,223000"
pts [
"-34000,223000"
"-23750,223000"
]
)
end &605
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64932,0
va (VaSet
)
xt "-33500,222000,-25600,223000"
st "raw_addr_i3 : (12:0)"
blo "-33500,222800"
tm "WireNameMgr"
)
)
on &658
)
*1428 (Wire
uid 64933,0
shape (OrthoPolyLine
uid 64934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,221000,-23750,221000"
pts [
"-34000,221000"
"-23750,221000"
]
)
end &603
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64938,0
va (VaSet
)
xt "-33500,220000,-25200,221000"
st "ramp_amp_i3 : (13:0)"
blo "-33500,220800"
tm "WireNameMgr"
)
)
on &656
)
*1429 (Wire
uid 64939,0
shape (OrthoPolyLine
uid 64940,0
va (VaSet
vasetType 3
)
xt "-34000,225000,-23750,225000"
pts [
"-34000,225000"
"-23750,225000"
]
)
end &607
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64944,0
va (VaSet
)
xt "-33500,224000,-28900,225000"
st "raw_req_i3"
blo "-33500,224800"
tm "WireNameMgr"
)
)
on &657
)
*1430 (Wire
uid 64945,0
shape (OrthoPolyLine
uid 64946,0
va (VaSet
vasetType 3
)
xt "-34000,230500,-23750,230500"
pts [
"-34000,230500"
"-23750,230500"
]
)
end &610
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64950,0
va (VaSet
)
xt "-33500,229500,-31600,230500"
st "rst_i3"
blo "-33500,230300"
tm "WireNameMgr"
)
)
on &659
)
*1431 (Wire
uid 64951,0
shape (OrthoPolyLine
uid 64952,0
va (VaSet
vasetType 3
)
xt "-34000,228500,-23750,228500"
pts [
"-34000,228500"
"-23750,228500"
]
)
end &609
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64956,0
va (VaSet
)
xt "-33500,227500,-28000,228500"
st "row_switch_i3"
blo "-33500,228300"
tm "WireNameMgr"
)
)
on &660
)
*1432 (Wire
uid 64957,0
shape (OrthoPolyLine
uid 64958,0
va (VaSet
vasetType 3
)
xt "-34000,226500,-23750,226500"
pts [
"-34000,226500"
"-23750,226500"
]
)
end &608
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 64961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64962,0
va (VaSet
)
xt "-33500,225500,-27200,226500"
st "restart_frame_i3"
blo "-33500,226300"
tm "WireNameMgr"
)
)
on &661
)
*1433 (Wire
uid 64963,0
shape (OrthoPolyLine
uid 64964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,217500,-23750,217500"
pts [
"-34000,217500"
"-23750,217500"
]
)
end &600
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64968,0
va (VaSet
)
xt "-33500,216500,-25500,217500"
st "offset_dat_i3 : (31:0)"
blo "-33500,217300"
tm "WireNameMgr"
)
)
on &662
)
*1434 (Wire
uid 64969,0
shape (OrthoPolyLine
uid 64970,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,232000,-23750,232000"
pts [
"-34000,232000"
"-23750,232000"
]
)
end &612
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64974,0
va (VaSet
)
xt "-33500,231000,-24700,232000"
st "sa_bias_dat_i3 : (31:0)"
blo "-33500,231800"
tm "WireNameMgr"
)
)
on &663
)
*1435 (Wire
uid 64975,0
shape (OrthoPolyLine
uid 64976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,235500,-23750,235500"
pts [
"-34000,235500"
"-23750,235500"
]
)
end &615
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64980,0
va (VaSet
)
xt "-33500,234500,-27300,235500"
st "z_dat_i3 : (31:0)"
blo "-33500,235300"
tm "WireNameMgr"
)
)
on &664
)
*1436 (Wire
uid 64981,0
shape (OrthoPolyLine
uid 64982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,237500,-23750,237500"
pts [
"-34000,237500"
"-23750,237500"
]
)
end &616
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 64985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64986,0
va (VaSet
)
xt "-33500,236500,-23400,237500"
st "ramp_step_size_i3 : (13:0)"
blo "-33500,237300"
tm "WireNameMgr"
)
)
on &665
)
*1437 (Wire
uid 65290,0
shape (OrthoPolyLine
uid 65291,0
va (VaSet
vasetType 3
)
xt "7750,255000,18500,255000"
pts [
"7750,255000"
"18500,255000"
]
)
start &682
end &716
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65293,0
va (VaSet
)
xt "8500,254000,13000,255000"
st "dac_clk_o4"
blo "8500,254800"
tm "WireNameMgr"
)
)
on &719
)
*1438 (Wire
uid 65294,0
shape (OrthoPolyLine
uid 65295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,270000,18500,270000"
pts [
"7750,270000"
"18500,270000"
]
)
start &705
end &717
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65297,0
va (VaSet
)
xt "8500,269000,18700,270000"
st "sa_bias_dac_spi_o4 : (2:0)"
blo "8500,269800"
tm "WireNameMgr"
)
)
on &723
)
*1439 (Wire
uid 65298,0
shape (OrthoPolyLine
uid 65299,0
va (VaSet
vasetType 3
)
xt "7750,250500,18500,250500"
pts [
"7750,250500"
"18500,250500"
]
)
start &670
end &714
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65301,0
va (VaSet
)
xt "8500,249500,13000,250500"
st "adc_clk_o4"
blo "8500,250300"
tm "WireNameMgr"
)
)
on &720
)
*1440 (Wire
uid 65302,0
shape (OrthoPolyLine
uid 65303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,253500,18500,253500"
pts [
"7750,253500"
"18500,253500"
]
)
start &680
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65307,0
va (VaSet
)
xt "8500,252500,15000,253500"
st "d_addr_o4 : (5:0)"
blo "8500,253300"
tm "WireNameMgr"
)
)
on &721
)
*1441 (Wire
uid 65308,0
shape (OrthoPolyLine
uid 65309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,274000,-22750,274000"
pts [
"-33000,274000"
"-22750,274000"
]
)
end &692
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65313,0
va (VaSet
)
xt "-32500,273000,-26500,274000"
st "i_dat_i4 : (31:0)"
blo "-32500,273800"
tm "WireNameMgr"
)
)
on &733
)
*1442 (Wire
uid 65314,0
shape (OrthoPolyLine
uid 65315,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,252000,18500,252000"
pts [
"7750,252000"
"18500,252000"
]
)
start &678
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65319,0
va (VaSet
)
xt "8500,251000,17700,252000"
st "coadded_dat_o4 : (31:0)"
blo "8500,251800"
tm "WireNameMgr"
)
)
on &722
)
*1443 (Wire
uid 65320,0
shape (OrthoPolyLine
uid 65321,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,265500,18500,265500"
pts [
"7750,265500"
"18500,265500"
]
)
start &695
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65325,0
va (VaSet
)
xt "8500,264500,15000,265500"
st "p_addr_o4 : (5:0)"
blo "8500,265300"
tm "WireNameMgr"
)
)
on &726
)
*1444 (Wire
uid 65326,0
shape (OrthoPolyLine
uid 65327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,262500,18500,262500"
pts [
"7750,262500"
"18500,262500"
]
)
start &691
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65331,0
va (VaSet
)
xt "8500,261500,14800,262500"
st "i_addr_o4 : (5:0)"
blo "8500,262300"
tm "WireNameMgr"
)
)
on &730
)
*1445 (Wire
uid 65332,0
shape (OrthoPolyLine
uid 65333,0
va (VaSet
vasetType 3
)
xt "7750,267000,18500,267000"
pts [
"7750,267000"
"18500,267000"
]
)
start &698
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 65336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65337,0
va (VaSet
)
xt "8500,266000,13200,267000"
st "raw_ack_o4"
blo "8500,266800"
tm "WireNameMgr"
)
)
on &725
)
*1446 (Wire
uid 65338,0
shape (OrthoPolyLine
uid 65339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,261000,18500,261000"
pts [
"7750,261000"
"18500,261000"
]
)
start &690
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65343,0
va (VaSet
)
xt "8500,260000,16100,261000"
st "fsfb_dat_o4 : (31:0)"
blo "8500,260800"
tm "WireNameMgr"
)
)
on &727
)
*1447 (Wire
uid 65344,0
shape (OrthoPolyLine
uid 65345,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,256500,18500,256500"
pts [
"7750,256500"
"18500,256500"
]
)
start &684
end &715
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65347,0
va (VaSet
)
xt "8500,255500,15700,256500"
st "dac_dat_o4 : (13:0)"
blo "8500,256300"
tm "WireNameMgr"
)
)
on &729
)
*1448 (Wire
uid 65348,0
shape (OrthoPolyLine
uid 65349,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,264000,18500,264000"
pts [
"7750,264000"
"18500,264000"
]
)
start &693
end &718
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65351,0
va (VaSet
)
xt "8500,263000,17900,264000"
st "offset_dac_spi_o4 : (2:0)"
blo "8500,263800"
tm "WireNameMgr"
)
)
on &724
)
*1449 (Wire
uid 65352,0
shape (OrthoPolyLine
uid 65353,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,268500,18500,268500"
pts [
"7750,268500"
"18500,268500"
]
)
start &700
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65357,0
va (VaSet
)
xt "8500,267500,15700,268500"
st "raw_dat_o4 : (13:0)"
blo "8500,268300"
tm "WireNameMgr"
)
)
on &731
)
*1450 (Wire
uid 65358,0
shape (OrthoPolyLine
uid 65359,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,271500,18500,271500"
pts [
"7750,271500"
"18500,271500"
]
)
start &708
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65363,0
va (VaSet
)
xt "8500,270500,15000,271500"
st "z_addr_o4 : (5:0)"
blo "8500,271300"
tm "WireNameMgr"
)
)
on &732
)
*1451 (Wire
uid 65364,0
shape (OrthoPolyLine
uid 65365,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,259500,18500,259500"
pts [
"7750,259500"
"18500,259500"
]
)
start &688
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65369,0
va (VaSet
)
xt "8500,258500,17200,259500"
st "filtered_dat_o4 : (31:0)"
blo "8500,259300"
tm "WireNameMgr"
)
)
on &734
)
*1452 (Wire
uid 65370,0
shape (OrthoPolyLine
uid 65371,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,258000,18500,258000"
pts [
"7750,258000"
"18500,258000"
]
)
start &685
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65375,0
va (VaSet
)
xt "8500,257000,18500,258000"
st "filter_coeff_addr_o4 : (2:0)"
blo "8500,257800"
tm "WireNameMgr"
)
)
on &728
)
*1453 (Wire
uid 65376,0
shape (OrthoPolyLine
uid 65377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,252000,-22750,252000"
pts [
"-33000,252000"
"-22750,252000"
]
)
start &666
end &672
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65379,0
va (VaSet
)
xt "-32500,251000,-25500,252000"
st "adc_dat_i4 : (13:0)"
blo "-32500,251800"
tm "WireNameMgr"
)
)
on &739
)
*1454 (Wire
uid 65380,0
shape (OrthoPolyLine
uid 65381,0
va (VaSet
vasetType 3
)
xt "-33000,259500,-22750,259500"
pts [
"-33000,259500"
"-22750,259500"
]
)
end &676
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65385,0
va (VaSet
)
xt "-32500,258500,-29400,259500"
st "clk_50_i4"
blo "-32500,259300"
tm "WireNameMgr"
)
)
on &736
)
*1455 (Wire
uid 65386,0
shape (OrthoPolyLine
uid 65387,0
va (VaSet
vasetType 3
)
xt "-33000,256000,-22750,256000"
pts [
"-33000,256000"
"-22750,256000"
]
)
start &667
end &674
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65389,0
va (VaSet
)
xt "-32500,255000,-28100,256000"
st "adc_rdy_i4"
blo "-32500,255800"
tm "WireNameMgr"
)
)
on &737
)
*1456 (Wire
uid 65390,0
shape (OrthoPolyLine
uid 65391,0
va (VaSet
vasetType 3
)
xt "-33000,254000,-22750,254000"
pts [
"-33000,254000"
"-22750,254000"
]
)
start &668
end &673
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65393,0
va (VaSet
)
xt "-32500,253000,-28100,254000"
st "adc_ovr_i4"
blo "-32500,253800"
tm "WireNameMgr"
)
)
on &738
)
*1457 (Wire
uid 65394,0
shape (OrthoPolyLine
uid 65395,0
va (VaSet
vasetType 3
)
xt "-33000,257500,-22750,257500"
pts [
"-33000,257500"
"-22750,257500"
]
)
end &675
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65399,0
va (VaSet
)
xt "-32500,256500,-28200,257500"
st "clk_200_i4"
blo "-32500,257300"
tm "WireNameMgr"
)
)
on &740
)
*1458 (Wire
uid 65400,0
shape (OrthoPolyLine
uid 65401,0
va (VaSet
vasetType 3
)
xt "-33000,250500,-22750,250500"
pts [
"-33000,250500"
"-22750,250500"
]
)
end &671
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65405,0
va (VaSet
)
xt "-32500,249500,-25900,250500"
st "adc_coadd_en_i4"
blo "-32500,250300"
tm "WireNameMgr"
)
)
on &735
)
*1459 (Wire
uid 65406,0
shape (OrthoPolyLine
uid 65407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,263000,-22750,263000"
pts [
"-33000,263000"
"-22750,263000"
]
)
end &679
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65411,0
va (VaSet
)
xt "-32500,262000,-24600,263000"
st "const_val_i4 : (13:0)"
blo "-32500,262800"
tm "WireNameMgr"
)
)
on &741
)
*1460 (Wire
uid 65412,0
shape (OrthoPolyLine
uid 65413,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,261500,-22750,261500"
pts [
"-33000,261500"
"-22750,261500"
]
)
end &677
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65417,0
va (VaSet
)
xt "-32500,260500,-23400,261500"
st "coadded_addr_i4 : (5:0)"
blo "-32500,261300"
tm "WireNameMgr"
)
)
on &742
)
*1461 (Wire
uid 65418,0
shape (OrthoPolyLine
uid 65419,0
va (VaSet
vasetType 3
)
xt "-33000,267000,-22750,267000"
pts [
"-33000,267000"
"-22750,267000"
]
)
end &683
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65423,0
va (VaSet
)
xt "-32500,266000,-26900,267000"
st "dac_dat_en_i4"
blo "-32500,266800"
tm "WireNameMgr"
)
)
on &743
)
*1462 (Wire
uid 65424,0
shape (OrthoPolyLine
uid 65425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,272500,-22750,272500"
pts [
"-33000,272500"
"-22750,272500"
]
)
end &689
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65429,0
va (VaSet
)
xt "-32500,271500,-25000,272500"
st "fsfb_addr_i4 : (5:0)"
blo "-32500,272300"
tm "WireNameMgr"
)
)
on &748
)
*1463 (Wire
uid 65430,0
shape (OrthoPolyLine
uid 65431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,270500,-22750,270500"
pts [
"-33000,270500"
"-22750,270500"
]
)
end &687
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65435,0
va (VaSet
)
xt "-32500,269500,-23900,270500"
st "filtered_addr_i4 : (5:0)"
blo "-32500,270300"
tm "WireNameMgr"
)
)
on &744
)
*1464 (Wire
uid 65436,0
shape (OrthoPolyLine
uid 65437,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,265000,-22750,265000"
pts [
"-33000,265000"
"-22750,265000"
]
)
end &681
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65441,0
va (VaSet
)
xt "-32500,264000,-26300,265000"
st "d_dat_i4 : (31:0)"
blo "-32500,264800"
tm "WireNameMgr"
)
)
on &745
)
*1465 (Wire
uid 65442,0
shape (OrthoPolyLine
uid 65443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,268500,-22750,268500"
pts [
"-33000,268500"
"-22750,268500"
]
)
end &686
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65447,0
va (VaSet
)
xt "-32500,267500,-22800,268500"
st "filter_coeff_dat_i4 : (31:0)"
blo "-32500,268300"
tm "WireNameMgr"
)
)
on &746
)
*1466 (Wire
uid 65448,0
shape (OrthoPolyLine
uid 65449,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,292500,-22750,292500"
pts [
"-33000,292500"
"-22750,292500"
]
)
end &707
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65453,0
va (VaSet
)
xt "-32500,291500,-24100,292500"
st "servo_mode_i4 : (1:0)"
blo "-32500,292300"
tm "WireNameMgr"
)
)
on &747
)
*1467 (Wire
uid 65454,0
shape (OrthoPolyLine
uid 65455,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,278000,-22750,278000"
pts [
"-33000,278000"
"-22750,278000"
]
)
end &696
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65459,0
va (VaSet
)
xt "-32500,277000,-26300,278000"
st "p_dat_i4 : (31:0)"
blo "-32500,277800"
tm "WireNameMgr"
)
)
on &749
)
*1468 (Wire
uid 65460,0
shape (OrthoPolyLine
uid 65461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,281500,-22750,281500"
pts [
"-33000,281500"
"-22750,281500"
]
)
end &699
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65465,0
va (VaSet
)
xt "-32500,280500,-24600,281500"
st "raw_addr_i4 : (12:0)"
blo "-32500,281300"
tm "WireNameMgr"
)
)
on &752
)
*1469 (Wire
uid 65466,0
shape (OrthoPolyLine
uid 65467,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,279500,-22750,279500"
pts [
"-33000,279500"
"-22750,279500"
]
)
end &697
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65471,0
va (VaSet
)
xt "-32500,278500,-24200,279500"
st "ramp_amp_i4 : (13:0)"
blo "-32500,279300"
tm "WireNameMgr"
)
)
on &750
)
*1470 (Wire
uid 65472,0
shape (OrthoPolyLine
uid 65473,0
va (VaSet
vasetType 3
)
xt "-33000,283500,-22750,283500"
pts [
"-33000,283500"
"-22750,283500"
]
)
end &701
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65477,0
va (VaSet
)
xt "-32500,282500,-27900,283500"
st "raw_req_i4"
blo "-32500,283300"
tm "WireNameMgr"
)
)
on &751
)
*1471 (Wire
uid 65478,0
shape (OrthoPolyLine
uid 65479,0
va (VaSet
vasetType 3
)
xt "-33000,289000,-22750,289000"
pts [
"-33000,289000"
"-22750,289000"
]
)
end &704
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65483,0
va (VaSet
)
xt "-32500,288000,-30600,289000"
st "rst_i4"
blo "-32500,288800"
tm "WireNameMgr"
)
)
on &753
)
*1472 (Wire
uid 65484,0
shape (OrthoPolyLine
uid 65485,0
va (VaSet
vasetType 3
)
xt "-33000,287000,-22750,287000"
pts [
"-33000,287000"
"-22750,287000"
]
)
end &703
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65489,0
va (VaSet
)
xt "-32500,286000,-27000,287000"
st "row_switch_i4"
blo "-32500,286800"
tm "WireNameMgr"
)
)
on &754
)
*1473 (Wire
uid 65490,0
shape (OrthoPolyLine
uid 65491,0
va (VaSet
vasetType 3
)
xt "-33000,285000,-22750,285000"
pts [
"-33000,285000"
"-22750,285000"
]
)
end &702
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65495,0
va (VaSet
)
xt "-32500,284000,-26200,285000"
st "restart_frame_i4"
blo "-32500,284800"
tm "WireNameMgr"
)
)
on &755
)
*1474 (Wire
uid 65496,0
shape (OrthoPolyLine
uid 65497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,276000,-22750,276000"
pts [
"-33000,276000"
"-22750,276000"
]
)
end &694
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65501,0
va (VaSet
)
xt "-32500,275000,-24500,276000"
st "offset_dat_i4 : (31:0)"
blo "-32500,275800"
tm "WireNameMgr"
)
)
on &756
)
*1475 (Wire
uid 65502,0
shape (OrthoPolyLine
uid 65503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,290500,-22750,290500"
pts [
"-33000,290500"
"-22750,290500"
]
)
end &706
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65507,0
va (VaSet
)
xt "-32500,289500,-23700,290500"
st "sa_bias_dat_i4 : (31:0)"
blo "-32500,290300"
tm "WireNameMgr"
)
)
on &757
)
*1476 (Wire
uid 65508,0
shape (OrthoPolyLine
uid 65509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,294000,-22750,294000"
pts [
"-33000,294000"
"-22750,294000"
]
)
end &709
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65513,0
va (VaSet
)
xt "-32500,293000,-26300,294000"
st "z_dat_i4 : (31:0)"
blo "-32500,293800"
tm "WireNameMgr"
)
)
on &758
)
*1477 (Wire
uid 65514,0
shape (OrthoPolyLine
uid 65515,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,296000,-22750,296000"
pts [
"-33000,296000"
"-22750,296000"
]
)
end &710
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65519,0
va (VaSet
)
xt "-32500,295000,-22400,296000"
st "ramp_step_size_i4 : (13:0)"
blo "-32500,295800"
tm "WireNameMgr"
)
)
on &759
)
*1478 (Wire
uid 65823,0
shape (OrthoPolyLine
uid 65824,0
va (VaSet
vasetType 3
)
xt "223250,74500,234000,74500"
pts [
"223250,74500"
"234000,74500"
]
)
start &776
end &810
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65826,0
va (VaSet
)
xt "224000,73500,228500,74500"
st "dac_clk_o5"
blo "224000,74300"
tm "WireNameMgr"
)
)
on &813
)
*1479 (Wire
uid 65827,0
shape (OrthoPolyLine
uid 65828,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,89500,234000,89500"
pts [
"223250,89500"
"234000,89500"
]
)
start &799
end &811
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65830,0
va (VaSet
)
xt "224000,88500,234200,89500"
st "sa_bias_dac_spi_o5 : (2:0)"
blo "224000,89300"
tm "WireNameMgr"
)
)
on &817
)
*1480 (Wire
uid 65831,0
shape (OrthoPolyLine
uid 65832,0
va (VaSet
vasetType 3
)
xt "223250,70000,234000,70000"
pts [
"223250,70000"
"234000,70000"
]
)
start &764
end &808
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65834,0
va (VaSet
)
xt "224000,69000,228500,70000"
st "adc_clk_o5"
blo "224000,69800"
tm "WireNameMgr"
)
)
on &814
)
*1481 (Wire
uid 65835,0
shape (OrthoPolyLine
uid 65836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,73000,234000,73000"
pts [
"223250,73000"
"234000,73000"
]
)
start &774
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65840,0
va (VaSet
)
xt "224000,72000,230500,73000"
st "d_addr_o5 : (5:0)"
blo "224000,72800"
tm "WireNameMgr"
)
)
on &815
)
*1482 (Wire
uid 65841,0
shape (OrthoPolyLine
uid 65842,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,93500,192750,93500"
pts [
"182500,93500"
"192750,93500"
]
)
end &786
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65846,0
va (VaSet
)
xt "183000,92500,189000,93500"
st "i_dat_i5 : (31:0)"
blo "183000,93300"
tm "WireNameMgr"
)
)
on &827
)
*1483 (Wire
uid 65847,0
shape (OrthoPolyLine
uid 65848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,71500,234000,71500"
pts [
"223250,71500"
"234000,71500"
]
)
start &772
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65852,0
va (VaSet
)
xt "224000,70500,233200,71500"
st "coadded_dat_o5 : (31:0)"
blo "224000,71300"
tm "WireNameMgr"
)
)
on &816
)
*1484 (Wire
uid 65853,0
shape (OrthoPolyLine
uid 65854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,85000,234000,85000"
pts [
"223250,85000"
"234000,85000"
]
)
start &789
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65858,0
va (VaSet
)
xt "224000,84000,230500,85000"
st "p_addr_o5 : (5:0)"
blo "224000,84800"
tm "WireNameMgr"
)
)
on &820
)
*1485 (Wire
uid 65859,0
shape (OrthoPolyLine
uid 65860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,82000,234000,82000"
pts [
"223250,82000"
"234000,82000"
]
)
start &785
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65864,0
va (VaSet
)
xt "224000,81000,230300,82000"
st "i_addr_o5 : (5:0)"
blo "224000,81800"
tm "WireNameMgr"
)
)
on &824
)
*1486 (Wire
uid 65865,0
shape (OrthoPolyLine
uid 65866,0
va (VaSet
vasetType 3
)
xt "223250,86500,234000,86500"
pts [
"223250,86500"
"234000,86500"
]
)
start &792
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 65869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65870,0
va (VaSet
)
xt "224000,85500,228700,86500"
st "raw_ack_o5"
blo "224000,86300"
tm "WireNameMgr"
)
)
on &819
)
*1487 (Wire
uid 65871,0
shape (OrthoPolyLine
uid 65872,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,80500,234000,80500"
pts [
"223250,80500"
"234000,80500"
]
)
start &784
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65876,0
va (VaSet
)
xt "224000,79500,231600,80500"
st "fsfb_dat_o5 : (31:0)"
blo "224000,80300"
tm "WireNameMgr"
)
)
on &821
)
*1488 (Wire
uid 65877,0
shape (OrthoPolyLine
uid 65878,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,76000,234000,76000"
pts [
"223250,76000"
"234000,76000"
]
)
start &778
end &809
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65880,0
va (VaSet
)
xt "224000,75000,231200,76000"
st "dac_dat_o5 : (13:0)"
blo "224000,75800"
tm "WireNameMgr"
)
)
on &823
)
*1489 (Wire
uid 65881,0
shape (OrthoPolyLine
uid 65882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,83500,234000,83500"
pts [
"223250,83500"
"234000,83500"
]
)
start &787
end &812
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65884,0
va (VaSet
)
xt "224000,82500,233400,83500"
st "offset_dac_spi_o5 : (2:0)"
blo "224000,83300"
tm "WireNameMgr"
)
)
on &818
)
*1490 (Wire
uid 65885,0
shape (OrthoPolyLine
uid 65886,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,88000,234000,88000"
pts [
"223250,88000"
"234000,88000"
]
)
start &794
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65890,0
va (VaSet
)
xt "224000,87000,231200,88000"
st "raw_dat_o5 : (13:0)"
blo "224000,87800"
tm "WireNameMgr"
)
)
on &825
)
*1491 (Wire
uid 65891,0
shape (OrthoPolyLine
uid 65892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,91000,234000,91000"
pts [
"223250,91000"
"234000,91000"
]
)
start &802
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65896,0
va (VaSet
)
xt "224000,90000,230500,91000"
st "z_addr_o5 : (5:0)"
blo "224000,90800"
tm "WireNameMgr"
)
)
on &826
)
*1492 (Wire
uid 65897,0
shape (OrthoPolyLine
uid 65898,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,79000,234000,79000"
pts [
"223250,79000"
"234000,79000"
]
)
start &782
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65902,0
va (VaSet
)
xt "224000,78000,232700,79000"
st "filtered_dat_o5 : (31:0)"
blo "224000,78800"
tm "WireNameMgr"
)
)
on &828
)
*1493 (Wire
uid 65903,0
shape (OrthoPolyLine
uid 65904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223250,77500,234000,77500"
pts [
"223250,77500"
"234000,77500"
]
)
start &779
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 65907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65908,0
va (VaSet
)
xt "224000,76500,234000,77500"
st "filter_coeff_addr_o5 : (2:0)"
blo "224000,77300"
tm "WireNameMgr"
)
)
on &822
)
*1494 (Wire
uid 65909,0
shape (OrthoPolyLine
uid 65910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,71500,192750,71500"
pts [
"182500,71500"
"192750,71500"
]
)
start &760
end &766
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65912,0
va (VaSet
)
xt "183000,70500,190000,71500"
st "adc_dat_i5 : (13:0)"
blo "183000,71300"
tm "WireNameMgr"
)
)
on &833
)
*1495 (Wire
uid 65913,0
shape (OrthoPolyLine
uid 65914,0
va (VaSet
vasetType 3
)
xt "182500,79000,192750,79000"
pts [
"182500,79000"
"192750,79000"
]
)
end &770
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65918,0
va (VaSet
)
xt "183000,78000,186100,79000"
st "clk_50_i5"
blo "183000,78800"
tm "WireNameMgr"
)
)
on &830
)
*1496 (Wire
uid 65919,0
shape (OrthoPolyLine
uid 65920,0
va (VaSet
vasetType 3
)
xt "182500,75500,192750,75500"
pts [
"182500,75500"
"192750,75500"
]
)
start &761
end &768
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65922,0
va (VaSet
)
xt "183000,74500,187400,75500"
st "adc_rdy_i5"
blo "183000,75300"
tm "WireNameMgr"
)
)
on &831
)
*1497 (Wire
uid 65923,0
shape (OrthoPolyLine
uid 65924,0
va (VaSet
vasetType 3
)
xt "182500,73500,192750,73500"
pts [
"182500,73500"
"192750,73500"
]
)
start &762
end &767
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 65925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65926,0
va (VaSet
)
xt "183000,72500,187400,73500"
st "adc_ovr_i5"
blo "183000,73300"
tm "WireNameMgr"
)
)
on &832
)
*1498 (Wire
uid 65927,0
shape (OrthoPolyLine
uid 65928,0
va (VaSet
vasetType 3
)
xt "182500,77000,192750,77000"
pts [
"182500,77000"
"192750,77000"
]
)
end &769
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65932,0
va (VaSet
)
xt "183000,76000,187300,77000"
st "clk_200_i5"
blo "183000,76800"
tm "WireNameMgr"
)
)
on &834
)
*1499 (Wire
uid 65933,0
shape (OrthoPolyLine
uid 65934,0
va (VaSet
vasetType 3
)
xt "182500,70000,192750,70000"
pts [
"182500,70000"
"192750,70000"
]
)
end &765
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65938,0
va (VaSet
)
xt "183000,69000,189600,70000"
st "adc_coadd_en_i5"
blo "183000,69800"
tm "WireNameMgr"
)
)
on &829
)
*1500 (Wire
uid 65939,0
shape (OrthoPolyLine
uid 65940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,82500,192750,82500"
pts [
"182500,82500"
"192750,82500"
]
)
end &773
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65944,0
va (VaSet
)
xt "183000,81500,190900,82500"
st "const_val_i5 : (13:0)"
blo "183000,82300"
tm "WireNameMgr"
)
)
on &835
)
*1501 (Wire
uid 65945,0
shape (OrthoPolyLine
uid 65946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,81000,192750,81000"
pts [
"182500,81000"
"192750,81000"
]
)
end &771
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65950,0
va (VaSet
)
xt "183000,80000,192100,81000"
st "coadded_addr_i5 : (5:0)"
blo "183000,80800"
tm "WireNameMgr"
)
)
on &836
)
*1502 (Wire
uid 65951,0
shape (OrthoPolyLine
uid 65952,0
va (VaSet
vasetType 3
)
xt "182500,86500,192750,86500"
pts [
"182500,86500"
"192750,86500"
]
)
end &777
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 65955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65956,0
va (VaSet
)
xt "183000,85500,188600,86500"
st "dac_dat_en_i5"
blo "183000,86300"
tm "WireNameMgr"
)
)
on &837
)
*1503 (Wire
uid 65957,0
shape (OrthoPolyLine
uid 65958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,92000,192750,92000"
pts [
"182500,92000"
"192750,92000"
]
)
end &783
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65962,0
va (VaSet
)
xt "183000,91000,190500,92000"
st "fsfb_addr_i5 : (5:0)"
blo "183000,91800"
tm "WireNameMgr"
)
)
on &842
)
*1504 (Wire
uid 65963,0
shape (OrthoPolyLine
uid 65964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,90000,192750,90000"
pts [
"182500,90000"
"192750,90000"
]
)
end &781
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65968,0
va (VaSet
)
xt "183000,89000,191600,90000"
st "filtered_addr_i5 : (5:0)"
blo "183000,89800"
tm "WireNameMgr"
)
)
on &838
)
*1505 (Wire
uid 65969,0
shape (OrthoPolyLine
uid 65970,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,84500,192750,84500"
pts [
"182500,84500"
"192750,84500"
]
)
end &775
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65974,0
va (VaSet
)
xt "183000,83500,189200,84500"
st "d_dat_i5 : (31:0)"
blo "183000,84300"
tm "WireNameMgr"
)
)
on &839
)
*1506 (Wire
uid 65975,0
shape (OrthoPolyLine
uid 65976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,88000,192750,88000"
pts [
"182500,88000"
"192750,88000"
]
)
end &780
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65980,0
va (VaSet
)
xt "183000,87000,192700,88000"
st "filter_coeff_dat_i5 : (31:0)"
blo "183000,87800"
tm "WireNameMgr"
)
)
on &840
)
*1507 (Wire
uid 65981,0
shape (OrthoPolyLine
uid 65982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,112000,192750,112000"
pts [
"182500,112000"
"192750,112000"
]
)
end &801
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65986,0
va (VaSet
)
xt "183000,111000,191400,112000"
st "servo_mode_i5 : (1:0)"
blo "183000,111800"
tm "WireNameMgr"
)
)
on &841
)
*1508 (Wire
uid 65987,0
shape (OrthoPolyLine
uid 65988,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,97500,192750,97500"
pts [
"182500,97500"
"192750,97500"
]
)
end &790
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65992,0
va (VaSet
)
xt "183000,96500,189200,97500"
st "p_dat_i5 : (31:0)"
blo "183000,97300"
tm "WireNameMgr"
)
)
on &843
)
*1509 (Wire
uid 65993,0
shape (OrthoPolyLine
uid 65994,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,101000,192750,101000"
pts [
"182500,101000"
"192750,101000"
]
)
end &793
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 65997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65998,0
va (VaSet
)
xt "183000,100000,190900,101000"
st "raw_addr_i5 : (12:0)"
blo "183000,100800"
tm "WireNameMgr"
)
)
on &846
)
*1510 (Wire
uid 65999,0
shape (OrthoPolyLine
uid 66000,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,99000,192750,99000"
pts [
"182500,99000"
"192750,99000"
]
)
end &791
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66004,0
va (VaSet
)
xt "183000,98000,191300,99000"
st "ramp_amp_i5 : (13:0)"
blo "183000,98800"
tm "WireNameMgr"
)
)
on &844
)
*1511 (Wire
uid 66005,0
shape (OrthoPolyLine
uid 66006,0
va (VaSet
vasetType 3
)
xt "182500,103000,192750,103000"
pts [
"182500,103000"
"192750,103000"
]
)
end &795
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66010,0
va (VaSet
)
xt "183000,102000,187600,103000"
st "raw_req_i5"
blo "183000,102800"
tm "WireNameMgr"
)
)
on &845
)
*1512 (Wire
uid 66011,0
shape (OrthoPolyLine
uid 66012,0
va (VaSet
vasetType 3
)
xt "182500,108500,192750,108500"
pts [
"182500,108500"
"192750,108500"
]
)
end &798
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66016,0
va (VaSet
)
xt "183000,107500,184900,108500"
st "rst_i5"
blo "183000,108300"
tm "WireNameMgr"
)
)
on &847
)
*1513 (Wire
uid 66017,0
shape (OrthoPolyLine
uid 66018,0
va (VaSet
vasetType 3
)
xt "182500,106500,192750,106500"
pts [
"182500,106500"
"192750,106500"
]
)
end &797
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66022,0
va (VaSet
)
xt "183000,105500,188500,106500"
st "row_switch_i5"
blo "183000,106300"
tm "WireNameMgr"
)
)
on &848
)
*1514 (Wire
uid 66023,0
shape (OrthoPolyLine
uid 66024,0
va (VaSet
vasetType 3
)
xt "182500,104500,192750,104500"
pts [
"182500,104500"
"192750,104500"
]
)
end &796
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66028,0
va (VaSet
)
xt "183000,103500,189300,104500"
st "restart_frame_i5"
blo "183000,104300"
tm "WireNameMgr"
)
)
on &849
)
*1515 (Wire
uid 66029,0
shape (OrthoPolyLine
uid 66030,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,95500,192750,95500"
pts [
"182500,95500"
"192750,95500"
]
)
end &788
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66034,0
va (VaSet
)
xt "183000,94500,191000,95500"
st "offset_dat_i5 : (31:0)"
blo "183000,95300"
tm "WireNameMgr"
)
)
on &850
)
*1516 (Wire
uid 66035,0
shape (OrthoPolyLine
uid 66036,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,110000,192750,110000"
pts [
"182500,110000"
"192750,110000"
]
)
end &800
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66040,0
va (VaSet
)
xt "183000,109000,191800,110000"
st "sa_bias_dat_i5 : (31:0)"
blo "183000,109800"
tm "WireNameMgr"
)
)
on &851
)
*1517 (Wire
uid 66041,0
shape (OrthoPolyLine
uid 66042,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,113500,192750,113500"
pts [
"182500,113500"
"192750,113500"
]
)
end &803
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66046,0
va (VaSet
)
xt "183000,112500,189200,113500"
st "z_dat_i5 : (31:0)"
blo "183000,113300"
tm "WireNameMgr"
)
)
on &852
)
*1518 (Wire
uid 66047,0
shape (OrthoPolyLine
uid 66048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182500,115500,192750,115500"
pts [
"182500,115500"
"192750,115500"
]
)
end &804
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66052,0
va (VaSet
)
xt "183000,114500,193100,115500"
st "ramp_step_size_i5 : (13:0)"
blo "183000,115300"
tm "WireNameMgr"
)
)
on &853
)
*1519 (Wire
uid 66356,0
shape (OrthoPolyLine
uid 66357,0
va (VaSet
vasetType 3
)
xt "221250,131500,232000,131500"
pts [
"221250,131500"
"232000,131500"
]
)
start &870
end &904
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66359,0
va (VaSet
)
xt "222000,130500,226500,131500"
st "dac_clk_o6"
blo "222000,131300"
tm "WireNameMgr"
)
)
on &907
)
*1520 (Wire
uid 66360,0
shape (OrthoPolyLine
uid 66361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,146500,232000,146500"
pts [
"221250,146500"
"232000,146500"
]
)
start &893
end &905
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66363,0
va (VaSet
)
xt "222000,145500,232200,146500"
st "sa_bias_dac_spi_o6 : (2:0)"
blo "222000,146300"
tm "WireNameMgr"
)
)
on &911
)
*1521 (Wire
uid 66364,0
shape (OrthoPolyLine
uid 66365,0
va (VaSet
vasetType 3
)
xt "221250,127000,232000,127000"
pts [
"221250,127000"
"232000,127000"
]
)
start &858
end &902
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66367,0
va (VaSet
)
xt "222000,126000,226500,127000"
st "adc_clk_o6"
blo "222000,126800"
tm "WireNameMgr"
)
)
on &908
)
*1522 (Wire
uid 66368,0
shape (OrthoPolyLine
uid 66369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,130000,232000,130000"
pts [
"221250,130000"
"232000,130000"
]
)
start &868
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66373,0
va (VaSet
)
xt "222000,129000,228500,130000"
st "d_addr_o6 : (5:0)"
blo "222000,129800"
tm "WireNameMgr"
)
)
on &909
)
*1523 (Wire
uid 66374,0
shape (OrthoPolyLine
uid 66375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,150500,190750,150500"
pts [
"180500,150500"
"190750,150500"
]
)
end &880
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66379,0
va (VaSet
)
xt "181000,149500,187000,150500"
st "i_dat_i6 : (31:0)"
blo "181000,150300"
tm "WireNameMgr"
)
)
on &921
)
*1524 (Wire
uid 66380,0
shape (OrthoPolyLine
uid 66381,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,128500,232000,128500"
pts [
"221250,128500"
"232000,128500"
]
)
start &866
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66385,0
va (VaSet
)
xt "222000,127500,231200,128500"
st "coadded_dat_o6 : (31:0)"
blo "222000,128300"
tm "WireNameMgr"
)
)
on &910
)
*1525 (Wire
uid 66386,0
shape (OrthoPolyLine
uid 66387,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,142000,232000,142000"
pts [
"221250,142000"
"232000,142000"
]
)
start &883
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66391,0
va (VaSet
)
xt "222000,141000,228500,142000"
st "p_addr_o6 : (5:0)"
blo "222000,141800"
tm "WireNameMgr"
)
)
on &914
)
*1526 (Wire
uid 66392,0
shape (OrthoPolyLine
uid 66393,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,139000,232000,139000"
pts [
"221250,139000"
"232000,139000"
]
)
start &879
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66397,0
va (VaSet
)
xt "222000,138000,228300,139000"
st "i_addr_o6 : (5:0)"
blo "222000,138800"
tm "WireNameMgr"
)
)
on &918
)
*1527 (Wire
uid 66398,0
shape (OrthoPolyLine
uid 66399,0
va (VaSet
vasetType 3
)
xt "221250,143500,232000,143500"
pts [
"221250,143500"
"232000,143500"
]
)
start &886
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 66402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66403,0
va (VaSet
)
xt "222000,142500,226700,143500"
st "raw_ack_o6"
blo "222000,143300"
tm "WireNameMgr"
)
)
on &913
)
*1528 (Wire
uid 66404,0
shape (OrthoPolyLine
uid 66405,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,137500,232000,137500"
pts [
"221250,137500"
"232000,137500"
]
)
start &878
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66409,0
va (VaSet
)
xt "222000,136500,229600,137500"
st "fsfb_dat_o6 : (31:0)"
blo "222000,137300"
tm "WireNameMgr"
)
)
on &915
)
*1529 (Wire
uid 66410,0
shape (OrthoPolyLine
uid 66411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,133000,232000,133000"
pts [
"221250,133000"
"232000,133000"
]
)
start &872
end &903
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66413,0
va (VaSet
)
xt "222000,132000,229200,133000"
st "dac_dat_o6 : (13:0)"
blo "222000,132800"
tm "WireNameMgr"
)
)
on &917
)
*1530 (Wire
uid 66414,0
shape (OrthoPolyLine
uid 66415,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,140500,232000,140500"
pts [
"221250,140500"
"232000,140500"
]
)
start &881
end &906
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66417,0
va (VaSet
)
xt "222000,139500,231400,140500"
st "offset_dac_spi_o6 : (2:0)"
blo "222000,140300"
tm "WireNameMgr"
)
)
on &912
)
*1531 (Wire
uid 66418,0
shape (OrthoPolyLine
uid 66419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,145000,232000,145000"
pts [
"221250,145000"
"232000,145000"
]
)
start &888
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66423,0
va (VaSet
)
xt "222000,144000,229200,145000"
st "raw_dat_o6 : (13:0)"
blo "222000,144800"
tm "WireNameMgr"
)
)
on &919
)
*1532 (Wire
uid 66424,0
shape (OrthoPolyLine
uid 66425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,148000,232000,148000"
pts [
"221250,148000"
"232000,148000"
]
)
start &896
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66429,0
va (VaSet
)
xt "222000,147000,228500,148000"
st "z_addr_o6 : (5:0)"
blo "222000,147800"
tm "WireNameMgr"
)
)
on &920
)
*1533 (Wire
uid 66430,0
shape (OrthoPolyLine
uid 66431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,136000,232000,136000"
pts [
"221250,136000"
"232000,136000"
]
)
start &876
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66435,0
va (VaSet
)
xt "222000,135000,230700,136000"
st "filtered_dat_o6 : (31:0)"
blo "222000,135800"
tm "WireNameMgr"
)
)
on &922
)
*1534 (Wire
uid 66436,0
shape (OrthoPolyLine
uid 66437,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "221250,134500,232000,134500"
pts [
"221250,134500"
"232000,134500"
]
)
start &873
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66441,0
va (VaSet
)
xt "222000,133500,232000,134500"
st "filter_coeff_addr_o6 : (2:0)"
blo "222000,134300"
tm "WireNameMgr"
)
)
on &916
)
*1535 (Wire
uid 66442,0
shape (OrthoPolyLine
uid 66443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,128500,190750,128500"
pts [
"180500,128500"
"190750,128500"
]
)
start &854
end &860
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66445,0
va (VaSet
)
xt "181000,127500,188000,128500"
st "adc_dat_i6 : (13:0)"
blo "181000,128300"
tm "WireNameMgr"
)
)
on &927
)
*1536 (Wire
uid 66446,0
shape (OrthoPolyLine
uid 66447,0
va (VaSet
vasetType 3
)
xt "180500,136000,190750,136000"
pts [
"180500,136000"
"190750,136000"
]
)
end &864
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66451,0
va (VaSet
)
xt "181000,135000,184100,136000"
st "clk_50_i6"
blo "181000,135800"
tm "WireNameMgr"
)
)
on &924
)
*1537 (Wire
uid 66452,0
shape (OrthoPolyLine
uid 66453,0
va (VaSet
vasetType 3
)
xt "180500,132500,190750,132500"
pts [
"180500,132500"
"190750,132500"
]
)
start &855
end &862
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66455,0
va (VaSet
)
xt "181000,131500,185400,132500"
st "adc_rdy_i6"
blo "181000,132300"
tm "WireNameMgr"
)
)
on &925
)
*1538 (Wire
uid 66456,0
shape (OrthoPolyLine
uid 66457,0
va (VaSet
vasetType 3
)
xt "180500,130500,190750,130500"
pts [
"180500,130500"
"190750,130500"
]
)
start &856
end &861
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66459,0
va (VaSet
)
xt "181000,129500,185400,130500"
st "adc_ovr_i6"
blo "181000,130300"
tm "WireNameMgr"
)
)
on &926
)
*1539 (Wire
uid 66460,0
shape (OrthoPolyLine
uid 66461,0
va (VaSet
vasetType 3
)
xt "180500,134000,190750,134000"
pts [
"180500,134000"
"190750,134000"
]
)
end &863
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66465,0
va (VaSet
)
xt "181000,133000,185300,134000"
st "clk_200_i6"
blo "181000,133800"
tm "WireNameMgr"
)
)
on &928
)
*1540 (Wire
uid 66466,0
shape (OrthoPolyLine
uid 66467,0
va (VaSet
vasetType 3
)
xt "180500,127000,190750,127000"
pts [
"180500,127000"
"190750,127000"
]
)
end &859
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66471,0
va (VaSet
)
xt "181000,126000,187600,127000"
st "adc_coadd_en_i6"
blo "181000,126800"
tm "WireNameMgr"
)
)
on &923
)
*1541 (Wire
uid 66472,0
shape (OrthoPolyLine
uid 66473,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,139500,190750,139500"
pts [
"180500,139500"
"190750,139500"
]
)
end &867
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66477,0
va (VaSet
)
xt "181000,138500,188900,139500"
st "const_val_i6 : (13:0)"
blo "181000,139300"
tm "WireNameMgr"
)
)
on &929
)
*1542 (Wire
uid 66478,0
shape (OrthoPolyLine
uid 66479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,138000,190750,138000"
pts [
"180500,138000"
"190750,138000"
]
)
end &865
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66483,0
va (VaSet
)
xt "181000,137000,190100,138000"
st "coadded_addr_i6 : (5:0)"
blo "181000,137800"
tm "WireNameMgr"
)
)
on &930
)
*1543 (Wire
uid 66484,0
shape (OrthoPolyLine
uid 66485,0
va (VaSet
vasetType 3
)
xt "180500,143500,190750,143500"
pts [
"180500,143500"
"190750,143500"
]
)
end &871
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66489,0
va (VaSet
)
xt "181000,142500,186600,143500"
st "dac_dat_en_i6"
blo "181000,143300"
tm "WireNameMgr"
)
)
on &931
)
*1544 (Wire
uid 66490,0
shape (OrthoPolyLine
uid 66491,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,149000,190750,149000"
pts [
"180500,149000"
"190750,149000"
]
)
end &877
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66495,0
va (VaSet
)
xt "181000,148000,188500,149000"
st "fsfb_addr_i6 : (5:0)"
blo "181000,148800"
tm "WireNameMgr"
)
)
on &936
)
*1545 (Wire
uid 66496,0
shape (OrthoPolyLine
uid 66497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,147000,190750,147000"
pts [
"180500,147000"
"190750,147000"
]
)
end &875
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66501,0
va (VaSet
)
xt "181000,146000,189600,147000"
st "filtered_addr_i6 : (5:0)"
blo "181000,146800"
tm "WireNameMgr"
)
)
on &932
)
*1546 (Wire
uid 66502,0
shape (OrthoPolyLine
uid 66503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,141500,190750,141500"
pts [
"180500,141500"
"190750,141500"
]
)
end &869
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66507,0
va (VaSet
)
xt "181000,140500,187200,141500"
st "d_dat_i6 : (31:0)"
blo "181000,141300"
tm "WireNameMgr"
)
)
on &933
)
*1547 (Wire
uid 66508,0
shape (OrthoPolyLine
uid 66509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,145000,190750,145000"
pts [
"180500,145000"
"190750,145000"
]
)
end &874
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66513,0
va (VaSet
)
xt "181000,144000,190700,145000"
st "filter_coeff_dat_i6 : (31:0)"
blo "181000,144800"
tm "WireNameMgr"
)
)
on &934
)
*1548 (Wire
uid 66514,0
shape (OrthoPolyLine
uid 66515,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,169000,190750,169000"
pts [
"180500,169000"
"190750,169000"
]
)
end &895
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66519,0
va (VaSet
)
xt "181000,168000,189400,169000"
st "servo_mode_i6 : (1:0)"
blo "181000,168800"
tm "WireNameMgr"
)
)
on &935
)
*1549 (Wire
uid 66520,0
shape (OrthoPolyLine
uid 66521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,154500,190750,154500"
pts [
"180500,154500"
"190750,154500"
]
)
end &884
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66525,0
va (VaSet
)
xt "181000,153500,187200,154500"
st "p_dat_i6 : (31:0)"
blo "181000,154300"
tm "WireNameMgr"
)
)
on &937
)
*1550 (Wire
uid 66526,0
shape (OrthoPolyLine
uid 66527,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,158000,190750,158000"
pts [
"180500,158000"
"190750,158000"
]
)
end &887
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66531,0
va (VaSet
)
xt "181000,157000,188900,158000"
st "raw_addr_i6 : (12:0)"
blo "181000,157800"
tm "WireNameMgr"
)
)
on &940
)
*1551 (Wire
uid 66532,0
shape (OrthoPolyLine
uid 66533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,156000,190750,156000"
pts [
"180500,156000"
"190750,156000"
]
)
end &885
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66537,0
va (VaSet
)
xt "181000,155000,189300,156000"
st "ramp_amp_i6 : (13:0)"
blo "181000,155800"
tm "WireNameMgr"
)
)
on &938
)
*1552 (Wire
uid 66538,0
shape (OrthoPolyLine
uid 66539,0
va (VaSet
vasetType 3
)
xt "180500,160000,190750,160000"
pts [
"180500,160000"
"190750,160000"
]
)
end &889
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66543,0
va (VaSet
)
xt "181000,159000,185600,160000"
st "raw_req_i6"
blo "181000,159800"
tm "WireNameMgr"
)
)
on &939
)
*1553 (Wire
uid 66544,0
shape (OrthoPolyLine
uid 66545,0
va (VaSet
vasetType 3
)
xt "180500,165500,190750,165500"
pts [
"180500,165500"
"190750,165500"
]
)
end &892
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66549,0
va (VaSet
)
xt "181000,164500,182900,165500"
st "rst_i6"
blo "181000,165300"
tm "WireNameMgr"
)
)
on &941
)
*1554 (Wire
uid 66550,0
shape (OrthoPolyLine
uid 66551,0
va (VaSet
vasetType 3
)
xt "180500,163500,190750,163500"
pts [
"180500,163500"
"190750,163500"
]
)
end &891
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66555,0
va (VaSet
)
xt "181000,162500,186500,163500"
st "row_switch_i6"
blo "181000,163300"
tm "WireNameMgr"
)
)
on &942
)
*1555 (Wire
uid 66556,0
shape (OrthoPolyLine
uid 66557,0
va (VaSet
vasetType 3
)
xt "180500,161500,190750,161500"
pts [
"180500,161500"
"190750,161500"
]
)
end &890
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66561,0
va (VaSet
)
xt "181000,160500,187300,161500"
st "restart_frame_i6"
blo "181000,161300"
tm "WireNameMgr"
)
)
on &943
)
*1556 (Wire
uid 66562,0
shape (OrthoPolyLine
uid 66563,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,152500,190750,152500"
pts [
"180500,152500"
"190750,152500"
]
)
end &882
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66567,0
va (VaSet
)
xt "181000,151500,189000,152500"
st "offset_dat_i6 : (31:0)"
blo "181000,152300"
tm "WireNameMgr"
)
)
on &944
)
*1557 (Wire
uid 66568,0
shape (OrthoPolyLine
uid 66569,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,167000,190750,167000"
pts [
"180500,167000"
"190750,167000"
]
)
end &894
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66573,0
va (VaSet
)
xt "181000,166000,189800,167000"
st "sa_bias_dat_i6 : (31:0)"
blo "181000,166800"
tm "WireNameMgr"
)
)
on &945
)
*1558 (Wire
uid 66574,0
shape (OrthoPolyLine
uid 66575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,170500,190750,170500"
pts [
"180500,170500"
"190750,170500"
]
)
end &897
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66579,0
va (VaSet
)
xt "181000,169500,187200,170500"
st "z_dat_i6 : (31:0)"
blo "181000,170300"
tm "WireNameMgr"
)
)
on &946
)
*1559 (Wire
uid 66580,0
shape (OrthoPolyLine
uid 66581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "180500,172500,190750,172500"
pts [
"180500,172500"
"190750,172500"
]
)
end &898
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66585,0
va (VaSet
)
xt "181000,171500,191100,172500"
st "ramp_step_size_i6 : (13:0)"
blo "181000,172300"
tm "WireNameMgr"
)
)
on &947
)
*1560 (Wire
uid 66889,0
shape (OrthoPolyLine
uid 66890,0
va (VaSet
vasetType 3
)
xt "225750,191500,236500,191500"
pts [
"225750,191500"
"236500,191500"
]
)
start &964
end &998
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66892,0
va (VaSet
)
xt "226500,190500,231000,191500"
st "dac_clk_o7"
blo "226500,191300"
tm "WireNameMgr"
)
)
on &1001
)
*1561 (Wire
uid 66893,0
shape (OrthoPolyLine
uid 66894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,206500,236500,206500"
pts [
"225750,206500"
"236500,206500"
]
)
start &987
end &999
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66896,0
va (VaSet
)
xt "226500,205500,236700,206500"
st "sa_bias_dac_spi_o7 : (2:0)"
blo "226500,206300"
tm "WireNameMgr"
)
)
on &1005
)
*1562 (Wire
uid 66897,0
shape (OrthoPolyLine
uid 66898,0
va (VaSet
vasetType 3
)
xt "225750,187000,236500,187000"
pts [
"225750,187000"
"236500,187000"
]
)
start &952
end &996
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66900,0
va (VaSet
)
xt "226500,186000,231000,187000"
st "adc_clk_o7"
blo "226500,186800"
tm "WireNameMgr"
)
)
on &1002
)
*1563 (Wire
uid 66901,0
shape (OrthoPolyLine
uid 66902,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,190000,236500,190000"
pts [
"225750,190000"
"236500,190000"
]
)
start &962
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66906,0
va (VaSet
)
xt "226500,189000,233000,190000"
st "d_addr_o7 : (5:0)"
blo "226500,189800"
tm "WireNameMgr"
)
)
on &1003
)
*1564 (Wire
uid 66907,0
shape (OrthoPolyLine
uid 66908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,210500,195250,210500"
pts [
"185000,210500"
"195250,210500"
]
)
end &974
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66912,0
va (VaSet
)
xt "185500,209500,191500,210500"
st "i_dat_i7 : (31:0)"
blo "185500,210300"
tm "WireNameMgr"
)
)
on &1015
)
*1565 (Wire
uid 66913,0
shape (OrthoPolyLine
uid 66914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,188500,236500,188500"
pts [
"225750,188500"
"236500,188500"
]
)
start &960
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66918,0
va (VaSet
)
xt "226500,187500,235700,188500"
st "coadded_dat_o7 : (31:0)"
blo "226500,188300"
tm "WireNameMgr"
)
)
on &1004
)
*1566 (Wire
uid 66919,0
shape (OrthoPolyLine
uid 66920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,202000,236500,202000"
pts [
"225750,202000"
"236500,202000"
]
)
start &977
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66924,0
va (VaSet
)
xt "226500,201000,233000,202000"
st "p_addr_o7 : (5:0)"
blo "226500,201800"
tm "WireNameMgr"
)
)
on &1008
)
*1567 (Wire
uid 66925,0
shape (OrthoPolyLine
uid 66926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,199000,236500,199000"
pts [
"225750,199000"
"236500,199000"
]
)
start &973
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66930,0
va (VaSet
)
xt "226500,198000,232800,199000"
st "i_addr_o7 : (5:0)"
blo "226500,198800"
tm "WireNameMgr"
)
)
on &1012
)
*1568 (Wire
uid 66931,0
shape (OrthoPolyLine
uid 66932,0
va (VaSet
vasetType 3
)
xt "225750,203500,236500,203500"
pts [
"225750,203500"
"236500,203500"
]
)
start &980
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 66935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66936,0
va (VaSet
)
xt "226500,202500,231200,203500"
st "raw_ack_o7"
blo "226500,203300"
tm "WireNameMgr"
)
)
on &1007
)
*1569 (Wire
uid 66937,0
shape (OrthoPolyLine
uid 66938,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,197500,236500,197500"
pts [
"225750,197500"
"236500,197500"
]
)
start &972
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66942,0
va (VaSet
)
xt "226500,196500,234100,197500"
st "fsfb_dat_o7 : (31:0)"
blo "226500,197300"
tm "WireNameMgr"
)
)
on &1009
)
*1570 (Wire
uid 66943,0
shape (OrthoPolyLine
uid 66944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,193000,236500,193000"
pts [
"225750,193000"
"236500,193000"
]
)
start &966
end &997
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66946,0
va (VaSet
)
xt "226500,192000,233700,193000"
st "dac_dat_o7 : (13:0)"
blo "226500,192800"
tm "WireNameMgr"
)
)
on &1011
)
*1571 (Wire
uid 66947,0
shape (OrthoPolyLine
uid 66948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,200500,236500,200500"
pts [
"225750,200500"
"236500,200500"
]
)
start &975
end &1000
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66950,0
va (VaSet
)
xt "226500,199500,235900,200500"
st "offset_dac_spi_o7 : (2:0)"
blo "226500,200300"
tm "WireNameMgr"
)
)
on &1006
)
*1572 (Wire
uid 66951,0
shape (OrthoPolyLine
uid 66952,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,205000,236500,205000"
pts [
"225750,205000"
"236500,205000"
]
)
start &982
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66956,0
va (VaSet
)
xt "226500,204000,233700,205000"
st "raw_dat_o7 : (13:0)"
blo "226500,204800"
tm "WireNameMgr"
)
)
on &1013
)
*1573 (Wire
uid 66957,0
shape (OrthoPolyLine
uid 66958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,208000,236500,208000"
pts [
"225750,208000"
"236500,208000"
]
)
start &990
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66962,0
va (VaSet
)
xt "226500,207000,233000,208000"
st "z_addr_o7 : (5:0)"
blo "226500,207800"
tm "WireNameMgr"
)
)
on &1014
)
*1574 (Wire
uid 66963,0
shape (OrthoPolyLine
uid 66964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,196000,236500,196000"
pts [
"225750,196000"
"236500,196000"
]
)
start &970
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66968,0
va (VaSet
)
xt "226500,195000,235200,196000"
st "filtered_dat_o7 : (31:0)"
blo "226500,195800"
tm "WireNameMgr"
)
)
on &1016
)
*1575 (Wire
uid 66969,0
shape (OrthoPolyLine
uid 66970,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "225750,194500,236500,194500"
pts [
"225750,194500"
"236500,194500"
]
)
start &967
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 66973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66974,0
va (VaSet
)
xt "226500,193500,236500,194500"
st "filter_coeff_addr_o7 : (2:0)"
blo "226500,194300"
tm "WireNameMgr"
)
)
on &1010
)
*1576 (Wire
uid 66975,0
shape (OrthoPolyLine
uid 66976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,188500,195250,188500"
pts [
"185000,188500"
"195250,188500"
]
)
start &948
end &954
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 66977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66978,0
va (VaSet
)
xt "185500,187500,192500,188500"
st "adc_dat_i7 : (13:0)"
blo "185500,188300"
tm "WireNameMgr"
)
)
on &1021
)
*1577 (Wire
uid 66979,0
shape (OrthoPolyLine
uid 66980,0
va (VaSet
vasetType 3
)
xt "185000,196000,195250,196000"
pts [
"185000,196000"
"195250,196000"
]
)
end &958
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66984,0
va (VaSet
)
xt "185500,195000,188600,196000"
st "clk_50_i7"
blo "185500,195800"
tm "WireNameMgr"
)
)
on &1018
)
*1578 (Wire
uid 66985,0
shape (OrthoPolyLine
uid 66986,0
va (VaSet
vasetType 3
)
xt "185000,192500,195250,192500"
pts [
"185000,192500"
"195250,192500"
]
)
start &949
end &956
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66988,0
va (VaSet
)
xt "185500,191500,189900,192500"
st "adc_rdy_i7"
blo "185500,192300"
tm "WireNameMgr"
)
)
on &1019
)
*1579 (Wire
uid 66989,0
shape (OrthoPolyLine
uid 66990,0
va (VaSet
vasetType 3
)
xt "185000,190500,195250,190500"
pts [
"185000,190500"
"195250,190500"
]
)
start &950
end &955
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 66991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66992,0
va (VaSet
)
xt "185500,189500,189900,190500"
st "adc_ovr_i7"
blo "185500,190300"
tm "WireNameMgr"
)
)
on &1020
)
*1580 (Wire
uid 66993,0
shape (OrthoPolyLine
uid 66994,0
va (VaSet
vasetType 3
)
xt "185000,194000,195250,194000"
pts [
"185000,194000"
"195250,194000"
]
)
end &957
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 66997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66998,0
va (VaSet
)
xt "185500,193000,189800,194000"
st "clk_200_i7"
blo "185500,193800"
tm "WireNameMgr"
)
)
on &1022
)
*1581 (Wire
uid 66999,0
shape (OrthoPolyLine
uid 67000,0
va (VaSet
vasetType 3
)
xt "185000,187000,195250,187000"
pts [
"185000,187000"
"195250,187000"
]
)
end &953
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67004,0
va (VaSet
)
xt "185500,186000,192100,187000"
st "adc_coadd_en_i7"
blo "185500,186800"
tm "WireNameMgr"
)
)
on &1017
)
*1582 (Wire
uid 67005,0
shape (OrthoPolyLine
uid 67006,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,199500,195250,199500"
pts [
"185000,199500"
"195250,199500"
]
)
end &961
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67010,0
va (VaSet
)
xt "185500,198500,193400,199500"
st "const_val_i7 : (13:0)"
blo "185500,199300"
tm "WireNameMgr"
)
)
on &1023
)
*1583 (Wire
uid 67011,0
shape (OrthoPolyLine
uid 67012,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,198000,195250,198000"
pts [
"185000,198000"
"195250,198000"
]
)
end &959
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67016,0
va (VaSet
)
xt "185500,197000,194600,198000"
st "coadded_addr_i7 : (5:0)"
blo "185500,197800"
tm "WireNameMgr"
)
)
on &1024
)
*1584 (Wire
uid 67017,0
shape (OrthoPolyLine
uid 67018,0
va (VaSet
vasetType 3
)
xt "185000,203500,195250,203500"
pts [
"185000,203500"
"195250,203500"
]
)
end &965
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67022,0
va (VaSet
)
xt "185500,202500,191100,203500"
st "dac_dat_en_i7"
blo "185500,203300"
tm "WireNameMgr"
)
)
on &1025
)
*1585 (Wire
uid 67023,0
shape (OrthoPolyLine
uid 67024,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,209000,195250,209000"
pts [
"185000,209000"
"195250,209000"
]
)
end &971
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67028,0
va (VaSet
)
xt "185500,208000,193000,209000"
st "fsfb_addr_i7 : (5:0)"
blo "185500,208800"
tm "WireNameMgr"
)
)
on &1030
)
*1586 (Wire
uid 67029,0
shape (OrthoPolyLine
uid 67030,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,207000,195250,207000"
pts [
"185000,207000"
"195250,207000"
]
)
end &969
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67034,0
va (VaSet
)
xt "185500,206000,194100,207000"
st "filtered_addr_i7 : (5:0)"
blo "185500,206800"
tm "WireNameMgr"
)
)
on &1026
)
*1587 (Wire
uid 67035,0
shape (OrthoPolyLine
uid 67036,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,201500,195250,201500"
pts [
"185000,201500"
"195250,201500"
]
)
end &963
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67040,0
va (VaSet
)
xt "185500,200500,191700,201500"
st "d_dat_i7 : (31:0)"
blo "185500,201300"
tm "WireNameMgr"
)
)
on &1027
)
*1588 (Wire
uid 67041,0
shape (OrthoPolyLine
uid 67042,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,205000,195250,205000"
pts [
"185000,205000"
"195250,205000"
]
)
end &968
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67046,0
va (VaSet
)
xt "185500,204000,195200,205000"
st "filter_coeff_dat_i7 : (31:0)"
blo "185500,204800"
tm "WireNameMgr"
)
)
on &1028
)
*1589 (Wire
uid 67047,0
shape (OrthoPolyLine
uid 67048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,229000,195250,229000"
pts [
"185000,229000"
"195250,229000"
]
)
end &989
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67052,0
va (VaSet
)
xt "185500,228000,193900,229000"
st "servo_mode_i7 : (1:0)"
blo "185500,228800"
tm "WireNameMgr"
)
)
on &1029
)
*1590 (Wire
uid 67053,0
shape (OrthoPolyLine
uid 67054,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,214500,195250,214500"
pts [
"185000,214500"
"195250,214500"
]
)
end &978
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67058,0
va (VaSet
)
xt "185500,213500,191700,214500"
st "p_dat_i7 : (31:0)"
blo "185500,214300"
tm "WireNameMgr"
)
)
on &1031
)
*1591 (Wire
uid 67059,0
shape (OrthoPolyLine
uid 67060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,218000,195250,218000"
pts [
"185000,218000"
"195250,218000"
]
)
end &981
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67064,0
va (VaSet
)
xt "185500,217000,193400,218000"
st "raw_addr_i7 : (12:0)"
blo "185500,217800"
tm "WireNameMgr"
)
)
on &1034
)
*1592 (Wire
uid 67065,0
shape (OrthoPolyLine
uid 67066,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,216000,195250,216000"
pts [
"185000,216000"
"195250,216000"
]
)
end &979
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67070,0
va (VaSet
)
xt "185500,215000,193800,216000"
st "ramp_amp_i7 : (13:0)"
blo "185500,215800"
tm "WireNameMgr"
)
)
on &1032
)
*1593 (Wire
uid 67071,0
shape (OrthoPolyLine
uid 67072,0
va (VaSet
vasetType 3
)
xt "185000,220000,195250,220000"
pts [
"185000,220000"
"195250,220000"
]
)
end &983
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67076,0
va (VaSet
)
xt "185500,219000,190100,220000"
st "raw_req_i7"
blo "185500,219800"
tm "WireNameMgr"
)
)
on &1033
)
*1594 (Wire
uid 67077,0
shape (OrthoPolyLine
uid 67078,0
va (VaSet
vasetType 3
)
xt "185000,225500,195250,225500"
pts [
"185000,225500"
"195250,225500"
]
)
end &986
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67082,0
va (VaSet
)
xt "185500,224500,187400,225500"
st "rst_i7"
blo "185500,225300"
tm "WireNameMgr"
)
)
on &1035
)
*1595 (Wire
uid 67083,0
shape (OrthoPolyLine
uid 67084,0
va (VaSet
vasetType 3
)
xt "185000,223500,195250,223500"
pts [
"185000,223500"
"195250,223500"
]
)
end &985
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67088,0
va (VaSet
)
xt "185500,222500,191000,223500"
st "row_switch_i7"
blo "185500,223300"
tm "WireNameMgr"
)
)
on &1036
)
*1596 (Wire
uid 67089,0
shape (OrthoPolyLine
uid 67090,0
va (VaSet
vasetType 3
)
xt "185000,221500,195250,221500"
pts [
"185000,221500"
"195250,221500"
]
)
end &984
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67094,0
va (VaSet
)
xt "185500,220500,191800,221500"
st "restart_frame_i7"
blo "185500,221300"
tm "WireNameMgr"
)
)
on &1037
)
*1597 (Wire
uid 67095,0
shape (OrthoPolyLine
uid 67096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,212500,195250,212500"
pts [
"185000,212500"
"195250,212500"
]
)
end &976
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67100,0
va (VaSet
)
xt "185500,211500,193500,212500"
st "offset_dat_i7 : (31:0)"
blo "185500,212300"
tm "WireNameMgr"
)
)
on &1038
)
*1598 (Wire
uid 67101,0
shape (OrthoPolyLine
uid 67102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,227000,195250,227000"
pts [
"185000,227000"
"195250,227000"
]
)
end &988
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67106,0
va (VaSet
)
xt "185500,226000,194300,227000"
st "sa_bias_dat_i7 : (31:0)"
blo "185500,226800"
tm "WireNameMgr"
)
)
on &1039
)
*1599 (Wire
uid 67107,0
shape (OrthoPolyLine
uid 67108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,230500,195250,230500"
pts [
"185000,230500"
"195250,230500"
]
)
end &991
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67112,0
va (VaSet
)
xt "185500,229500,191700,230500"
st "z_dat_i7 : (31:0)"
blo "185500,230300"
tm "WireNameMgr"
)
)
on &1040
)
*1600 (Wire
uid 67113,0
shape (OrthoPolyLine
uid 67114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "185000,232500,195250,232500"
pts [
"185000,232500"
"195250,232500"
]
)
end &992
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67118,0
va (VaSet
)
xt "185500,231500,195600,232500"
st "ramp_step_size_i7 : (13:0)"
blo "185500,232300"
tm "WireNameMgr"
)
)
on &1041
)
*1601 (Wire
uid 67422,0
shape (OrthoPolyLine
uid 67423,0
va (VaSet
vasetType 3
)
xt "222750,250000,233500,250000"
pts [
"222750,250000"
"233500,250000"
]
)
start &1058
end &1092
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67425,0
va (VaSet
)
xt "223500,249000,228000,250000"
st "dac_clk_o8"
blo "223500,249800"
tm "WireNameMgr"
)
)
on &1095
)
*1602 (Wire
uid 67426,0
shape (OrthoPolyLine
uid 67427,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,265000,233500,265000"
pts [
"222750,265000"
"233500,265000"
]
)
start &1081
end &1093
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67429,0
va (VaSet
)
xt "223500,264000,233700,265000"
st "sa_bias_dac_spi_o8 : (2:0)"
blo "223500,264800"
tm "WireNameMgr"
)
)
on &1099
)
*1603 (Wire
uid 67430,0
shape (OrthoPolyLine
uid 67431,0
va (VaSet
vasetType 3
)
xt "222750,245500,233500,245500"
pts [
"222750,245500"
"233500,245500"
]
)
start &1046
end &1090
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67433,0
va (VaSet
)
xt "223500,244500,228000,245500"
st "adc_clk_o8"
blo "223500,245300"
tm "WireNameMgr"
)
)
on &1096
)
*1604 (Wire
uid 67434,0
shape (OrthoPolyLine
uid 67435,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,248500,233500,248500"
pts [
"222750,248500"
"233500,248500"
]
)
start &1056
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67439,0
va (VaSet
)
xt "223500,247500,230000,248500"
st "d_addr_o8 : (5:0)"
blo "223500,248300"
tm "WireNameMgr"
)
)
on &1097
)
*1605 (Wire
uid 67440,0
shape (OrthoPolyLine
uid 67441,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,269000,192250,269000"
pts [
"182000,269000"
"192250,269000"
]
)
end &1068
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67445,0
va (VaSet
)
xt "182500,268000,188500,269000"
st "i_dat_i8 : (31:0)"
blo "182500,268800"
tm "WireNameMgr"
)
)
on &1109
)
*1606 (Wire
uid 67446,0
shape (OrthoPolyLine
uid 67447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,247000,233500,247000"
pts [
"222750,247000"
"233500,247000"
]
)
start &1054
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67451,0
va (VaSet
)
xt "223500,246000,232700,247000"
st "coadded_dat_o8 : (31:0)"
blo "223500,246800"
tm "WireNameMgr"
)
)
on &1098
)
*1607 (Wire
uid 67452,0
shape (OrthoPolyLine
uid 67453,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,260500,233500,260500"
pts [
"222750,260500"
"233500,260500"
]
)
start &1071
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67457,0
va (VaSet
)
xt "223500,259500,230000,260500"
st "p_addr_o8 : (5:0)"
blo "223500,260300"
tm "WireNameMgr"
)
)
on &1102
)
*1608 (Wire
uid 67458,0
shape (OrthoPolyLine
uid 67459,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,257500,233500,257500"
pts [
"222750,257500"
"233500,257500"
]
)
start &1067
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67463,0
va (VaSet
)
xt "223500,256500,229800,257500"
st "i_addr_o8 : (5:0)"
blo "223500,257300"
tm "WireNameMgr"
)
)
on &1106
)
*1609 (Wire
uid 67464,0
shape (OrthoPolyLine
uid 67465,0
va (VaSet
vasetType 3
)
xt "222750,262000,233500,262000"
pts [
"222750,262000"
"233500,262000"
]
)
start &1074
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 67468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67469,0
va (VaSet
)
xt "223500,261000,228200,262000"
st "raw_ack_o8"
blo "223500,261800"
tm "WireNameMgr"
)
)
on &1101
)
*1610 (Wire
uid 67470,0
shape (OrthoPolyLine
uid 67471,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,256000,233500,256000"
pts [
"222750,256000"
"233500,256000"
]
)
start &1066
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67475,0
va (VaSet
)
xt "223500,255000,231100,256000"
st "fsfb_dat_o8 : (31:0)"
blo "223500,255800"
tm "WireNameMgr"
)
)
on &1103
)
*1611 (Wire
uid 67476,0
shape (OrthoPolyLine
uid 67477,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,251500,233500,251500"
pts [
"222750,251500"
"233500,251500"
]
)
start &1060
end &1091
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67479,0
va (VaSet
)
xt "223500,250500,230700,251500"
st "dac_dat_o8 : (13:0)"
blo "223500,251300"
tm "WireNameMgr"
)
)
on &1105
)
*1612 (Wire
uid 67480,0
shape (OrthoPolyLine
uid 67481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,259000,233500,259000"
pts [
"222750,259000"
"233500,259000"
]
)
start &1069
end &1094
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67483,0
va (VaSet
)
xt "223500,258000,232900,259000"
st "offset_dac_spi_o8 : (2:0)"
blo "223500,258800"
tm "WireNameMgr"
)
)
on &1100
)
*1613 (Wire
uid 67484,0
shape (OrthoPolyLine
uid 67485,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,263500,233500,263500"
pts [
"222750,263500"
"233500,263500"
]
)
start &1076
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67489,0
va (VaSet
)
xt "223500,262500,230700,263500"
st "raw_dat_o8 : (13:0)"
blo "223500,263300"
tm "WireNameMgr"
)
)
on &1107
)
*1614 (Wire
uid 67490,0
shape (OrthoPolyLine
uid 67491,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,266500,233500,266500"
pts [
"222750,266500"
"233500,266500"
]
)
start &1084
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67495,0
va (VaSet
)
xt "223500,265500,230000,266500"
st "z_addr_o8 : (5:0)"
blo "223500,266300"
tm "WireNameMgr"
)
)
on &1108
)
*1615 (Wire
uid 67496,0
shape (OrthoPolyLine
uid 67497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,254500,233500,254500"
pts [
"222750,254500"
"233500,254500"
]
)
start &1064
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67501,0
va (VaSet
)
xt "223500,253500,232200,254500"
st "filtered_dat_o8 : (31:0)"
blo "223500,254300"
tm "WireNameMgr"
)
)
on &1110
)
*1616 (Wire
uid 67502,0
shape (OrthoPolyLine
uid 67503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "222750,253000,233500,253000"
pts [
"222750,253000"
"233500,253000"
]
)
start &1061
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 67506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67507,0
va (VaSet
)
xt "223500,252000,233500,253000"
st "filter_coeff_addr_o8 : (2:0)"
blo "223500,252800"
tm "WireNameMgr"
)
)
on &1104
)
*1617 (Wire
uid 67508,0
shape (OrthoPolyLine
uid 67509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,247000,192250,247000"
pts [
"182000,247000"
"192250,247000"
]
)
start &1042
end &1048
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67511,0
va (VaSet
)
xt "182500,246000,189500,247000"
st "adc_dat_i8 : (13:0)"
blo "182500,246800"
tm "WireNameMgr"
)
)
on &1115
)
*1618 (Wire
uid 67512,0
shape (OrthoPolyLine
uid 67513,0
va (VaSet
vasetType 3
)
xt "182000,254500,192250,254500"
pts [
"182000,254500"
"192250,254500"
]
)
end &1052
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67517,0
va (VaSet
)
xt "182500,253500,185600,254500"
st "clk_50_i8"
blo "182500,254300"
tm "WireNameMgr"
)
)
on &1112
)
*1619 (Wire
uid 67518,0
shape (OrthoPolyLine
uid 67519,0
va (VaSet
vasetType 3
)
xt "182000,251000,192250,251000"
pts [
"182000,251000"
"192250,251000"
]
)
start &1043
end &1050
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67521,0
va (VaSet
)
xt "182500,250000,186900,251000"
st "adc_rdy_i8"
blo "182500,250800"
tm "WireNameMgr"
)
)
on &1113
)
*1620 (Wire
uid 67522,0
shape (OrthoPolyLine
uid 67523,0
va (VaSet
vasetType 3
)
xt "182000,249000,192250,249000"
pts [
"182000,249000"
"192250,249000"
]
)
start &1044
end &1049
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 67524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67525,0
va (VaSet
)
xt "182500,248000,186900,249000"
st "adc_ovr_i8"
blo "182500,248800"
tm "WireNameMgr"
)
)
on &1114
)
*1621 (Wire
uid 67526,0
shape (OrthoPolyLine
uid 67527,0
va (VaSet
vasetType 3
)
xt "182000,252500,192250,252500"
pts [
"182000,252500"
"192250,252500"
]
)
end &1051
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67531,0
va (VaSet
)
xt "182500,251500,186800,252500"
st "clk_200_i8"
blo "182500,252300"
tm "WireNameMgr"
)
)
on &1116
)
*1622 (Wire
uid 67532,0
shape (OrthoPolyLine
uid 67533,0
va (VaSet
vasetType 3
)
xt "182000,245500,192250,245500"
pts [
"182000,245500"
"192250,245500"
]
)
end &1047
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67537,0
va (VaSet
)
xt "182500,244500,189100,245500"
st "adc_coadd_en_i8"
blo "182500,245300"
tm "WireNameMgr"
)
)
on &1111
)
*1623 (Wire
uid 67538,0
shape (OrthoPolyLine
uid 67539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,258000,192250,258000"
pts [
"182000,258000"
"192250,258000"
]
)
end &1055
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67543,0
va (VaSet
)
xt "182500,257000,190400,258000"
st "const_val_i8 : (13:0)"
blo "182500,257800"
tm "WireNameMgr"
)
)
on &1117
)
*1624 (Wire
uid 67544,0
shape (OrthoPolyLine
uid 67545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,256500,192250,256500"
pts [
"182000,256500"
"192250,256500"
]
)
end &1053
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67549,0
va (VaSet
)
xt "182500,255500,191600,256500"
st "coadded_addr_i8 : (5:0)"
blo "182500,256300"
tm "WireNameMgr"
)
)
on &1118
)
*1625 (Wire
uid 67550,0
shape (OrthoPolyLine
uid 67551,0
va (VaSet
vasetType 3
)
xt "182000,262000,192250,262000"
pts [
"182000,262000"
"192250,262000"
]
)
end &1059
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67555,0
va (VaSet
)
xt "182500,261000,188100,262000"
st "dac_dat_en_i8"
blo "182500,261800"
tm "WireNameMgr"
)
)
on &1119
)
*1626 (Wire
uid 67556,0
shape (OrthoPolyLine
uid 67557,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,267500,192250,267500"
pts [
"182000,267500"
"192250,267500"
]
)
end &1065
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67561,0
va (VaSet
)
xt "182500,266500,190000,267500"
st "fsfb_addr_i8 : (5:0)"
blo "182500,267300"
tm "WireNameMgr"
)
)
on &1124
)
*1627 (Wire
uid 67562,0
shape (OrthoPolyLine
uid 67563,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,265500,192250,265500"
pts [
"182000,265500"
"192250,265500"
]
)
end &1063
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67567,0
va (VaSet
)
xt "182500,264500,191100,265500"
st "filtered_addr_i8 : (5:0)"
blo "182500,265300"
tm "WireNameMgr"
)
)
on &1120
)
*1628 (Wire
uid 67568,0
shape (OrthoPolyLine
uid 67569,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,260000,192250,260000"
pts [
"182000,260000"
"192250,260000"
]
)
end &1057
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67573,0
va (VaSet
)
xt "182500,259000,188700,260000"
st "d_dat_i8 : (31:0)"
blo "182500,259800"
tm "WireNameMgr"
)
)
on &1121
)
*1629 (Wire
uid 67574,0
shape (OrthoPolyLine
uid 67575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,263500,192250,263500"
pts [
"182000,263500"
"192250,263500"
]
)
end &1062
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67579,0
va (VaSet
)
xt "182500,262500,192200,263500"
st "filter_coeff_dat_i8 : (31:0)"
blo "182500,263300"
tm "WireNameMgr"
)
)
on &1122
)
*1630 (Wire
uid 67580,0
shape (OrthoPolyLine
uid 67581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,287500,192250,287500"
pts [
"182000,287500"
"192250,287500"
]
)
end &1083
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67585,0
va (VaSet
)
xt "182500,286500,190900,287500"
st "servo_mode_i8 : (1:0)"
blo "182500,287300"
tm "WireNameMgr"
)
)
on &1123
)
*1631 (Wire
uid 67586,0
shape (OrthoPolyLine
uid 67587,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,273000,192250,273000"
pts [
"182000,273000"
"192250,273000"
]
)
end &1072
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67591,0
va (VaSet
)
xt "182500,272000,188700,273000"
st "p_dat_i8 : (31:0)"
blo "182500,272800"
tm "WireNameMgr"
)
)
on &1125
)
*1632 (Wire
uid 67592,0
shape (OrthoPolyLine
uid 67593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,276500,192250,276500"
pts [
"182000,276500"
"192250,276500"
]
)
end &1075
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67597,0
va (VaSet
)
xt "182500,275500,190400,276500"
st "raw_addr_i8 : (12:0)"
blo "182500,276300"
tm "WireNameMgr"
)
)
on &1128
)
*1633 (Wire
uid 67598,0
shape (OrthoPolyLine
uid 67599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,274500,192250,274500"
pts [
"182000,274500"
"192250,274500"
]
)
end &1073
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67603,0
va (VaSet
)
xt "182500,273500,190800,274500"
st "ramp_amp_i8 : (13:0)"
blo "182500,274300"
tm "WireNameMgr"
)
)
on &1126
)
*1634 (Wire
uid 67604,0
shape (OrthoPolyLine
uid 67605,0
va (VaSet
vasetType 3
)
xt "182000,278500,192250,278500"
pts [
"182000,278500"
"192250,278500"
]
)
end &1077
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67609,0
va (VaSet
)
xt "182500,277500,187100,278500"
st "raw_req_i8"
blo "182500,278300"
tm "WireNameMgr"
)
)
on &1127
)
*1635 (Wire
uid 67610,0
shape (OrthoPolyLine
uid 67611,0
va (VaSet
vasetType 3
)
xt "182000,284000,192250,284000"
pts [
"182000,284000"
"192250,284000"
]
)
end &1080
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67615,0
va (VaSet
)
xt "182500,283000,184400,284000"
st "rst_i8"
blo "182500,283800"
tm "WireNameMgr"
)
)
on &1129
)
*1636 (Wire
uid 67616,0
shape (OrthoPolyLine
uid 67617,0
va (VaSet
vasetType 3
)
xt "182000,282000,192250,282000"
pts [
"182000,282000"
"192250,282000"
]
)
end &1079
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67621,0
va (VaSet
)
xt "182500,281000,188000,282000"
st "row_switch_i8"
blo "182500,281800"
tm "WireNameMgr"
)
)
on &1130
)
*1637 (Wire
uid 67622,0
shape (OrthoPolyLine
uid 67623,0
va (VaSet
vasetType 3
)
xt "182000,280000,192250,280000"
pts [
"182000,280000"
"192250,280000"
]
)
end &1078
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 67626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67627,0
va (VaSet
)
xt "182500,279000,188800,280000"
st "restart_frame_i8"
blo "182500,279800"
tm "WireNameMgr"
)
)
on &1131
)
*1638 (Wire
uid 67628,0
shape (OrthoPolyLine
uid 67629,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,271000,192250,271000"
pts [
"182000,271000"
"192250,271000"
]
)
end &1070
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67633,0
va (VaSet
)
xt "182500,270000,190500,271000"
st "offset_dat_i8 : (31:0)"
blo "182500,270800"
tm "WireNameMgr"
)
)
on &1132
)
*1639 (Wire
uid 67634,0
shape (OrthoPolyLine
uid 67635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,285500,192250,285500"
pts [
"182000,285500"
"192250,285500"
]
)
end &1082
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67639,0
va (VaSet
)
xt "182500,284500,191300,285500"
st "sa_bias_dat_i8 : (31:0)"
blo "182500,285300"
tm "WireNameMgr"
)
)
on &1133
)
*1640 (Wire
uid 67640,0
shape (OrthoPolyLine
uid 67641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,289000,192250,289000"
pts [
"182000,289000"
"192250,289000"
]
)
end &1085
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67645,0
va (VaSet
)
xt "182500,288000,188700,289000"
st "z_dat_i8 : (31:0)"
blo "182500,288800"
tm "WireNameMgr"
)
)
on &1134
)
*1641 (Wire
uid 67646,0
shape (OrthoPolyLine
uid 67647,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "182000,291000,192250,291000"
pts [
"182000,291000"
"192250,291000"
]
)
end &1086
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 67650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67651,0
va (VaSet
)
xt "182500,290000,192600,291000"
st "ramp_step_size_i8 : (13:0)"
blo "182500,290800"
tm "WireNameMgr"
)
)
on &1135
)
*1642 (Wire
uid 68622,0
shape (OrthoPolyLine
uid 68623,0
va (VaSet
vasetType 3
)
xt "102500,15000,110500,15000"
pts [
"102500,15000"
"110500,15000"
]
)
start &182
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 68626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68627,0
va (VaSet
)
xt "103500,14000,106200,15000"
st "clk_50_i"
blo "103500,14800"
tm "WireNameMgr"
)
)
on &1136
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 500
xySpacing 500
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1643 (PackageList
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*1644 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "40000,1900,47600,3100"
st "Package List"
blo "40000,2900"
)
*1645 (MLText
uid 47,0
va (VaSet
isHidden 1
font "Arial,10,0"
)
xt "40000,3100,55600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*1646 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*1647 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,1200,33000,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*1648 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,2400,27500,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1649 (Text
uid 52,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,5000,33500,6200"
st "Post-module directives:"
blo "20000,6000"
)
*1650 (MLText
uid 53,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*1651 (Text
uid 54,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,6200,33200,7400"
st "End-module directives:"
blo "20000,7200"
)
*1652 (MLText
uid 55,0
va (VaSet
isHidden 1
)
xt "20000,7400,20000,7400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1277,994"
viewArea "98665,23596,146644,53986"
cachedDiagramExtent "-415500,0,269000,308500"
pageSetupInfo (PageSetupInfo
ptrCmd "Acrobat Distiller,winspool,"
fileName "C:\\Documents and Settings\\All Users\\Desktop\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
scale 75
panelVisible 1
allPanelsVisible 1
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-91500,0"
lastUid 69520,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1653 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,2750,6500,4250"
st "<library>"
blo "1500,3950"
tm "BdLibraryNameMgr"
)
*1654 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,4250,6000,5750"
st "<block>"
blo "1500,5450"
tm "BlkNameMgr"
)
*1655 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,5750,2500,7250"
st "I0"
blo "1500,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "1500,12750,1500,12750"
)
header ""
)
elements [
]
)
gi *1656 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1550,0,9550,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1657 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,2750,2950,4250"
st "Library"
blo "-1050,3950"
)
*1658 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,4250,9050,5750"
st "MWComponent"
blo "-1050,5450"
)
*1659 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,5750,-50,7250"
st "I0"
blo "-1050,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8050,750,-8050,750"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1660 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,2750,3300,4250"
st "Library"
blo "-700,3950"
)
*1661 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,4250,8700,5750"
st "SaComponent"
blo "-700,5450"
)
*1662 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,5750,300,7250"
st "I0"
blo "-700,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7700,750,-7700,750"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1700,0,9700,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1663 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,2750,2800,4250"
st "Library"
blo "-1200,3950"
)
*1664 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,4250,9200,5750"
st "VhdlComponent"
blo "-1200,5450"
)
*1665 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,5750,-200,7250"
st "I0"
blo "-1200,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8200,750,-8200,750"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2450,0,10450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1666 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,2750,2050,4250"
st "Library"
blo "-1950,3950"
)
*1667 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,4250,9950,5750"
st "VerilogComponent"
blo "-1950,5450"
)
*1668 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,5750,-950,7250"
st "I0"
blo "-1950,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8950,750,-8950,750"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1669 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,3500,5050,5000"
st "eb1"
blo "2950,4700"
tm "HdlTextNameMgr"
)
*1670 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,5000,3650,6500"
st "1"
blo "2950,6200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-400,-650,400,650"
st "G"
blo "-400,350"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1400"
st "sig0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,1400"
st "dbus0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,2700,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1300,6300,2300"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,12600,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1671 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*1672 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,7400,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1673 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*1674 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,1200,67500,2400"
st "Declarations"
blo "60500,2100"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,63500,3600"
st "Ports:"
blo "60500,3300"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,65100,2400"
st "Pre User:"
blo "60500,2200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,69500,3600"
st "Diagram Signals:"
blo "60500,3300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,66800,2400"
st "Post User:"
blo "60500,2200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
showAttributes 1
)
)
