<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: ADC group injected - Trigger source</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ADC group injected - Trigger source<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___a_d_c___l_l.html">ADC</a> &raquo; <a class="el" href="group___a_d_c___l_l___exported___constants.html">ADC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga59323553c029c5328dc8d5328ac9b4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga59323553c029c5328dc8d5328ac9b4fc">LL_ADC_INJ_TRIG_SOFTWARE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga59323553c029c5328dc8d5328ac9b4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42274bd30139c76977dc48de95dc883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gac42274bd30139c76977dc48de95dc883">LL_ADC_INJ_TRIG_EXT_TIM1_CH4</a>&#160;&#160;&#160;(ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gac42274bd30139c76977dc48de95dc883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444f44f9a59b9f5b4b65cade19d3b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga444f44f9a59b9f5b4b65cade19d3b991">LL_ADC_INJ_TRIG_EXT_TIM1_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga444f44f9a59b9f5b4b65cade19d3b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9779f015ca96c23d88d319b950ad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gadd9779f015ca96c23d88d319b950ad47">LL_ADC_INJ_TRIG_EXT_TIM2_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gadd9779f015ca96c23d88d319b950ad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288ac33597d415deeaf37712e2cd4a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga288ac33597d415deeaf37712e2cd4a8b">LL_ADC_INJ_TRIG_EXT_TIM2_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga288ac33597d415deeaf37712e2cd4a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47cc80875c00b1d25f0930f89e70249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaa47cc80875c00b1d25f0930f89e70249">LL_ADC_INJ_TRIG_EXT_TIM3_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaa47cc80875c00b1d25f0930f89e70249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48654a63a2aed97eb3fc3cc511eea09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga48654a63a2aed97eb3fc3cc511eea09c">LL_ADC_INJ_TRIG_EXT_TIM3_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga48654a63a2aed97eb3fc3cc511eea09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6b745a251a2d383425da6cb331338d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga5b6b745a251a2d383425da6cb331338d">LL_ADC_INJ_TRIG_EXT_TIM4_CH1</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga5b6b745a251a2d383425da6cb331338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10e07d2aaef0b454bc7d02278d8b3b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaf10e07d2aaef0b454bc7d02278d8b3b6">LL_ADC_INJ_TRIG_EXT_TIM4_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaf10e07d2aaef0b454bc7d02278d8b3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c7464c8eb9a333fc8f70f547d594b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaf6c7464c8eb9a333fc8f70f547d594b7">LL_ADC_INJ_TRIG_EXT_TIM4_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaf6c7464c8eb9a333fc8f70f547d594b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7548823639fdd75e2e8e92be9a556d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga7548823639fdd75e2e8e92be9a556d6b">LL_ADC_INJ_TRIG_EXT_TIM4_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga7548823639fdd75e2e8e92be9a556d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6182fc5f3914541d507c25c5ef41e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga6182fc5f3914541d507c25c5ef41e439">LL_ADC_INJ_TRIG_EXT_TIM5_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga6182fc5f3914541d507c25c5ef41e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947f9260118ee22612001fae6e3c8429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga947f9260118ee22612001fae6e3c8429">LL_ADC_INJ_TRIG_EXT_TIM5_TRGO</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga947f9260118ee22612001fae6e3c8429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eee2497255f3b6b84d8b6cf4f4e577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga80eee2497255f3b6b84d8b6cf4f4e577">LL_ADC_INJ_TRIG_EXT_TIM8_CH2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga80eee2497255f3b6b84d8b6cf4f4e577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b037160d1bd2091ddccebe813af2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gaf2b037160d1bd2091ddccebe813af2eb">LL_ADC_INJ_TRIG_EXT_TIM8_CH3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gaf2b037160d1bd2091ddccebe813af2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04f57a105a5329f6ae33c7aebf261d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#gab04f57a105a5329f6ae33c7aebf261d6">LL_ADC_INJ_TRIG_EXT_TIM8_CH4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:gab04f57a105a5329f6ae33c7aebf261d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d06173409bc0bf2f12cdfa2e104f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___i_n_j___t_r_i_g_g_e_r___s_o_u_r_c_e.html#ga89d06173409bc0bf2f12cdfa2e104f2b">LL_ADC_INJ_TRIG_EXT_EXTI_LINE15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td></tr>
<tr class="separator:ga89d06173409bc0bf2f12cdfa2e104f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga89d06173409bc0bf2f12cdfa2e104f2b" name="ga89d06173409bc0bf2f12cdfa2e104f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d06173409bc0bf2f12cdfa2e104f2b">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_EXTI_LINE15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: external interrupt line 15. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gac42274bd30139c76977dc48de95dc883" name="gac42274bd30139c76977dc48de95dc883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac42274bd30139c76977dc48de95dc883">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM1_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4&#160;&#160;&#160;(ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga444f44f9a59b9f5b4b65cade19d3b991" name="ga444f44f9a59b9f5b4b65cade19d3b991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga444f44f9a59b9f5b4b65cade19d3b991">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM1_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM1 TRGO. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gadd9779f015ca96c23d88d319b950ad47" name="gadd9779f015ca96c23d88d319b950ad47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd9779f015ca96c23d88d319b950ad47">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM2_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM2 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga288ac33597d415deeaf37712e2cd4a8b" name="ga288ac33597d415deeaf37712e2cd4a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga288ac33597d415deeaf37712e2cd4a8b">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM2_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM2 TRGO. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gaa47cc80875c00b1d25f0930f89e70249" name="gaa47cc80875c00b1d25f0930f89e70249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa47cc80875c00b1d25f0930f89e70249">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM3_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM3 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga48654a63a2aed97eb3fc3cc511eea09c" name="ga48654a63a2aed97eb3fc3cc511eea09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48654a63a2aed97eb3fc3cc511eea09c">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM3_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM3 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga5b6b745a251a2d383425da6cb331338d" name="ga5b6b745a251a2d383425da6cb331338d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b6b745a251a2d383425da6cb331338d">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM4_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH1&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM4 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gaf10e07d2aaef0b454bc7d02278d8b3b6" name="gaf10e07d2aaef0b454bc7d02278d8b3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf10e07d2aaef0b454bc7d02278d8b3b6">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM4_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM4 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gaf6c7464c8eb9a333fc8f70f547d594b7" name="gaf6c7464c8eb9a333fc8f70f547d594b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c7464c8eb9a333fc8f70f547d594b7">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM4_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM4 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga7548823639fdd75e2e8e92be9a556d6b" name="ga7548823639fdd75e2e8e92be9a556d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7548823639fdd75e2e8e92be9a556d6b">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM4_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM4 TRGO. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga6182fc5f3914541d507c25c5ef41e439" name="ga6182fc5f3914541d507c25c5ef41e439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6182fc5f3914541d507c25c5ef41e439">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM5_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM5_CH4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM5 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga947f9260118ee22612001fae6e3c8429" name="ga947f9260118ee22612001fae6e3c8429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947f9260118ee22612001fae6e3c8429">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM5_TRGO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM5_TRGO&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM5 TRGO. Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga80eee2497255f3b6b84d8b6cf4f4e577" name="ga80eee2497255f3b6b84d8b6cf4f4e577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80eee2497255f3b6b84d8b6cf4f4e577">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM8_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM8 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gaf2b037160d1bd2091ddccebe813af2eb" name="gaf2b037160d1bd2091ddccebe813af2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2b037160d1bd2091ddccebe813af2eb">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM8_CH3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM8 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="gab04f57a105a5329f6ae33c7aebf261d6" name="gab04f57a105a5329f6ae33c7aebf261d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04f57a105a5329f6ae33c7aebf261d6">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_EXT_TIM8_CH4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a> | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger from external IP: TIM8 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). </p>

</div>
</div>
<a id="ga59323553c029c5328dc8d5328ac9b4fc" name="ga59323553c029c5328dc8d5328ac9b4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59323553c029c5328dc8d5328ac9b4fc">&#9670;&nbsp;</a></span>LL_ADC_INJ_TRIG_SOFTWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_INJ_TRIG_SOFTWARE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group injected conversion trigger internal: SW start. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
