Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Dec 17 15:52:19 2023
| Host         : idris-HP-EliteBook-840-G3 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file conv_2d_top_control_sets_placed.rpt
| Design       : conv_2d_top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   170 |
|    Minimum number of control sets                        |   170 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   640 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   170 |
| >= 0 to < 4        |    79 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             437 |          117 |
| No           | No                    | Yes                    |             130 |           44 |
| No           | Yes                   | No                     |             324 |          136 |
| Yes          | No                    | No                     |             313 |           79 |
| Yes          | No                    | Yes                    |               6 |            1 |
| Yes          | Yes                   | No                     |             782 |          193 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                                                                                          Enable Signal                                                                                          |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                          |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
| ~system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tck   |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                            |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                          |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                   |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                           |                1 |              1 |         1.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                      |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                      |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                     |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                      |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                     |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                     |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                            |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                              |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                       |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[4]_i_1_n_0                                                                            |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                        |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                   | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                      |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                      |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                     | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[4]_i_1__0_n_0                                                                        |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             | convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state                                                                                                                                  | system_wrapper_inst/system_rst                                                                                                                                                                  |                3 |              4 |         1.33 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_1[0] | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                2 |              5 |         2.50 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                           |                1 |              5 |         5.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                          | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0] |                1 |              5 |         5.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]               | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                2 |              5 |         2.50 |
|  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tck   |                                                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                          | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0] |                1 |              5 |         5.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                             | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                     |                2 |              5 |         2.50 |
| ~system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tck   |                                                                                                                                                                                                 |                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                            | system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |         6.00 |
|  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tck   | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O                                                                         | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                            |                1 |              6 |         6.00 |
|  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tck   | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0                                                                   |                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                      |                2 |              6 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                            | system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                       | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                     |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                      |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                       | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                       | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                             | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                       | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                           | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                3 |              8 |         2.67 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                3 |              8 |         2.67 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                      | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                3 |              8 |         2.67 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                |                1 |              8 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                       | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                2 |              8 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                  | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                  |                4 |              9 |         2.25 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                |                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                 | system_wrapper_inst/system_rst                                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                  | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                2 |              9 |         4.50 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                4 |              9 |         2.25 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                               | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                4 |             12 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                            |                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                      | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                3 |             12 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                   | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |                2 |             12 |         6.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                            |                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                |                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                      | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                3 |             14 |         4.67 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                   |                5 |             15 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                   |                5 |             15 |         3.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                5 |             16 |         3.20 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |               12 |             22 |         1.83 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                        |               14 |             23 |         1.64 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                     |                                                                                                                                                                                                 |                6 |             27 |         4.50 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                       |                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                         | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |                8 |             32 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             | convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y[31]_i_1_n_0                                                                                                                      | system_wrapper_inst/system_rst                                                                                                                                                                  |                8 |             32 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             | convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_1_n_0                                                                                                                    | system_wrapper_inst/system_rst                                                                                                                                                                  |               15 |             32 |         2.13 |
|  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tck   | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O                                                                          | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O                                                                            |                4 |             32 |         8.00 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             | convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2                                                                                                                                   | system_wrapper_inst/system_rst                                                                                                                                                                  |               10 |             32 |         3.20 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                               |                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             | convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEC                                                                                                                                    | system_wrapper_inst/system_rst                                                                                                                                                                  |                6 |             32 |         5.33 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                         | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                               |                6 |             32 |         5.33 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                  |               10 |             32 |         3.20 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                              | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |               14 |             32 |         2.29 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                   |                7 |             32 |         4.57 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                               | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                5 |             32 |         6.40 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                              | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |                6 |             32 |         5.33 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                             | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                      |                7 |             32 |         4.57 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                      |                8 |             32 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                        |                                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                       |                                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                 |                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/gpio_ins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                       |               14 |             47 |         3.36 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 | system_wrapper_inst/system_wrapper_i/gpio_outs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                      |               16 |             47 |         2.94 |
|  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1             | convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center                                                                                                                           |                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                   | system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                     |               18 |             64 |         3.56 |
|  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                 |                                                                                                                                                                                                 |              110 |            421 |         3.83 |
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


