Analysis & Synthesis report for single_cycle
Sat Nov 23 05:58:34 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for InstMem:IM|altsyncram:altsyncram_component|altsyncram_gdb1:auto_generated
 16. Source assignments for DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|altsyncram_ala2:altsyncram1
 17. Parameter Settings for User Entity Instance: Adder:PCAdder
 18. Parameter Settings for User Entity Instance: InstMem:IM|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: ControlUnit:CU
 20. Parameter Settings for User Entity Instance: mux2X1:RFInter_
 21. Parameter Settings for User Entity Instance: mux2X1:RFMux_
 22. Parameter Settings for User Entity Instance: mux2X1:ALUMux1_
 23. Parameter Settings for User Entity Instance: mux2X1:ALUMux2_
 24. Parameter Settings for User Entity Instance: ALU:Alu
 25. Parameter Settings for User Entity Instance: Adder:branchAdder_
 26. Parameter Settings for User Entity Instance: DataMem:DM_|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: mux2X1:WBMux1_
 28. Parameter Settings for User Entity Instance: mux2X1:WBMux2_
 29. Parameter Settings for User Entity Instance: mux4x1:PCMux_
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "mux4x1:PCMux_"
 32. Port Connectivity Checks: "Adder:branchAdder_"
 33. Port Connectivity Checks: "mux2X1:ALUMux1_"
 34. Port Connectivity Checks: "mux2X1:RFMux_"
 35. Port Connectivity Checks: "ControlUnit:CU"
 36. Port Connectivity Checks: "InstMem:IM"
 37. Port Connectivity Checks: "Adder:PCAdder"
 38. Port Connectivity Checks: "ProgramCounter:pc"
 39. In-System Memory Content Editor Settings
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 23 05:58:34 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; single_cycle                                ;
; Top-level Entity Name              ; single_cycle                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,578                                       ;
;     Total combinational functions  ; 2,587                                       ;
;     Dedicated logic registers      ; 1,160                                       ;
; Total registers                    ; 1160                                        ;
; Total pins                         ; 18                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 163,840                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; single_cycle       ; single_cycle       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+
; InstMIF.mif                                                        ; yes             ; User Memory Initialization File              ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif                                                        ;             ;
; Adder.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/Adder.v                                                            ;             ;
; ProgramCounter.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ProgramCounter.v                                                   ;             ;
; single_cycle.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v                                                     ;             ;
; InstMem.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v                                                          ;             ;
; ControlUnit.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v                                                      ;             ;
; mux2X1.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux2X1.v                                                           ;             ;
; RegisterFile.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v                                                     ;             ;
; SignExtender.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/SignExtender.v                                                     ;             ;
; mux4x1.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux4x1.v                                                           ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU.v                                                              ;             ;
; DataMem.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;             ;
; db/altsyncram_gdb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_gdb1.tdf                                             ;             ;
; db/altsyncram_13k1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_13k1.tdf                                             ;             ;
; db/altsyncram_ala2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_ala2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ; altera_sld  ;
; db/ip/sld128f4b33/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,578     ;
;                                             ;           ;
; Total combinational functions               ; 2587      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2001      ;
;     -- 3 input functions                    ; 449       ;
;     -- <=2 input functions                  ; 137       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2437      ;
;     -- arithmetic mode                      ; 150       ;
;                                             ;           ;
; Total registers                             ; 1160      ;
;     -- Dedicated logic registers            ; 1160      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
; Total memory bits                           ; 163840    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1072      ;
; Total fan-out                               ; 14460     ;
; Average fan-out                             ; 3.75      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |single_cycle                                                                                                                           ; 2587 (4)            ; 1160 (0)                  ; 163840      ; 0          ; 0            ; 0       ; 0         ; 18   ; 0            ; 0          ; |single_cycle                                                                                                                                                                                                                                                                                                                                            ; single_cycle                      ; work         ;
;    |ALU:Alu|                                                                                                                            ; 695 (695)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|ALU:Alu                                                                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;    |Adder:PCAdder|                                                                                                                      ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|Adder:PCAdder                                                                                                                                                                                                                                                                                                                              ; Adder                             ; work         ;
;    |Adder:branchAdder_|                                                                                                                 ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|Adder:branchAdder_                                                                                                                                                                                                                                                                                                                         ; Adder                             ; work         ;
;    |ControlUnit:CU|                                                                                                                     ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|ControlUnit:CU                                                                                                                                                                                                                                                                                                                             ; ControlUnit                       ; work         ;
;    |DataMem:DM_|                                                                                                                        ; 92 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|DataMem:DM_                                                                                                                                                                                                                                                                                                                                ; DataMem                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 92 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_13k1:auto_generated|                                                                                               ; 92 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_13k1                   ; work         ;
;             |altsyncram_ala2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|altsyncram_ala2:altsyncram1                                                                                                                                                                                                                                     ; altsyncram_ala2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 92 (72)             ; 66 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |InstMem:IM|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|InstMem:IM                                                                                                                                                                                                                                                                                                                                 ; InstMem                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|InstMem:IM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_gdb1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|InstMem:IM|altsyncram:altsyncram_component|altsyncram_gdb1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_gdb1                   ; work         ;
;    |ProgramCounter:pc|                                                                                                                  ; 26 (26)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|ProgramCounter:pc                                                                                                                                                                                                                                                                                                                          ; ProgramCounter                    ; work         ;
;    |RegisterFile:RF|                                                                                                                    ; 1104 (1104)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|RegisterFile:RF                                                                                                                                                                                                                                                                                                                            ; RegisterFile                      ; work         ;
;    |mux2X1:ALUMux1_|                                                                                                                    ; 360 (360)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|mux2X1:ALUMux1_                                                                                                                                                                                                                                                                                                                            ; mux2X1                            ; work         ;
;    |mux2X1:ALUMux2_|                                                                                                                    ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|mux2X1:ALUMux2_                                                                                                                                                                                                                                                                                                                            ; mux2X1                            ; work         ;
;    |mux2X1:RFMux_|                                                                                                                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|mux2X1:RFMux_                                                                                                                                                                                                                                                                                                                              ; mux2X1                            ; work         ;
;    |mux2X1:WBMux2_|                                                                                                                     ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|mux2X1:WBMux2_                                                                                                                                                                                                                                                                                                                             ; mux2X1                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (82)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|altsyncram_ala2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None        ;
; InstMem:IM|altsyncram:altsyncram_component|altsyncram_gdb1:auto_generated|ALTSYNCRAM                              ; M9K  ; ROM            ; 4096         ; 32           ; --           ; --           ; 131072 ; InstMIF.mif ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |single_cycle|DataMem:DM_                                                                                                                                                                                                                                                         ; DataMem.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |single_cycle|InstMem:IM                                                                                                                                                                                                                                                          ; InstMem.v       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; BranchTaken~0                                          ;    ;
; ALU:Alu|Mux0~0                                         ;    ;
; ALU:Alu|Mux1~0                                         ;    ;
; ALU:Alu|Mux2~0                                         ;    ;
; ALU:Alu|Mux17~0                                        ;    ;
; ALU:Alu|Mux18~0                                        ;    ;
; ALU:Alu|Mux19~0                                        ;    ;
; ALU:Alu|Mux20~0                                        ;    ;
; ALU:Alu|Mux21~0                                        ;    ;
; ALU:Alu|Mux22~0                                        ;    ;
; ALU:Alu|Mux23~0                                        ;    ;
; ALU:Alu|Mux24~0                                        ;    ;
; ALU:Alu|Mux25~0                                        ;    ;
; ALU:Alu|Mux26~0                                        ;    ;
; ALU:Alu|Mux27~0                                        ;    ;
; ALU:Alu|Mux28~0                                        ;    ;
; ALU:Alu|Mux29~0                                        ;    ;
; ALU:Alu|Mux30~0                                        ;    ;
; mux2X1:WBMux2_|out[27]~4                               ;    ;
; RegisterFile:RF|RdData1[3]~12                          ;    ;
; mux2X1:WBMux2_|out[28]~3                               ;    ;
; mux2X1:WBMux2_|out[0]~17                               ;    ;
; RegisterFile:RF|RdData1[1]~14                          ;    ;
; RegisterFile:RF|RdData1[2]~13                          ;    ;
; mux2X1:WBMux2_|out[19]~12                              ;    ;
; mux2X1:WBMux2_|out[18]~13                              ;    ;
; mux2X1:WBMux2_|out[17]~14                              ;    ;
; mux2X1:WBMux2_|out[16]~15                              ;    ;
; mux2X1:WBMux2_|out[15]~16                              ;    ;
; RegisterFile:RF|RdData1[4]~11                          ;    ;
; mux2X1:WBMux2_|out[23]~8                               ;    ;
; mux2X1:WBMux2_|out[22]~9                               ;    ;
; mux2X1:WBMux2_|out[21]~10                              ;    ;
; mux2X1:WBMux2_|out[20]~11                              ;    ;
; mux2X1:WBMux2_|out[26]~5                               ;    ;
; mux2X1:WBMux2_|out[25]~6                               ;    ;
; mux2X1:WBMux2_|out[24]~7                               ;    ;
; RegisterFile:RF|RdData1[5]~10                          ;    ;
; RegisterFile:RF|RdData1[6]~9                           ;    ;
; RegisterFile:RF|RdData1[7]~8                           ;    ;
; RegisterFile:RF|RdData1[8]~7                           ;    ;
; RegisterFile:RF|RdData1[9]~6                           ;    ;
; RegisterFile:RF|RdData1[10]~5                          ;    ;
; RegisterFile:RF|RdData1[11]~4                          ;    ;
; RegisterFile:RF|RdData1[12]~3                          ;    ;
; RegisterFile:RF|RdData1[13]~2                          ;    ;
; RegisterFile:RF|RdData1[14]~1                          ;    ;
; Number of logic cells representing combinational loops ; 47 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; RegisterFile:RF|registers[0][0]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][15]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][16]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][17]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][18]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][19]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][20]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][21]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][22]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][23]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][24]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][25]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][26]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][27]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][28]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][29]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][30]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][31]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][1]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][2]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][3]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][4]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][5]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][6]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][7]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][8]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][9]        ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][10]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][11]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][12]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][13]       ; Stuck at GND due to stuck port data_in ;
; RegisterFile:RF|registers[0][14]       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1160  ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1108  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[16][29]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[8][8]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[24][1]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[4][8]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[20][21]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[12][14]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[28][17]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[2][11]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[18][29]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[10][28]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[26][11]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[6][3]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[22][31]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[14][11]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[30][22]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[1][28]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[17][25]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[9][6]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[25][10]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[5][10]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[21][30]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[13][6]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[29][24]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[3][18]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[19][3]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[11][21]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[27][20]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[7][31]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[23][11]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[15][27]                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |single_cycle|RegisterFile:RF|registers[31][31]                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |single_cycle|DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |single_cycle|mux4x1:PCMux_|out[9]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |single_cycle|mux2X1:WBMux2_|out[24]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |single_cycle|mux2X1:WBMux2_|out[15]                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |single_cycle|mux2X1:RFMux_|out[4]                                                                                                                                                    ;
; 64:1               ; 4 bits    ; 168 LEs       ; 48 LEs               ; 120 LEs                ; No         ; |single_cycle|ControlUnit:CU|Selector1                                                                                                                                                ;
; 34:1               ; 16 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |single_cycle|RegisterFile:RF|RdData1[8]                                                                                                                                              ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |single_cycle|RegisterFile:RF|RdData2[4]                                                                                                                                              ;
; 35:1               ; 16 bits   ; 368 LEs       ; 352 LEs              ; 16 LEs                 ; No         ; |single_cycle|mux2X1:ALUMux1_|out[21]                                                                                                                                                 ;
; 21:1               ; 8 bits    ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; No         ; |single_cycle|ALU:Alu|Mux12                                                                                                                                                           ;
; 21:1               ; 8 bits    ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; No         ; |single_cycle|ALU:Alu|Mux17                                                                                                                                                           ;
; 22:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |single_cycle|ALU:Alu|Mux4                                                                                                                                                            ;
; 22:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |single_cycle|ALU:Alu|Mux24                                                                                                                                                           ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |single_cycle|ALU:Alu|Mux2                                                                                                                                                            ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |single_cycle|ALU:Alu|Mux28                                                                                                                                                           ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |single_cycle|ALU:Alu|Mux0                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for InstMem:IM|altsyncram:altsyncram_component|altsyncram_gdb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|altsyncram_ala2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:PCAdder ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstMem:IM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; InstMIF.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_gdb1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ControlUnit:CU ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; _RType         ; 000000 ; Unsigned Binary                   ;
; _addi          ; 001000 ; Unsigned Binary                   ;
; _ori           ; 001101 ; Unsigned Binary                   ;
; _xori          ; 001110 ; Unsigned Binary                   ;
; _andi          ; 001100 ; Unsigned Binary                   ;
; _slti          ; 001010 ; Unsigned Binary                   ;
; _lw            ; 100011 ; Unsigned Binary                   ;
; _sw            ; 101011 ; Unsigned Binary                   ;
; _beq           ; 000100 ; Unsigned Binary                   ;
; _bnq           ; 000101 ; Unsigned Binary                   ;
; _j             ; 000010 ; Unsigned Binary                   ;
; _jr            ; 001000 ; Unsigned Binary                   ;
; _jal           ; 000011 ; Unsigned Binary                   ;
; _add_          ; 100000 ; Unsigned Binary                   ;
; _sub_          ; 100010 ; Unsigned Binary                   ;
; _and_          ; 100100 ; Unsigned Binary                   ;
; _or_           ; 100101 ; Unsigned Binary                   ;
; _slt_          ; 101010 ; Unsigned Binary                   ;
; _sgt_          ; 101001 ; Unsigned Binary                   ;
; _xor_          ; 100110 ; Unsigned Binary                   ;
; _nor_          ; 100111 ; Unsigned Binary                   ;
; _sll_          ; 000000 ; Unsigned Binary                   ;
; _srl_          ; 000010 ; Unsigned Binary                   ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2X1:RFInter_ ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2X1:RFMux_ ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2X1:ALUMux1_ ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2X1:ALUMux2_ ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:Alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; data_width     ; 32    ; Signed Integer              ;
; sel_width      ; 4     ; Signed Integer              ;
; _ADD           ; 0000  ; Unsigned Binary             ;
; _SUB           ; 0001  ; Unsigned Binary             ;
; _AND           ; 0010  ; Unsigned Binary             ;
; _OR            ; 0011  ; Unsigned Binary             ;
; _SLT           ; 0100  ; Unsigned Binary             ;
; _XOR           ; 0101  ; Unsigned Binary             ;
; _NOR           ; 0110  ; Unsigned Binary             ;
; _SLL           ; 0111  ; Unsigned Binary             ;
; _SRL           ; 1000  ; Unsigned Binary             ;
; _SGT           ; 1001  ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:branchAdder_ ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMem:DM_|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------+
; Parameter Name                     ; Value                  ; Type                       ;
+------------------------------------+------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                    ;
; WIDTH_A                            ; 32                     ; Signed Integer             ;
; WIDTHAD_A                          ; 10                     ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                    ;
; WIDTH_B                            ; 1                      ; Untyped                    ;
; WIDTHAD_B                          ; 1                      ; Untyped                    ;
; NUMWORDS_B                         ; 1                      ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                    ;
; BYTE_SIZE                          ; 8                      ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_13k1        ; Untyped                    ;
+------------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2X1:WBMux1_ ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2X1:WBMux2_ ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4x1:PCMux_ ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; InstMem:IM|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; DataMem:DM_|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux4x1:PCMux_"                                                                                                                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:branchAdder_"                                                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux2X1:ALUMux1_"  ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in2[31..5] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux2X1:RFMux_" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; in2  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:CU"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; InvalidInst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstMem:IM"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:PCAdder"                                                                                                                                                                 ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in2[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; in2[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; out        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProgramCounter:pc"                                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCEn ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; PCin ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; 0              ; d1          ; 32    ; 1024  ; Read/Write ; DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 1074                        ;
;     CLR               ; 8                           ;
;     ENA               ; 1028                        ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 2466                        ;
;     arith             ; 142                         ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 109                         ;
;     normal            ; 2324                        ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 310                         ;
;         4 data inputs ; 1947                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 12.89                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Nov 23 05:57:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle.v
    Info (12023): Found entity 1: single_cycle File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instmem.v
    Info (12023): Found entity 1: InstMem File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2X1 File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux2X1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/SignExtender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.v
    Info (12023): Found entity 1: mux4x1 File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: DataMem File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_tb1.v
    Info (12023): Found entity 1: single_cycle_tb1 File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU_tb.v Line: 3
Warning (10229): Verilog HDL Expression warning at CU_tb.v(73): truncated literal to match 6 bits File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/CU_tb.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file cu_tb.v
    Info (12023): Found entity 1: CU_tb File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/CU_tb.v Line: 3
Info (12127): Elaborating entity "single_cycle" for the top level hierarchy
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:pc" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 56
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:PCAdder" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 63
Info (12128): Elaborating entity "InstMem" for hierarchy "InstMem:IM" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstMem:IM|altsyncram:altsyncram_component" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v Line: 82
Info (12130): Elaborated megafunction instantiation "InstMem:IM|altsyncram:altsyncram_component" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v Line: 82
Info (12133): Instantiated megafunction "InstMem:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "InstMIF.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gdb1.tdf
    Info (12023): Found entity 1: altsyncram_gdb1 File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_gdb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gdb1" for hierarchy "InstMem:IM|altsyncram:altsyncram_component|altsyncram_gdb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2048) in the Memory Initialization File "C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMIF.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v Line: 82
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:CU" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 92
Warning (10272): Verilog HDL Case Statement warning at ControlUnit.v(215): case item expression covers a value already covered by a previous case item File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v Line: 215
Info (12128): Elaborating entity "mux2X1" for hierarchy "mux2X1:RFInter_" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 100
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RF" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 122
Info (12128): Elaborating entity "SignExtender" for hierarchy "SignExtender:SignExtend_" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 127
Info (12128): Elaborating entity "mux2X1" for hierarchy "mux2X1:ALUMux1_" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 135
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:Alu" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 150
Info (12128): Elaborating entity "DataMem" for hierarchy "DataMem:DM_" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMem:DM_|altsyncram:altsyncram_component" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v Line: 89
Info (12130): Elaborated megafunction instantiation "DataMem:DM_|altsyncram:altsyncram_component" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v Line: 89
Info (12133): Instantiated megafunction "DataMem:DM_|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=d1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_13k1.tdf
    Info (12023): Found entity 1: altsyncram_13k1 File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_13k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_13k1" for hierarchy "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ala2.tdf
    Info (12023): Found entity 1: altsyncram_ala2 File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_ala2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ala2" for hierarchy "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|altsyncram_ala2:altsyncram1" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_13k1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_13k1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_13k1.tdf Line: 39
Info (12133): Instantiated megafunction "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/altsyncram_13k1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1680932864"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataMem:DM_|altsyncram:altsyncram_component|altsyncram_13k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "mux4x1" for hierarchy "mux4x1:PCMux_" File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 217
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PCPlus1[31]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[30]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[29]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[28]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[27]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[26]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[25]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[24]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[23]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[22]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[21]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[20]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[19]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[18]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[17]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[16]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "nextPC[31]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[30]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[29]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[28]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[27]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[26]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[25]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[24]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[23]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[22]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[21]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[20]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[19]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[18]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[17]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "nextPC[16]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[31]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[30]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[29]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[28]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[27]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[26]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[25]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[24]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[23]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[22]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[21]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[20]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[19]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[18]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[17]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
    Warning (12110): Net "PCPlus1[16]" is missing source, defaulting to GND File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 16
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.23.04:58:10 Progress: Loading sld128f4b33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/db/ip/sld128f4b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/output_files/single_cycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3701 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 3614 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Sat Nov 23 05:58:34 2024
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/output_files/single_cycle.map.smsg.


