#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* D */
#define D__0__INTTYPE CYREG_PICU2_INTTYPE0
#define D__0__MASK 0x01u
#define D__0__PC CYREG_PRT2_PC0
#define D__0__PORT 2u
#define D__0__SHIFT 0u
#define D__1__INTTYPE CYREG_PICU2_INTTYPE1
#define D__1__MASK 0x02u
#define D__1__PC CYREG_PRT2_PC1
#define D__1__PORT 2u
#define D__1__SHIFT 1u
#define D__2__INTTYPE CYREG_PICU2_INTTYPE2
#define D__2__MASK 0x04u
#define D__2__PC CYREG_PRT2_PC2
#define D__2__PORT 2u
#define D__2__SHIFT 2u
#define D__3__INTTYPE CYREG_PICU2_INTTYPE3
#define D__3__MASK 0x08u
#define D__3__PC CYREG_PRT2_PC3
#define D__3__PORT 2u
#define D__3__SHIFT 3u
#define D__4__INTTYPE CYREG_PICU2_INTTYPE4
#define D__4__MASK 0x10u
#define D__4__PC CYREG_PRT2_PC4
#define D__4__PORT 2u
#define D__4__SHIFT 4u
#define D__5__INTTYPE CYREG_PICU2_INTTYPE5
#define D__5__MASK 0x20u
#define D__5__PC CYREG_PRT2_PC5
#define D__5__PORT 2u
#define D__5__SHIFT 5u
#define D__6__INTTYPE CYREG_PICU2_INTTYPE6
#define D__6__MASK 0x40u
#define D__6__PC CYREG_PRT2_PC6
#define D__6__PORT 2u
#define D__6__SHIFT 6u
#define D__7__INTTYPE CYREG_PICU2_INTTYPE7
#define D__7__MASK 0x80u
#define D__7__PC CYREG_PRT2_PC7
#define D__7__PORT 2u
#define D__7__SHIFT 7u
#define D__AG CYREG_PRT2_AG
#define D__AMUX CYREG_PRT2_AMUX
#define D__BIE CYREG_PRT2_BIE
#define D__BIT_MASK CYREG_PRT2_BIT_MASK
#define D__BYP CYREG_PRT2_BYP
#define D__CTL CYREG_PRT2_CTL
#define D__DM0 CYREG_PRT2_DM0
#define D__DM1 CYREG_PRT2_DM1
#define D__DM2 CYREG_PRT2_DM2
#define D__DR CYREG_PRT2_DR
#define D__INP_DIS CYREG_PRT2_INP_DIS
#define D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define D__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define D__LCD_EN CYREG_PRT2_LCD_EN
#define D__MASK 0xFFu
#define D__PORT 2u
#define D__PRT CYREG_PRT2_PRT
#define D__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define D__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define D__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define D__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define D__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define D__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define D__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define D__PS CYREG_PRT2_PS
#define D__SHIFT 0u
#define D__SLW CYREG_PRT2_SLW

/* CS */
#define CS__0__INTTYPE CYREG_PICU15_INTTYPE0
#define CS__0__MASK 0x01u
#define CS__0__PC CYREG_IO_PC_PRT15_PC0
#define CS__0__PORT 15u
#define CS__0__SHIFT 0u
#define CS__1__INTTYPE CYREG_PICU15_INTTYPE1
#define CS__1__MASK 0x02u
#define CS__1__PC CYREG_IO_PC_PRT15_PC1
#define CS__1__PORT 15u
#define CS__1__SHIFT 1u
#define CS__2__INTTYPE CYREG_PICU15_INTTYPE2
#define CS__2__MASK 0x04u
#define CS__2__PC CYREG_IO_PC_PRT15_PC2
#define CS__2__PORT 15u
#define CS__2__SHIFT 2u
#define CS__3__INTTYPE CYREG_PICU15_INTTYPE3
#define CS__3__MASK 0x08u
#define CS__3__PC CYREG_IO_PC_PRT15_PC3
#define CS__3__PORT 15u
#define CS__3__SHIFT 3u
#define CS__AG CYREG_PRT15_AG
#define CS__AMUX CYREG_PRT15_AMUX
#define CS__BIE CYREG_PRT15_BIE
#define CS__BIT_MASK CYREG_PRT15_BIT_MASK
#define CS__BYP CYREG_PRT15_BYP
#define CS__CTL CYREG_PRT15_CTL
#define CS__DM0 CYREG_PRT15_DM0
#define CS__DM1 CYREG_PRT15_DM1
#define CS__DM2 CYREG_PRT15_DM2
#define CS__DR CYREG_PRT15_DR
#define CS__INP_DIS CYREG_PRT15_INP_DIS
#define CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CS__LCD_EN CYREG_PRT15_LCD_EN
#define CS__MASK 0x0Fu
#define CS__PORT 15u
#define CS__PRT CYREG_PRT15_PRT
#define CS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CS__PS CYREG_PRT15_PS
#define CS__SHIFT 0u
#define CS__SLW CYREG_PRT15_SLW

/* OE */
#define OE_Sync_ctrl_reg__0__MASK 0x01u
#define OE_Sync_ctrl_reg__0__POS 0
#define OE_Sync_ctrl_reg__1__MASK 0x02u
#define OE_Sync_ctrl_reg__1__POS 1
#define OE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define OE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define OE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define OE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define OE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define OE_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define OE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define OE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define OE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define OE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define OE_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define OE_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define OE_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define OE_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define OE_Sync_ctrl_reg__MASK 0x03u
#define OE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define OE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define OE_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* SW_Comparator_ctComp */
#define SW_Comparator_ctComp__CLK CYREG_CMP3_CLK
#define SW_Comparator_ctComp__CMP_MASK 0x08u
#define SW_Comparator_ctComp__CMP_NUMBER 3u
#define SW_Comparator_ctComp__CR CYREG_CMP3_CR
#define SW_Comparator_ctComp__LUT__CR CYREG_LUT3_CR
#define SW_Comparator_ctComp__LUT__MSK CYREG_LUT_MSK
#define SW_Comparator_ctComp__LUT__MSK_MASK 0x08u
#define SW_Comparator_ctComp__LUT__MSK_SHIFT 3u
#define SW_Comparator_ctComp__LUT__MX CYREG_LUT3_MX
#define SW_Comparator_ctComp__LUT__SR CYREG_LUT_SR
#define SW_Comparator_ctComp__LUT__SR_MASK 0x08u
#define SW_Comparator_ctComp__LUT__SR_SHIFT 3u
#define SW_Comparator_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define SW_Comparator_ctComp__PM_ACT_MSK 0x08u
#define SW_Comparator_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define SW_Comparator_ctComp__PM_STBY_MSK 0x08u
#define SW_Comparator_ctComp__SW0 CYREG_CMP3_SW0
#define SW_Comparator_ctComp__SW2 CYREG_CMP3_SW2
#define SW_Comparator_ctComp__SW3 CYREG_CMP3_SW3
#define SW_Comparator_ctComp__SW4 CYREG_CMP3_SW4
#define SW_Comparator_ctComp__SW6 CYREG_CMP3_SW6
#define SW_Comparator_ctComp__TR0 CYREG_CMP3_TR0
#define SW_Comparator_ctComp__TR1 CYREG_CMP3_TR1
#define SW_Comparator_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define SW_Comparator_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define SW_Comparator_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define SW_Comparator_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define SW_Comparator_ctComp__WRK CYREG_CMP_WRK
#define SW_Comparator_ctComp__WRK_MASK 0x08u
#define SW_Comparator_ctComp__WRK_SHIFT 3u

/* SW_DAC_viDAC8 */
#define SW_DAC_viDAC8__CR0 CYREG_DAC2_CR0
#define SW_DAC_viDAC8__CR1 CYREG_DAC2_CR1
#define SW_DAC_viDAC8__D CYREG_DAC2_D
#define SW_DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define SW_DAC_viDAC8__PM_ACT_MSK 0x04u
#define SW_DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define SW_DAC_viDAC8__PM_STBY_MSK 0x04u
#define SW_DAC_viDAC8__STROBE CYREG_DAC2_STROBE
#define SW_DAC_viDAC8__SW0 CYREG_DAC2_SW0
#define SW_DAC_viDAC8__SW2 CYREG_DAC2_SW2
#define SW_DAC_viDAC8__SW3 CYREG_DAC2_SW3
#define SW_DAC_viDAC8__SW4 CYREG_DAC2_SW4
#define SW_DAC_viDAC8__TR CYREG_DAC2_TR
#define SW_DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define SW_DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define SW_DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define SW_DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define SW_DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define SW_DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define SW_DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define SW_DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define SW_DAC_viDAC8__TST CYREG_DAC2_TST

/* SW_Quad_Clock */
#define SW_Quad_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define SW_Quad_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define SW_Quad_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define SW_Quad_Clock__CFG2_SRC_SEL_MASK 0x07u
#define SW_Quad_Clock__INDEX 0x04u
#define SW_Quad_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SW_Quad_Clock__PM_ACT_MSK 0x10u
#define SW_Quad_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SW_Quad_Clock__PM_STBY_MSK 0x10u

/* SW_SW_1 */
#define SW_SW_1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define SW_SW_1__0__MASK 0x10u
#define SW_SW_1__0__PC CYREG_PRT0_PC4
#define SW_SW_1__0__PORT 0u
#define SW_SW_1__0__SHIFT 4u
#define SW_SW_1__AG CYREG_PRT0_AG
#define SW_SW_1__AMUX CYREG_PRT0_AMUX
#define SW_SW_1__BIE CYREG_PRT0_BIE
#define SW_SW_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW_SW_1__BYP CYREG_PRT0_BYP
#define SW_SW_1__CTL CYREG_PRT0_CTL
#define SW_SW_1__DM0 CYREG_PRT0_DM0
#define SW_SW_1__DM1 CYREG_PRT0_DM1
#define SW_SW_1__DM2 CYREG_PRT0_DM2
#define SW_SW_1__DR CYREG_PRT0_DR
#define SW_SW_1__INP_DIS CYREG_PRT0_INP_DIS
#define SW_SW_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW_SW_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW_SW_1__LCD_EN CYREG_PRT0_LCD_EN
#define SW_SW_1__MASK 0x10u
#define SW_SW_1__PORT 0u
#define SW_SW_1__PRT CYREG_PRT0_PRT
#define SW_SW_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW_SW_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW_SW_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW_SW_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW_SW_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW_SW_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW_SW_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW_SW_1__PS CYREG_PRT0_PS
#define SW_SW_1__SHIFT 4u
#define SW_SW_1__SLW CYREG_PRT0_SLW

/* SW_SW_2 */
#define SW_SW_2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define SW_SW_2__0__MASK 0x08u
#define SW_SW_2__0__PC CYREG_PRT0_PC3
#define SW_SW_2__0__PORT 0u
#define SW_SW_2__0__SHIFT 3u
#define SW_SW_2__AG CYREG_PRT0_AG
#define SW_SW_2__AMUX CYREG_PRT0_AMUX
#define SW_SW_2__BIE CYREG_PRT0_BIE
#define SW_SW_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW_SW_2__BYP CYREG_PRT0_BYP
#define SW_SW_2__CTL CYREG_PRT0_CTL
#define SW_SW_2__DM0 CYREG_PRT0_DM0
#define SW_SW_2__DM1 CYREG_PRT0_DM1
#define SW_SW_2__DM2 CYREG_PRT0_DM2
#define SW_SW_2__DR CYREG_PRT0_DR
#define SW_SW_2__INP_DIS CYREG_PRT0_INP_DIS
#define SW_SW_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW_SW_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW_SW_2__LCD_EN CYREG_PRT0_LCD_EN
#define SW_SW_2__MASK 0x08u
#define SW_SW_2__PORT 0u
#define SW_SW_2__PRT CYREG_PRT0_PRT
#define SW_SW_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW_SW_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW_SW_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW_SW_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW_SW_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW_SW_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW_SW_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW_SW_2__PS CYREG_PRT0_PS
#define SW_SW_2__SHIFT 3u
#define SW_SW_2__SLW CYREG_PRT0_SLW

/* SW_SW_3 */
#define SW_SW_3__0__INTTYPE CYREG_PICU0_INTTYPE2
#define SW_SW_3__0__MASK 0x04u
#define SW_SW_3__0__PC CYREG_PRT0_PC2
#define SW_SW_3__0__PORT 0u
#define SW_SW_3__0__SHIFT 2u
#define SW_SW_3__AG CYREG_PRT0_AG
#define SW_SW_3__AMUX CYREG_PRT0_AMUX
#define SW_SW_3__BIE CYREG_PRT0_BIE
#define SW_SW_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define SW_SW_3__BYP CYREG_PRT0_BYP
#define SW_SW_3__CTL CYREG_PRT0_CTL
#define SW_SW_3__DM0 CYREG_PRT0_DM0
#define SW_SW_3__DM1 CYREG_PRT0_DM1
#define SW_SW_3__DM2 CYREG_PRT0_DM2
#define SW_SW_3__DR CYREG_PRT0_DR
#define SW_SW_3__INP_DIS CYREG_PRT0_INP_DIS
#define SW_SW_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SW_SW_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SW_SW_3__LCD_EN CYREG_PRT0_LCD_EN
#define SW_SW_3__MASK 0x04u
#define SW_SW_3__PORT 0u
#define SW_SW_3__PRT CYREG_PRT0_PRT
#define SW_SW_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SW_SW_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SW_SW_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SW_SW_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SW_SW_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SW_SW_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SW_SW_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SW_SW_3__PS CYREG_PRT0_PS
#define SW_SW_3__SHIFT 2u
#define SW_SW_3__SLW CYREG_PRT0_SLW

/* LCD_CLK */
#define LCD_CLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define LCD_CLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define LCD_CLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define LCD_CLK__CFG2_SRC_SEL_MASK 0x07u
#define LCD_CLK__INDEX 0x03u
#define LCD_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LCD_CLK__PM_ACT_MSK 0x08u
#define LCD_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LCD_CLK__PM_STBY_MSK 0x08u

/* LCD_DMA */
#define LCD_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define LCD_DMA__DRQ_NUMBER 2u
#define LCD_DMA__NUMBEROF_TDS 0u
#define LCD_DMA__PRIORITY 2u
#define LCD_DMA__TERMIN_EN 0u
#define LCD_DMA__TERMIN_SEL 0u
#define LCD_DMA__TERMOUT0_EN 0u
#define LCD_DMA__TERMOUT0_SEL 0u
#define LCD_DMA__TERMOUT1_EN 0u
#define LCD_DMA__TERMOUT1_SEL 0u
#define LCD_dp__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define LCD_dp__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define LCD_dp__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define LCD_dp__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define LCD_dp__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define LCD_dp__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define LCD_dp__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define LCD_dp__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define LCD_dp__A0_REG CYREG_B1_UDB09_A0
#define LCD_dp__A1_REG CYREG_B1_UDB09_A1
#define LCD_dp__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define LCD_dp__D0_REG CYREG_B1_UDB09_D0
#define LCD_dp__D1_REG CYREG_B1_UDB09_D1
#define LCD_dp__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define LCD_dp__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define LCD_dp__F0_REG CYREG_B1_UDB09_F0
#define LCD_dp__F1_REG CYREG_B1_UDB09_F1
#define LCD_dp__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD_dp__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD_dp_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define LCD_dp_PO__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define LCD_dp_PO__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define LCD_dp_PO__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define LCD_dp_PO__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define LCD_dp_PO__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define LCD_dp_PO__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define LCD_dp_PO__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define LCD_dp_PO__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define LCD_dp_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define LCD_dp_PO__CONTROL_REG CYREG_B1_UDB09_CTL
#define LCD_dp_PO__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define LCD_dp_PO__COUNT_REG CYREG_B1_UDB09_CTL
#define LCD_dp_PO__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define LCD_dp_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD_dp_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define LCD_dp_PO__PERIOD_REG CYREG_B1_UDB09_MSK
#define LCD_FIFO_Status__0__MASK 0x01u
#define LCD_FIFO_Status__0__POS 0
#define LCD_FIFO_Status__1__MASK 0x02u
#define LCD_FIFO_Status__1__POS 1
#define LCD_FIFO_Status__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define LCD_FIFO_Status__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define LCD_FIFO_Status__MASK 0x03u
#define LCD_FIFO_Status__MASK_REG CYREG_B0_UDB07_MSK
#define LCD_FIFO_Status__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define LCD_FIFO_Status__STATUS_REG CYREG_B0_UDB07_ST

/* LCD_RD */
#define LCD_RD__0__INTTYPE CYREG_PICU3_INTTYPE6
#define LCD_RD__0__MASK 0x40u
#define LCD_RD__0__PC CYREG_PRT3_PC6
#define LCD_RD__0__PORT 3u
#define LCD_RD__0__SHIFT 6u
#define LCD_RD__AG CYREG_PRT3_AG
#define LCD_RD__AMUX CYREG_PRT3_AMUX
#define LCD_RD__BIE CYREG_PRT3_BIE
#define LCD_RD__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_RD__BYP CYREG_PRT3_BYP
#define LCD_RD__CTL CYREG_PRT3_CTL
#define LCD_RD__DM0 CYREG_PRT3_DM0
#define LCD_RD__DM1 CYREG_PRT3_DM1
#define LCD_RD__DM2 CYREG_PRT3_DM2
#define LCD_RD__DR CYREG_PRT3_DR
#define LCD_RD__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_RD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_RD__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_RD__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_RD__MASK 0x40u
#define LCD_RD__PORT 3u
#define LCD_RD__PRT CYREG_PRT3_PRT
#define LCD_RD__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_RD__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_RD__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_RD__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_RD__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_RD__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_RD__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_RD__PS CYREG_PRT3_PS
#define LCD_RD__SHIFT 6u
#define LCD_RD__SLW CYREG_PRT3_SLW

/* LCD_RS */
#define LCD_RS__0__INTTYPE CYREG_PICU3_INTTYPE7
#define LCD_RS__0__MASK 0x80u
#define LCD_RS__0__PC CYREG_PRT3_PC7
#define LCD_RS__0__PORT 3u
#define LCD_RS__0__SHIFT 7u
#define LCD_RS__AG CYREG_PRT3_AG
#define LCD_RS__AMUX CYREG_PRT3_AMUX
#define LCD_RS__BIE CYREG_PRT3_BIE
#define LCD_RS__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_RS__BYP CYREG_PRT3_BYP
#define LCD_RS__CTL CYREG_PRT3_CTL
#define LCD_RS__DM0 CYREG_PRT3_DM0
#define LCD_RS__DM1 CYREG_PRT3_DM1
#define LCD_RS__DM2 CYREG_PRT3_DM2
#define LCD_RS__DR CYREG_PRT3_DR
#define LCD_RS__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_RS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_RS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_RS__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_RS__MASK 0x80u
#define LCD_RS__PORT 3u
#define LCD_RS__PRT CYREG_PRT3_PRT
#define LCD_RS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_RS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_RS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_RS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_RS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_RS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_RS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_RS__PS CYREG_PRT3_PS
#define LCD_RS__SHIFT 7u
#define LCD_RS__SLW CYREG_PRT3_SLW

/* LCD_WR */
#define LCD_WR__0__INTTYPE CYREG_PICU3_INTTYPE5
#define LCD_WR__0__MASK 0x20u
#define LCD_WR__0__PC CYREG_PRT3_PC5
#define LCD_WR__0__PORT 3u
#define LCD_WR__0__SHIFT 5u
#define LCD_WR__AG CYREG_PRT3_AG
#define LCD_WR__AMUX CYREG_PRT3_AMUX
#define LCD_WR__BIE CYREG_PRT3_BIE
#define LCD_WR__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_WR__BYP CYREG_PRT3_BYP
#define LCD_WR__CTL CYREG_PRT3_CTL
#define LCD_WR__DM0 CYREG_PRT3_DM0
#define LCD_WR__DM1 CYREG_PRT3_DM1
#define LCD_WR__DM2 CYREG_PRT3_DM2
#define LCD_WR__DR CYREG_PRT3_DR
#define LCD_WR__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_WR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_WR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_WR__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_WR__MASK 0x20u
#define LCD_WR__PORT 3u
#define LCD_WR__PRT CYREG_PRT3_PRT
#define LCD_WR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_WR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_WR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_WR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_WR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_WR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_WR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_WR__PS CYREG_PRT3_PS
#define LCD_WR__SHIFT 5u
#define LCD_WR__SLW CYREG_PRT3_SLW

/* RST */
#define RST__0__INTTYPE CYREG_PICU3_INTTYPE2
#define RST__0__MASK 0x04u
#define RST__0__PC CYREG_PRT3_PC2
#define RST__0__PORT 3u
#define RST__0__SHIFT 2u
#define RST__AG CYREG_PRT3_AG
#define RST__AMUX CYREG_PRT3_AMUX
#define RST__BIE CYREG_PRT3_BIE
#define RST__BIT_MASK CYREG_PRT3_BIT_MASK
#define RST__BYP CYREG_PRT3_BYP
#define RST__CTL CYREG_PRT3_CTL
#define RST__DM0 CYREG_PRT3_DM0
#define RST__DM1 CYREG_PRT3_DM1
#define RST__DM2 CYREG_PRT3_DM2
#define RST__DR CYREG_PRT3_DR
#define RST__INP_DIS CYREG_PRT3_INP_DIS
#define RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RST__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RST__LCD_EN CYREG_PRT3_LCD_EN
#define RST__MASK 0x04u
#define RST__PORT 3u
#define RST__PRT CYREG_PRT3_PRT
#define RST__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RST__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RST__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RST__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RST__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RST__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RST__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RST__PS CYREG_PRT3_PS
#define RST__SHIFT 2u
#define RST__SLW CYREG_PRT3_SLW

/* HREF */
#define HREF__0__INTTYPE CYREG_PICU15_INTTYPE5
#define HREF__0__MASK 0x20u
#define HREF__0__PC CYREG_IO_PC_PRT15_PC5
#define HREF__0__PORT 15u
#define HREF__0__SHIFT 5u
#define HREF__AG CYREG_PRT15_AG
#define HREF__AMUX CYREG_PRT15_AMUX
#define HREF__BIE CYREG_PRT15_BIE
#define HREF__BIT_MASK CYREG_PRT15_BIT_MASK
#define HREF__BYP CYREG_PRT15_BYP
#define HREF__CTL CYREG_PRT15_CTL
#define HREF__DM0 CYREG_PRT15_DM0
#define HREF__DM1 CYREG_PRT15_DM1
#define HREF__DM2 CYREG_PRT15_DM2
#define HREF__DR CYREG_PRT15_DR
#define HREF__INP_DIS CYREG_PRT15_INP_DIS
#define HREF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define HREF__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define HREF__LCD_EN CYREG_PRT15_LCD_EN
#define HREF__MASK 0x20u
#define HREF__PORT 15u
#define HREF__PRT CYREG_PRT15_PRT
#define HREF__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define HREF__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define HREF__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define HREF__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define HREF__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define HREF__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define HREF__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define HREF__PS CYREG_PRT15_PS
#define HREF__SHIFT 5u
#define HREF__SLW CYREG_PRT15_SLW

/* SE1A */
#define SE1A__0__INTTYPE CYREG_PICU3_INTTYPE3
#define SE1A__0__MASK 0x08u
#define SE1A__0__PC CYREG_PRT3_PC3
#define SE1A__0__PORT 3u
#define SE1A__0__SHIFT 3u
#define SE1A__AG CYREG_PRT3_AG
#define SE1A__AMUX CYREG_PRT3_AMUX
#define SE1A__BIE CYREG_PRT3_BIE
#define SE1A__BIT_MASK CYREG_PRT3_BIT_MASK
#define SE1A__BYP CYREG_PRT3_BYP
#define SE1A__CTL CYREG_PRT3_CTL
#define SE1A__DM0 CYREG_PRT3_DM0
#define SE1A__DM1 CYREG_PRT3_DM1
#define SE1A__DM2 CYREG_PRT3_DM2
#define SE1A__DR CYREG_PRT3_DR
#define SE1A__INP_DIS CYREG_PRT3_INP_DIS
#define SE1A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SE1A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SE1A__LCD_EN CYREG_PRT3_LCD_EN
#define SE1A__MASK 0x08u
#define SE1A__PORT 3u
#define SE1A__PRT CYREG_PRT3_PRT
#define SE1A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SE1A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SE1A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SE1A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SE1A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SE1A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SE1A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SE1A__PS CYREG_PRT3_PS
#define SE1A__SHIFT 3u
#define SE1A__SLW CYREG_PRT3_SLW

/* SE1B */
#define SE1B__0__INTTYPE CYREG_PICU3_INTTYPE4
#define SE1B__0__MASK 0x10u
#define SE1B__0__PC CYREG_PRT3_PC4
#define SE1B__0__PORT 3u
#define SE1B__0__SHIFT 4u
#define SE1B__AG CYREG_PRT3_AG
#define SE1B__AMUX CYREG_PRT3_AMUX
#define SE1B__BIE CYREG_PRT3_BIE
#define SE1B__BIT_MASK CYREG_PRT3_BIT_MASK
#define SE1B__BYP CYREG_PRT3_BYP
#define SE1B__CTL CYREG_PRT3_CTL
#define SE1B__DM0 CYREG_PRT3_DM0
#define SE1B__DM1 CYREG_PRT3_DM1
#define SE1B__DM2 CYREG_PRT3_DM2
#define SE1B__DR CYREG_PRT3_DR
#define SE1B__INP_DIS CYREG_PRT3_INP_DIS
#define SE1B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SE1B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SE1B__LCD_EN CYREG_PRT3_LCD_EN
#define SE1B__MASK 0x10u
#define SE1B__PORT 3u
#define SE1B__PRT CYREG_PRT3_PRT
#define SE1B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SE1B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SE1B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SE1B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SE1B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SE1B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SE1B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SE1B__PS CYREG_PRT3_PS
#define SE1B__SHIFT 4u
#define SE1B__SLW CYREG_PRT3_SLW

/* SE2A */
#define SE2A__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SE2A__0__MASK 0x02u
#define SE2A__0__PC CYREG_PRT3_PC1
#define SE2A__0__PORT 3u
#define SE2A__0__SHIFT 1u
#define SE2A__AG CYREG_PRT3_AG
#define SE2A__AMUX CYREG_PRT3_AMUX
#define SE2A__BIE CYREG_PRT3_BIE
#define SE2A__BIT_MASK CYREG_PRT3_BIT_MASK
#define SE2A__BYP CYREG_PRT3_BYP
#define SE2A__CTL CYREG_PRT3_CTL
#define SE2A__DM0 CYREG_PRT3_DM0
#define SE2A__DM1 CYREG_PRT3_DM1
#define SE2A__DM2 CYREG_PRT3_DM2
#define SE2A__DR CYREG_PRT3_DR
#define SE2A__INP_DIS CYREG_PRT3_INP_DIS
#define SE2A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SE2A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SE2A__LCD_EN CYREG_PRT3_LCD_EN
#define SE2A__MASK 0x02u
#define SE2A__PORT 3u
#define SE2A__PRT CYREG_PRT3_PRT
#define SE2A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SE2A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SE2A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SE2A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SE2A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SE2A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SE2A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SE2A__PS CYREG_PRT3_PS
#define SE2A__SHIFT 1u
#define SE2A__SLW CYREG_PRT3_SLW

/* SE2B */
#define SE2B__0__INTTYPE CYREG_PICU3_INTTYPE0
#define SE2B__0__MASK 0x01u
#define SE2B__0__PC CYREG_PRT3_PC0
#define SE2B__0__PORT 3u
#define SE2B__0__SHIFT 0u
#define SE2B__AG CYREG_PRT3_AG
#define SE2B__AMUX CYREG_PRT3_AMUX
#define SE2B__BIE CYREG_PRT3_BIE
#define SE2B__BIT_MASK CYREG_PRT3_BIT_MASK
#define SE2B__BYP CYREG_PRT3_BYP
#define SE2B__CTL CYREG_PRT3_CTL
#define SE2B__DM0 CYREG_PRT3_DM0
#define SE2B__DM1 CYREG_PRT3_DM1
#define SE2B__DM2 CYREG_PRT3_DM2
#define SE2B__DR CYREG_PRT3_DR
#define SE2B__INP_DIS CYREG_PRT3_INP_DIS
#define SE2B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SE2B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SE2B__LCD_EN CYREG_PRT3_LCD_EN
#define SE2B__MASK 0x01u
#define SE2B__PORT 3u
#define SE2B__PRT CYREG_PRT3_PRT
#define SE2B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SE2B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SE2B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SE2B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SE2B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SE2B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SE2B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SE2B__PS CYREG_PRT3_PS
#define SE2B__SHIFT 0u
#define SE2B__SLW CYREG_PRT3_SLW

/* USTX */
#define USTX__0__INTTYPE CYREG_PICU0_INTTYPE1
#define USTX__0__MASK 0x02u
#define USTX__0__PC CYREG_PRT0_PC1
#define USTX__0__PORT 0u
#define USTX__0__SHIFT 1u
#define USTX__AG CYREG_PRT0_AG
#define USTX__AMUX CYREG_PRT0_AMUX
#define USTX__BIE CYREG_PRT0_BIE
#define USTX__BIT_MASK CYREG_PRT0_BIT_MASK
#define USTX__BYP CYREG_PRT0_BYP
#define USTX__CTL CYREG_PRT0_CTL
#define USTX__DM0 CYREG_PRT0_DM0
#define USTX__DM1 CYREG_PRT0_DM1
#define USTX__DM2 CYREG_PRT0_DM2
#define USTX__DR CYREG_PRT0_DR
#define USTX__INP_DIS CYREG_PRT0_INP_DIS
#define USTX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define USTX__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define USTX__LCD_EN CYREG_PRT0_LCD_EN
#define USTX__MASK 0x02u
#define USTX__PORT 0u
#define USTX__PRT CYREG_PRT0_PRT
#define USTX__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define USTX__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define USTX__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define USTX__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define USTX__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define USTX__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define USTX__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define USTX__PS CYREG_PRT0_PS
#define USTX__SHIFT 1u
#define USTX__SLW CYREG_PRT0_SLW

/* LiftA */
#define LiftA__0__INTTYPE CYREG_PICU1_INTTYPE4
#define LiftA__0__MASK 0x10u
#define LiftA__0__PC CYREG_PRT1_PC4
#define LiftA__0__PORT 1u
#define LiftA__0__SHIFT 4u
#define LiftA__AG CYREG_PRT1_AG
#define LiftA__AMUX CYREG_PRT1_AMUX
#define LiftA__BIE CYREG_PRT1_BIE
#define LiftA__BIT_MASK CYREG_PRT1_BIT_MASK
#define LiftA__BYP CYREG_PRT1_BYP
#define LiftA__CTL CYREG_PRT1_CTL
#define LiftA__DM0 CYREG_PRT1_DM0
#define LiftA__DM1 CYREG_PRT1_DM1
#define LiftA__DM2 CYREG_PRT1_DM2
#define LiftA__DR CYREG_PRT1_DR
#define LiftA__INP_DIS CYREG_PRT1_INP_DIS
#define LiftA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LiftA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LiftA__LCD_EN CYREG_PRT1_LCD_EN
#define LiftA__MASK 0x10u
#define LiftA__PORT 1u
#define LiftA__PRT CYREG_PRT1_PRT
#define LiftA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LiftA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LiftA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LiftA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LiftA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LiftA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LiftA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LiftA__PS CYREG_PRT1_PS
#define LiftA__SHIFT 4u
#define LiftA__SLW CYREG_PRT1_SLW

/* LiftB */
#define LiftB__0__INTTYPE CYREG_PICU1_INTTYPE3
#define LiftB__0__MASK 0x08u
#define LiftB__0__PC CYREG_PRT1_PC3
#define LiftB__0__PORT 1u
#define LiftB__0__SHIFT 3u
#define LiftB__AG CYREG_PRT1_AG
#define LiftB__AMUX CYREG_PRT1_AMUX
#define LiftB__BIE CYREG_PRT1_BIE
#define LiftB__BIT_MASK CYREG_PRT1_BIT_MASK
#define LiftB__BYP CYREG_PRT1_BYP
#define LiftB__CTL CYREG_PRT1_CTL
#define LiftB__DM0 CYREG_PRT1_DM0
#define LiftB__DM1 CYREG_PRT1_DM1
#define LiftB__DM2 CYREG_PRT1_DM2
#define LiftB__DR CYREG_PRT1_DR
#define LiftB__INP_DIS CYREG_PRT1_INP_DIS
#define LiftB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LiftB__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LiftB__LCD_EN CYREG_PRT1_LCD_EN
#define LiftB__MASK 0x08u
#define LiftB__PORT 1u
#define LiftB__PRT CYREG_PRT1_PRT
#define LiftB__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LiftB__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LiftB__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LiftB__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LiftB__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LiftB__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LiftB__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LiftB__PS CYREG_PRT1_PS
#define LiftB__SHIFT 3u
#define LiftB__SLW CYREG_PRT1_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PC CYREG_PRT12_PC0
#define Pin_1__0__PORT 12u
#define Pin_1__0__SHIFT 0u
#define Pin_1__AG CYREG_PRT12_AG
#define Pin_1__BIE CYREG_PRT12_BIE
#define Pin_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_1__BYP CYREG_PRT12_BYP
#define Pin_1__DM0 CYREG_PRT12_DM0
#define Pin_1__DM1 CYREG_PRT12_DM1
#define Pin_1__DM2 CYREG_PRT12_DM2
#define Pin_1__DR CYREG_PRT12_DR
#define Pin_1__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_1__MASK 0x01u
#define Pin_1__PORT 12u
#define Pin_1__PRT CYREG_PRT12_PRT
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_1__PS CYREG_PRT12_PS
#define Pin_1__SHIFT 0u
#define Pin_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_1__SLW CYREG_PRT12_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Pin_2__0__MASK 0x02u
#define Pin_2__0__PC CYREG_PRT12_PC1
#define Pin_2__0__PORT 12u
#define Pin_2__0__SHIFT 1u
#define Pin_2__AG CYREG_PRT12_AG
#define Pin_2__BIE CYREG_PRT12_BIE
#define Pin_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_2__BYP CYREG_PRT12_BYP
#define Pin_2__DM0 CYREG_PRT12_DM0
#define Pin_2__DM1 CYREG_PRT12_DM1
#define Pin_2__DM2 CYREG_PRT12_DM2
#define Pin_2__DR CYREG_PRT12_DR
#define Pin_2__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_2__MASK 0x02u
#define Pin_2__PORT 12u
#define Pin_2__PRT CYREG_PRT12_PRT
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_2__PS CYREG_PRT12_PS
#define Pin_2__SHIFT 1u
#define Pin_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_2__SLW CYREG_PRT12_SLW

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Pin_4__0__MASK 0x08u
#define Pin_4__0__PC CYREG_PRT12_PC3
#define Pin_4__0__PORT 12u
#define Pin_4__0__SHIFT 3u
#define Pin_4__AG CYREG_PRT12_AG
#define Pin_4__BIE CYREG_PRT12_BIE
#define Pin_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_4__BYP CYREG_PRT12_BYP
#define Pin_4__DM0 CYREG_PRT12_DM0
#define Pin_4__DM1 CYREG_PRT12_DM1
#define Pin_4__DM2 CYREG_PRT12_DM2
#define Pin_4__DR CYREG_PRT12_DR
#define Pin_4__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_4__MASK 0x08u
#define Pin_4__PORT 12u
#define Pin_4__PRT CYREG_PRT12_PRT
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_4__PS CYREG_PRT12_PS
#define Pin_4__SHIFT 3u
#define Pin_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_4__SLW CYREG_PRT12_SLW

/* USTX2 */
#define USTX2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define USTX2__0__MASK 0x04u
#define USTX2__0__PC CYREG_PRT12_PC2
#define USTX2__0__PORT 12u
#define USTX2__0__SHIFT 2u
#define USTX2__AG CYREG_PRT12_AG
#define USTX2__BIE CYREG_PRT12_BIE
#define USTX2__BIT_MASK CYREG_PRT12_BIT_MASK
#define USTX2__BYP CYREG_PRT12_BYP
#define USTX2__DM0 CYREG_PRT12_DM0
#define USTX2__DM1 CYREG_PRT12_DM1
#define USTX2__DM2 CYREG_PRT12_DM2
#define USTX2__DR CYREG_PRT12_DR
#define USTX2__INP_DIS CYREG_PRT12_INP_DIS
#define USTX2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define USTX2__MASK 0x04u
#define USTX2__PORT 12u
#define USTX2__PRT CYREG_PRT12_PRT
#define USTX2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define USTX2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define USTX2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define USTX2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define USTX2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define USTX2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define USTX2__PS CYREG_PRT12_PS
#define USTX2__SHIFT 2u
#define USTX2__SIO_CFG CYREG_PRT12_SIO_CFG
#define USTX2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define USTX2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define USTX2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define USTX2__SLW CYREG_PRT12_SLW

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x04u
#define isr_2__INTC_NUMBER 2u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x08u
#define isr_3__INTC_NUMBER 3u
#define isr_3__INTC_PRIOR_NUM 7u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4 */
#define isr_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4__INTC_MASK 0x10u
#define isr_4__INTC_NUMBER 4u
#define isr_4__INTC_PRIOR_NUM 7u
#define isr_4__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Camera_B */
#define Camera_B_dp__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Camera_B_dp__A0_REG CYREG_B1_UDB11_A0
#define Camera_B_dp__A1_REG CYREG_B1_UDB11_A1
#define Camera_B_dp__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Camera_B_dp__D0_REG CYREG_B1_UDB11_D0
#define Camera_B_dp__D1_REG CYREG_B1_UDB11_D1
#define Camera_B_dp__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Camera_B_dp__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Camera_B_dp__F0_REG CYREG_B1_UDB11_F0
#define Camera_B_dp__F1_REG CYREG_B1_UDB11_F1
#define Camera_B_dp_PI__MASK_REG CYREG_B1_UDB11_MSK
#define Camera_B_dp_PI__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Camera_B_dp_PI__STATUS_REG CYREG_B1_UDB11_ST

/* Camera_CLK */
#define Camera_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Camera_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Camera_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Camera_CLK__CFG2_SRC_SEL_MASK 0x07u
#define Camera_CLK__INDEX 0x01u
#define Camera_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Camera_CLK__PM_ACT_MSK 0x02u
#define Camera_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Camera_CLK__PM_STBY_MSK 0x02u

/* Camera_DMA */
#define Camera_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Camera_DMA__DRQ_NUMBER 0u
#define Camera_DMA__NUMBEROF_TDS 0u
#define Camera_DMA__PRIORITY 2u
#define Camera_DMA__TERMIN_EN 0u
#define Camera_DMA__TERMIN_SEL 0u
#define Camera_DMA__TERMOUT0_EN 1u
#define Camera_DMA__TERMOUT0_SEL 0u
#define Camera_DMA__TERMOUT1_EN 0u
#define Camera_DMA__TERMOUT1_SEL 0u

/* Camera_DMA_Colours */
#define Camera_DMA_Colours__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Camera_DMA_Colours__DRQ_NUMBER 1u
#define Camera_DMA_Colours__NUMBEROF_TDS 0u
#define Camera_DMA_Colours__PRIORITY 2u
#define Camera_DMA_Colours__TERMIN_EN 0u
#define Camera_DMA_Colours__TERMIN_SEL 0u
#define Camera_DMA_Colours__TERMOUT0_EN 1u
#define Camera_DMA_Colours__TERMOUT0_SEL 1u
#define Camera_DMA_Colours__TERMOUT1_EN 0u
#define Camera_DMA_Colours__TERMOUT1_SEL 0u

/* Camera_end_line */
#define Camera_end_line__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Camera_end_line__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Camera_end_line__INTC_MASK 0x01u
#define Camera_end_line__INTC_NUMBER 0u
#define Camera_end_line__INTC_PRIOR_NUM 1u
#define Camera_end_line__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Camera_end_line__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Camera_end_line__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Camera_end_line_colours */
#define Camera_end_line_colours__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Camera_end_line_colours__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Camera_end_line_colours__INTC_MASK 0x02u
#define Camera_end_line_colours__INTC_NUMBER 1u
#define Camera_end_line_colours__INTC_PRIOR_NUM 1u
#define Camera_end_line_colours__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Camera_end_line_colours__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Camera_end_line_colours__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Camera_FIFO_Colours */
#define Camera_FIFO_Colours_dp__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Camera_FIFO_Colours_dp__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Camera_FIFO_Colours_dp__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Camera_FIFO_Colours_dp__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Camera_FIFO_Colours_dp__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Camera_FIFO_Colours_dp__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Camera_FIFO_Colours_dp__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Camera_FIFO_Colours_dp__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Camera_FIFO_Colours_dp__A0_REG CYREG_B1_UDB08_A0
#define Camera_FIFO_Colours_dp__A1_REG CYREG_B1_UDB08_A1
#define Camera_FIFO_Colours_dp__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Camera_FIFO_Colours_dp__D0_REG CYREG_B1_UDB08_D0
#define Camera_FIFO_Colours_dp__D1_REG CYREG_B1_UDB08_D1
#define Camera_FIFO_Colours_dp__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Camera_FIFO_Colours_dp__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Camera_FIFO_Colours_dp__F0_REG CYREG_B1_UDB08_F0
#define Camera_FIFO_Colours_dp__F1_REG CYREG_B1_UDB08_F1
#define Camera_FIFO_Colours_dp_PI__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Camera_FIFO_Colours_dp_PI__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Camera_FIFO_Colours_dp_PI__MASK_REG CYREG_B1_UDB08_MSK
#define Camera_FIFO_Colours_dp_PI__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Camera_FIFO_Colours_dp_PI__STATUS_REG CYREG_B1_UDB08_ST
#define Camera_FIFO_dp__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Camera_FIFO_dp__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Camera_FIFO_dp__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Camera_FIFO_dp__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Camera_FIFO_dp__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Camera_FIFO_dp__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Camera_FIFO_dp__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Camera_FIFO_dp__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Camera_FIFO_dp__A0_REG CYREG_B0_UDB12_A0
#define Camera_FIFO_dp__A1_REG CYREG_B0_UDB12_A1
#define Camera_FIFO_dp__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Camera_FIFO_dp__D0_REG CYREG_B0_UDB12_D0
#define Camera_FIFO_dp__D1_REG CYREG_B0_UDB12_D1
#define Camera_FIFO_dp__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Camera_FIFO_dp__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Camera_FIFO_dp__F0_REG CYREG_B0_UDB12_F0
#define Camera_FIFO_dp__F1_REG CYREG_B0_UDB12_F1
#define Camera_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Camera_FIFO_dp_PI__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Camera_FIFO_dp_PI__MASK_REG CYREG_B0_UDB12_MSK
#define Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Camera_FIFO_dp_PI__STATUS_REG CYREG_B0_UDB12_ST

/* Camera_G */
#define Camera_G_dp__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Camera_G_dp__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Camera_G_dp__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Camera_G_dp__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Camera_G_dp__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Camera_G_dp__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Camera_G_dp__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Camera_G_dp__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Camera_G_dp__A0_REG CYREG_B0_UDB03_A0
#define Camera_G_dp__A1_REG CYREG_B0_UDB03_A1
#define Camera_G_dp__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Camera_G_dp__D0_REG CYREG_B0_UDB03_D0
#define Camera_G_dp__D1_REG CYREG_B0_UDB03_D1
#define Camera_G_dp__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Camera_G_dp__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Camera_G_dp__F0_REG CYREG_B0_UDB03_F0
#define Camera_G_dp__F1_REG CYREG_B0_UDB03_F1
#define Camera_G_dp__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Camera_G_dp__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Camera_G_dp_PI__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Camera_G_dp_PI__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Camera_G_dp_PI__MASK_REG CYREG_B0_UDB03_MSK
#define Camera_G_dp_PI__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Camera_G_dp_PI__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Camera_G_dp_PI__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Camera_G_dp_PI__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Camera_G_dp_PI__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Camera_G_dp_PI__STATUS_REG CYREG_B0_UDB03_ST

/* Camera_I2C_I2C_FF */
#define Camera_I2C_I2C_FF__ADR CYREG_I2C_ADR
#define Camera_I2C_I2C_FF__CFG CYREG_I2C_CFG
#define Camera_I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define Camera_I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define Camera_I2C_I2C_FF__CSR CYREG_I2C_CSR
#define Camera_I2C_I2C_FF__D CYREG_I2C_D
#define Camera_I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define Camera_I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define Camera_I2C_I2C_FF__PM_ACT_MSK 0x04u
#define Camera_I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define Camera_I2C_I2C_FF__PM_STBY_MSK 0x04u
#define Camera_I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define Camera_I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define Camera_I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define Camera_I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define Camera_I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* Camera_I2C_I2C_IRQ */
#define Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Camera_I2C_I2C_IRQ__INTC_MASK 0x8000u
#define Camera_I2C_I2C_IRQ__INTC_NUMBER 15u
#define Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define Camera_I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define Camera_I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Camera_I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Camera_M */
#define Camera_M_dp__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Camera_M_dp__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Camera_M_dp__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Camera_M_dp__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Camera_M_dp__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Camera_M_dp__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Camera_M_dp__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Camera_M_dp__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Camera_M_dp__A0_REG CYREG_B1_UDB10_A0
#define Camera_M_dp__A1_REG CYREG_B1_UDB10_A1
#define Camera_M_dp__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Camera_M_dp__D0_REG CYREG_B1_UDB10_D0
#define Camera_M_dp__D1_REG CYREG_B1_UDB10_D1
#define Camera_M_dp__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Camera_M_dp__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Camera_M_dp__F0_REG CYREG_B1_UDB10_F0
#define Camera_M_dp__F1_REG CYREG_B1_UDB10_F1
#define Camera_M_dp__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Camera_M_dp__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Camera_M_dp_PI__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Camera_M_dp_PI__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Camera_M_dp_PI__MASK_REG CYREG_B1_UDB10_MSK
#define Camera_M_dp_PI__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Camera_M_dp_PI__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Camera_M_dp_PI__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Camera_M_dp_PI__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define Camera_M_dp_PI__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define Camera_M_dp_PI__STATUS_REG CYREG_B1_UDB10_ST

/* Camera_PCLK */
#define Camera_PCLK__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Camera_PCLK__0__MASK 0x10u
#define Camera_PCLK__0__PC CYREG_IO_PC_PRT15_PC4
#define Camera_PCLK__0__PORT 15u
#define Camera_PCLK__0__SHIFT 4u
#define Camera_PCLK__AG CYREG_PRT15_AG
#define Camera_PCLK__AMUX CYREG_PRT15_AMUX
#define Camera_PCLK__BIE CYREG_PRT15_BIE
#define Camera_PCLK__BIT_MASK CYREG_PRT15_BIT_MASK
#define Camera_PCLK__BYP CYREG_PRT15_BYP
#define Camera_PCLK__CTL CYREG_PRT15_CTL
#define Camera_PCLK__DM0 CYREG_PRT15_DM0
#define Camera_PCLK__DM1 CYREG_PRT15_DM1
#define Camera_PCLK__DM2 CYREG_PRT15_DM2
#define Camera_PCLK__DR CYREG_PRT15_DR
#define Camera_PCLK__INP_DIS CYREG_PRT15_INP_DIS
#define Camera_PCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Camera_PCLK__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Camera_PCLK__LCD_EN CYREG_PRT15_LCD_EN
#define Camera_PCLK__MASK 0x10u
#define Camera_PCLK__PORT 15u
#define Camera_PCLK__PRT CYREG_PRT15_PRT
#define Camera_PCLK__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Camera_PCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Camera_PCLK__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Camera_PCLK__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Camera_PCLK__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Camera_PCLK__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Camera_PCLK__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Camera_PCLK__PS CYREG_PRT15_PS
#define Camera_PCLK__SHIFT 4u
#define Camera_PCLK__SLW CYREG_PRT15_SLW

/* Camera_R */
#define Camera_R_dp__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Camera_R_dp__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Camera_R_dp__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Camera_R_dp__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Camera_R_dp__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Camera_R_dp__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Camera_R_dp__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Camera_R_dp__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Camera_R_dp__A0_REG CYREG_B1_UDB07_A0
#define Camera_R_dp__A1_REG CYREG_B1_UDB07_A1
#define Camera_R_dp__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Camera_R_dp__D0_REG CYREG_B1_UDB07_D0
#define Camera_R_dp__D1_REG CYREG_B1_UDB07_D1
#define Camera_R_dp__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Camera_R_dp__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Camera_R_dp__F0_REG CYREG_B1_UDB07_F0
#define Camera_R_dp__F1_REG CYREG_B1_UDB07_F1
#define Camera_R_dp__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Camera_R_dp__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Camera_R_dp_PI__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Camera_R_dp_PI__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Camera_R_dp_PI__MASK_REG CYREG_B1_UDB07_MSK
#define Camera_R_dp_PI__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Camera_R_dp_PI__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Camera_R_dp_PI__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Camera_R_dp_PI__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Camera_R_dp_PI__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Camera_R_dp_PI__STATUS_REG CYREG_B1_UDB07_ST

/* Camera_SIOC */
#define Camera_SIOC__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Camera_SIOC__0__MASK 0x40u
#define Camera_SIOC__0__PC CYREG_PRT0_PC6
#define Camera_SIOC__0__PORT 0u
#define Camera_SIOC__0__SHIFT 6u
#define Camera_SIOC__AG CYREG_PRT0_AG
#define Camera_SIOC__AMUX CYREG_PRT0_AMUX
#define Camera_SIOC__BIE CYREG_PRT0_BIE
#define Camera_SIOC__BIT_MASK CYREG_PRT0_BIT_MASK
#define Camera_SIOC__BYP CYREG_PRT0_BYP
#define Camera_SIOC__CTL CYREG_PRT0_CTL
#define Camera_SIOC__DM0 CYREG_PRT0_DM0
#define Camera_SIOC__DM1 CYREG_PRT0_DM1
#define Camera_SIOC__DM2 CYREG_PRT0_DM2
#define Camera_SIOC__DR CYREG_PRT0_DR
#define Camera_SIOC__INP_DIS CYREG_PRT0_INP_DIS
#define Camera_SIOC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Camera_SIOC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Camera_SIOC__LCD_EN CYREG_PRT0_LCD_EN
#define Camera_SIOC__MASK 0x40u
#define Camera_SIOC__PORT 0u
#define Camera_SIOC__PRT CYREG_PRT0_PRT
#define Camera_SIOC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Camera_SIOC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Camera_SIOC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Camera_SIOC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Camera_SIOC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Camera_SIOC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Camera_SIOC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Camera_SIOC__PS CYREG_PRT0_PS
#define Camera_SIOC__SHIFT 6u
#define Camera_SIOC__SLW CYREG_PRT0_SLW

/* Camera_SIOD */
#define Camera_SIOD__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Camera_SIOD__0__MASK 0x80u
#define Camera_SIOD__0__PC CYREG_PRT0_PC7
#define Camera_SIOD__0__PORT 0u
#define Camera_SIOD__0__SHIFT 7u
#define Camera_SIOD__AG CYREG_PRT0_AG
#define Camera_SIOD__AMUX CYREG_PRT0_AMUX
#define Camera_SIOD__BIE CYREG_PRT0_BIE
#define Camera_SIOD__BIT_MASK CYREG_PRT0_BIT_MASK
#define Camera_SIOD__BYP CYREG_PRT0_BYP
#define Camera_SIOD__CTL CYREG_PRT0_CTL
#define Camera_SIOD__DM0 CYREG_PRT0_DM0
#define Camera_SIOD__DM1 CYREG_PRT0_DM1
#define Camera_SIOD__DM2 CYREG_PRT0_DM2
#define Camera_SIOD__DR CYREG_PRT0_DR
#define Camera_SIOD__INP_DIS CYREG_PRT0_INP_DIS
#define Camera_SIOD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Camera_SIOD__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Camera_SIOD__LCD_EN CYREG_PRT0_LCD_EN
#define Camera_SIOD__MASK 0x80u
#define Camera_SIOD__PORT 0u
#define Camera_SIOD__PRT CYREG_PRT0_PRT
#define Camera_SIOD__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Camera_SIOD__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Camera_SIOD__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Camera_SIOD__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Camera_SIOD__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Camera_SIOD__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Camera_SIOD__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Camera_SIOD__PS CYREG_PRT0_PS
#define Camera_SIOD__SHIFT 7u
#define Camera_SIOD__SLW CYREG_PRT0_SLW

/* Camera_Threshold */
#define Camera_Threshold_Sync_ctrl_reg__0__MASK 0x01u
#define Camera_Threshold_Sync_ctrl_reg__0__POS 0
#define Camera_Threshold_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Camera_Threshold_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Camera_Threshold_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Camera_Threshold_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Camera_Threshold_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Camera_Threshold_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Camera_Threshold_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Camera_Threshold_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Camera_Threshold_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Camera_Threshold_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Camera_Threshold_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Camera_Threshold_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Camera_Threshold_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define Camera_Threshold_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Camera_Threshold_Sync_ctrl_reg__MASK 0x01u
#define Camera_Threshold_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Camera_Threshold_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Camera_Threshold_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* Camera_VSYNC */
#define Camera_VSYNC__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Camera_VSYNC__0__MASK 0x01u
#define Camera_VSYNC__0__PC CYREG_PRT0_PC0
#define Camera_VSYNC__0__PORT 0u
#define Camera_VSYNC__0__SHIFT 0u
#define Camera_VSYNC__AG CYREG_PRT0_AG
#define Camera_VSYNC__AMUX CYREG_PRT0_AMUX
#define Camera_VSYNC__BIE CYREG_PRT0_BIE
#define Camera_VSYNC__BIT_MASK CYREG_PRT0_BIT_MASK
#define Camera_VSYNC__BYP CYREG_PRT0_BYP
#define Camera_VSYNC__CTL CYREG_PRT0_CTL
#define Camera_VSYNC__DM0 CYREG_PRT0_DM0
#define Camera_VSYNC__DM1 CYREG_PRT0_DM1
#define Camera_VSYNC__DM2 CYREG_PRT0_DM2
#define Camera_VSYNC__DR CYREG_PRT0_DR
#define Camera_VSYNC__INP_DIS CYREG_PRT0_INP_DIS
#define Camera_VSYNC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Camera_VSYNC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Camera_VSYNC__LCD_EN CYREG_PRT0_LCD_EN
#define Camera_VSYNC__MASK 0x01u
#define Camera_VSYNC__PORT 0u
#define Camera_VSYNC__PRT CYREG_PRT0_PRT
#define Camera_VSYNC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Camera_VSYNC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Camera_VSYNC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Camera_VSYNC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Camera_VSYNC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Camera_VSYNC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Camera_VSYNC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Camera_VSYNC__PS CYREG_PRT0_PS
#define Camera_VSYNC__SHIFT 0u
#define Camera_VSYNC__SLW CYREG_PRT0_SLW

/* Camera_XCLK */
#define Camera_XCLK__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Camera_XCLK__0__MASK 0x20u
#define Camera_XCLK__0__PC CYREG_PRT0_PC5
#define Camera_XCLK__0__PORT 0u
#define Camera_XCLK__0__SHIFT 5u
#define Camera_XCLK__AG CYREG_PRT0_AG
#define Camera_XCLK__AMUX CYREG_PRT0_AMUX
#define Camera_XCLK__BIE CYREG_PRT0_BIE
#define Camera_XCLK__BIT_MASK CYREG_PRT0_BIT_MASK
#define Camera_XCLK__BYP CYREG_PRT0_BYP
#define Camera_XCLK__CTL CYREG_PRT0_CTL
#define Camera_XCLK__DM0 CYREG_PRT0_DM0
#define Camera_XCLK__DM1 CYREG_PRT0_DM1
#define Camera_XCLK__DM2 CYREG_PRT0_DM2
#define Camera_XCLK__DR CYREG_PRT0_DR
#define Camera_XCLK__INP_DIS CYREG_PRT0_INP_DIS
#define Camera_XCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Camera_XCLK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Camera_XCLK__LCD_EN CYREG_PRT0_LCD_EN
#define Camera_XCLK__MASK 0x20u
#define Camera_XCLK__PORT 0u
#define Camera_XCLK__PRT CYREG_PRT0_PRT
#define Camera_XCLK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Camera_XCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Camera_XCLK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Camera_XCLK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Camera_XCLK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Camera_XCLK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Camera_XCLK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Camera_XCLK__PS CYREG_PRT0_PS
#define Camera_XCLK__SHIFT 5u
#define Camera_XCLK__SLW CYREG_PRT0_SLW

/* Quad_1_bQuadDec */
#define Quad_1_bQuadDec_Stsreg__0__MASK 0x01u
#define Quad_1_bQuadDec_Stsreg__0__POS 0
#define Quad_1_bQuadDec_Stsreg__1__MASK 0x02u
#define Quad_1_bQuadDec_Stsreg__1__POS 1
#define Quad_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Quad_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Quad_1_bQuadDec_Stsreg__2__MASK 0x04u
#define Quad_1_bQuadDec_Stsreg__2__POS 2
#define Quad_1_bQuadDec_Stsreg__3__MASK 0x08u
#define Quad_1_bQuadDec_Stsreg__3__POS 3
#define Quad_1_bQuadDec_Stsreg__MASK 0x0Fu
#define Quad_1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Quad_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Quad_1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* Quad_1_Cnt16_CounterUDB */
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST

/* Quad_2_bQuadDec */
#define Quad_2_bQuadDec_Stsreg__0__MASK 0x01u
#define Quad_2_bQuadDec_Stsreg__0__POS 0
#define Quad_2_bQuadDec_Stsreg__1__MASK 0x02u
#define Quad_2_bQuadDec_Stsreg__1__POS 1
#define Quad_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Quad_2_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Quad_2_bQuadDec_Stsreg__2__MASK 0x04u
#define Quad_2_bQuadDec_Stsreg__2__POS 2
#define Quad_2_bQuadDec_Stsreg__3__MASK 0x08u
#define Quad_2_bQuadDec_Stsreg__3__POS 3
#define Quad_2_bQuadDec_Stsreg__MASK 0x0Fu
#define Quad_2_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define Quad_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Quad_2_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB10_ST

/* Quad_2_Cnt16_CounterUDB */
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* Quad_3_bQuadDec */
#define Quad_3_bQuadDec_Stsreg__0__MASK 0x01u
#define Quad_3_bQuadDec_Stsreg__0__POS 0
#define Quad_3_bQuadDec_Stsreg__1__MASK 0x02u
#define Quad_3_bQuadDec_Stsreg__1__POS 1
#define Quad_3_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Quad_3_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Quad_3_bQuadDec_Stsreg__2__MASK 0x04u
#define Quad_3_bQuadDec_Stsreg__2__POS 2
#define Quad_3_bQuadDec_Stsreg__3__MASK 0x08u
#define Quad_3_bQuadDec_Stsreg__3__POS 3
#define Quad_3_bQuadDec_Stsreg__MASK 0x0Fu
#define Quad_3_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Quad_3_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Quad_3_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Quad_3_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Quad_3_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Quad_3_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Quad_3_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB13_ST

/* Quad_3_Cnt16_CounterUDB */
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB14_A0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB14_A1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB14_D0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB14_D1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB14_F0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB14_F1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB15_A0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB15_A1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB15_D0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB15_D1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB15_F0
#define Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB15_F1
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB15_ST

/* Buttons */
#define Buttons_sts_sts_reg__0__MASK 0x01u
#define Buttons_sts_sts_reg__0__POS 0
#define Buttons_sts_sts_reg__1__MASK 0x02u
#define Buttons_sts_sts_reg__1__POS 1
#define Buttons_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Buttons_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Buttons_sts_sts_reg__2__MASK 0x04u
#define Buttons_sts_sts_reg__2__POS 2
#define Buttons_sts_sts_reg__MASK 0x07u
#define Buttons_sts_sts_reg__MASK_REG CYREG_B1_UDB06_MSK
#define Buttons_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Buttons_sts_sts_reg__STATUS_REG CYREG_B1_UDB06_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x05u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x20u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x20u

/* PWM_Pan_PWMUDB */
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Pan_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_Pan_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Pan_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Pan_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_Pan_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_Pan_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Pan_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Pan_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Pan_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Pan_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Pan_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_Pan_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_Pan_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM_Pan_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1

/* SELiftA */
#define SELiftA__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SELiftA__0__MASK 0x10u
#define SELiftA__0__PC CYREG_PRT12_PC4
#define SELiftA__0__PORT 12u
#define SELiftA__0__SHIFT 4u
#define SELiftA__AG CYREG_PRT12_AG
#define SELiftA__BIE CYREG_PRT12_BIE
#define SELiftA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SELiftA__BYP CYREG_PRT12_BYP
#define SELiftA__DM0 CYREG_PRT12_DM0
#define SELiftA__DM1 CYREG_PRT12_DM1
#define SELiftA__DM2 CYREG_PRT12_DM2
#define SELiftA__DR CYREG_PRT12_DR
#define SELiftA__INP_DIS CYREG_PRT12_INP_DIS
#define SELiftA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SELiftA__MASK 0x10u
#define SELiftA__PORT 12u
#define SELiftA__PRT CYREG_PRT12_PRT
#define SELiftA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SELiftA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SELiftA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SELiftA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SELiftA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SELiftA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SELiftA__PS CYREG_PRT12_PS
#define SELiftA__SHIFT 4u
#define SELiftA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SELiftA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SELiftA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SELiftA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SELiftA__SLW CYREG_PRT12_SLW

/* SELiftB */
#define SELiftB__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SELiftB__0__MASK 0x20u
#define SELiftB__0__PC CYREG_PRT12_PC5
#define SELiftB__0__PORT 12u
#define SELiftB__0__SHIFT 5u
#define SELiftB__AG CYREG_PRT12_AG
#define SELiftB__BIE CYREG_PRT12_BIE
#define SELiftB__BIT_MASK CYREG_PRT12_BIT_MASK
#define SELiftB__BYP CYREG_PRT12_BYP
#define SELiftB__DM0 CYREG_PRT12_DM0
#define SELiftB__DM1 CYREG_PRT12_DM1
#define SELiftB__DM2 CYREG_PRT12_DM2
#define SELiftB__DR CYREG_PRT12_DR
#define SELiftB__INP_DIS CYREG_PRT12_INP_DIS
#define SELiftB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SELiftB__MASK 0x20u
#define SELiftB__PORT 12u
#define SELiftB__PRT CYREG_PRT12_PRT
#define SELiftB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SELiftB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SELiftB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SELiftB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SELiftB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SELiftB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SELiftB__PS CYREG_PRT12_PS
#define SELiftB__SHIFT 5u
#define SELiftB__SIO_CFG CYREG_PRT12_SIO_CFG
#define SELiftB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SELiftB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SELiftB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SELiftB__SLW CYREG_PRT12_SLW

/* Timer_1_TimerHW */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_2_TimerHW */
#define Timer_2_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_2_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_2_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_2_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_2_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_2_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_2_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_2_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_2_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_2_TimerHW__PM_ACT_MSK 0x02u
#define Timer_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_2_TimerHW__PM_STBY_MSK 0x02u
#define Timer_2_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_2_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_2_TimerHW__SR0 CYREG_TMR1_SR0

/* Data_Out */
#define Data_Out_Sync_ctrl_reg__0__MASK 0x01u
#define Data_Out_Sync_ctrl_reg__0__POS 0
#define Data_Out_Sync_ctrl_reg__1__MASK 0x02u
#define Data_Out_Sync_ctrl_reg__1__POS 1
#define Data_Out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Data_Out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Data_Out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Data_Out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Data_Out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Data_Out_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Data_Out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Data_Out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Data_Out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Data_Out_Sync_ctrl_reg__2__MASK 0x04u
#define Data_Out_Sync_ctrl_reg__2__POS 2
#define Data_Out_Sync_ctrl_reg__3__MASK 0x08u
#define Data_Out_Sync_ctrl_reg__3__POS 3
#define Data_Out_Sync_ctrl_reg__4__MASK 0x10u
#define Data_Out_Sync_ctrl_reg__4__POS 4
#define Data_Out_Sync_ctrl_reg__5__MASK 0x20u
#define Data_Out_Sync_ctrl_reg__5__POS 5
#define Data_Out_Sync_ctrl_reg__6__MASK 0x40u
#define Data_Out_Sync_ctrl_reg__6__POS 6
#define Data_Out_Sync_ctrl_reg__7__MASK 0x80u
#define Data_Out_Sync_ctrl_reg__7__POS 7
#define Data_Out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Data_Out_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define Data_Out_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Data_Out_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define Data_Out_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Data_Out_Sync_ctrl_reg__MASK 0xFFu
#define Data_Out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Data_Out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Data_Out_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* PWM_Claw_PWMUDB */
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_Claw_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_Claw_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Claw_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Claw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Claw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define PWM_Claw_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Claw_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Claw_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Claw_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Claw_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Claw_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define PWM_Claw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Claw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Claw_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_Claw_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1

/* PWM_Tilt_PWMUDB */
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Tilt_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_Tilt_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Tilt_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Tilt_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_Tilt_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_Tilt_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Tilt_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Tilt_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Tilt_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Tilt_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Tilt_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_Tilt_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Tilt_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_Tilt_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x02u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x04u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x04u

/* timer_clock_sense */
#define timer_clock_sense__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock_sense__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock_sense__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock_sense__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_sense__INDEX 0x00u
#define timer_clock_sense__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_sense__PM_ACT_MSK 0x01u
#define timer_clock_sense__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_sense__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "Display"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000801Cu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
