// Seed: 500443117
program module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout tri id_2;
  input wire id_1;
  assign id_2 = -1;
  wire id_4, id_5;
endprogram
module module_1 ();
  logic id_1;
  assign id_1 = id_1;
  assign id_1 = id_1 & id_1;
  assign id_1#(
      .id_1(1),
      .id_1(1),
      .id_1((1)),
      .id_1(-1),
      .id_1(1),
      .id_1(-1 & 1'b0 <-> -1),
      .sum (-1 - 1),
      .id_1(""),
      .id_1(1),
      .id_1(-1)
  ) = -1'b0;
  wire  id_2 = id_2;
  logic id_3;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
