verilog work "sdc_divider.vf"
vhdl work "sdc_div_test.vhd"
verilog work "input_schheme.vf"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
