# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![Screenshot 2023-12-22 130102](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145742556/b2acdc97-e8ba-40a6-a9a8-0c6acd7fb366)

## RTL realization
![Screenshot 2023-12-22 130117](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145742556/d6a4646e-a33b-4978-8768-37202b42ae61)

## Output:
![Screenshot 2023-12-22 130133](https://github.com/vasanthkumarch/Experiment--02-Implementation-of-combinational-logic-/assets/145742556/fc0b2f32-ba88-41cd-8aba-c89de646e512)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
