<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="reference"/>
<meta name="DC.Title" content="Configure Project"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_bqj_lqr_b9"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Configure Project</title>
</head>
<body id="concept_bqj_lqr_b9">


 <h1 class="title topictitle1">Configure Project</h1>

 <div class="body refbody">
     <div class="section">
            <p class="p">The Configure Project page lets you configure the Microblaze processor and the IP
                that are added to the example block design in the Vivado IP Integrator.</p>

  <ul class="ul" id="concept_bqj_lqr_b9__ul_azt_c5r_b5">
                <li class="li"><span Class="uicontrol">Microblaze</span>: Configure elements of the processor. <ul class="ul" id="concept_bqj_lqr_b9__ul_kyv_gyv_1x">
                        <li class="li"><span Class="uicontrol">Local Memory</span>: Specify the amount of memory
                            dedicated to the processor.</li>

                        <li class="li"><span Class="uicontrol">DDR4</span>: Add a DDR4 Memory Interface IP to the
                            design. <div Class="note_tip"><span class="tiptitle">Tip:</span> The DDR4 switch affects the data and
                                instruction caches and the DMA access mode for the Ethernet
                                controller. </div>
</li>

                        <li class="li"><span Class="uicontrol">Cache</span>: Specify sizes for both the data and
                            instruction caches. This option is disabled when DDR4 is disabled.</li>

                        <li class="li"><span Class="uicontrol">Ethernet</span>: Add the AXI Ethernet IP with FIFO or
                            DMA to the block design. The default mode is FIFO. When DDR4 is enabled,
                            the DMA mode can be used. </li>

                    </ul>
</li>

                <li class="li"><span Class="uicontrol">General Purpose IOs</span>: Add IP for the specified I/O
                    interfaces to the example block design. You can also configure the UART IP.</li>

            </ul>

            <p class="p">Click <span Class="uicontrol">Next</span> to open the <a class="xref" href="new_project_new_project_summary_wizard.html">New Project Summary</a>
                page. </p>

   </div>

        <div class="section"><h2 class="title sectiontitle">See Also</h2>
            
            <table cellpadding="4" cellspacing="0" summary="" id="concept_bqj_lqr_b9__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
                    <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_bqj_lqr_b9__image_smm_1vr_b5" src="../../images/book_icon.png" alt="Icon"/></td>

                    <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">Vivado<sup>®</sup> Design Suite User Guide: Embedded
                            Processor Hardware Design</cite> (<a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug898-vivado-embedded-design.pdf" target="_blank">UG898</a>)</td>

                </tr>
</table>

        </div>

 </div>


</body>
</html>