
ADC_Ejemplo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a64  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08001c04  08001c04  00011c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c48  08001c48  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08001c48  08001c48  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c48  08001c48  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c48  08001c48  00011c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c4c  08001c4c  00011c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08001c50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000064  08001cb4  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b0  08001cb4  000201b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000028bc  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000009f6  00000000  00000000  00022950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001f0  00000000  00000000  00023348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000188  00000000  00000000  00023538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f642  00000000  00000000  000236c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002d40  00000000  00000000  00032d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000550fc  00000000  00000000  00035a42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008ab3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009b0  00000000  00000000  0008ab90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000064 	.word	0x20000064
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001bec 	.word	0x08001bec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000068 	.word	0x20000068
 80001dc:	08001bec 	.word	0x08001bec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800028a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028e:	2b00      	cmp	r3, #0
 8000290:	db0b      	blt.n	80002aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000292:	79fb      	ldrb	r3, [r7, #7]
 8000294:	f003 021f 	and.w	r2, r3, #31
 8000298:	4907      	ldr	r1, [pc, #28]	; (80002b8 <__NVIC_EnableIRQ+0x38>)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	095b      	lsrs	r3, r3, #5
 80002a0:	2001      	movs	r0, #1
 80002a2:	fa00 f202 	lsl.w	r2, r0, r2
 80002a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002aa:	bf00      	nop
 80002ac:	370c      	adds	r7, #12
 80002ae:	46bd      	mov	sp, r7
 80002b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000e100 	.word	0xe000e100

080002bc <adc_Config>:
#include "GPIOxDriver.h"

GPIO_Handler_t handlerAdcPin = {0};
uint16_t 		adcRawData 	 = {0};

void adc_Config(ADC_Config_t *adcConfig){
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002c4:	b672      	cpsid	i
}
 80002c6:	bf00      	nop

	__disable_irq();


	/* 1. Configuramos el PinX para que cumpla la función de canal análogo deseado. */
	configAnalogPin(adcConfig -> channel);
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 f903 	bl	80004d8 <configAnalogPin>

	/* 2. Activamos la señal de reloj para el periférico ADC1 (bus APB2) */
	RCC -> APB2ENR |= RCC_APB2ENR_ADC1EN;
 80002d2:	4b5a      	ldr	r3, [pc, #360]	; (800043c <adc_Config+0x180>)
 80002d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002d6:	4a59      	ldr	r2, [pc, #356]	; (800043c <adc_Config+0x180>)
 80002d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002dc:	6453      	str	r3, [r2, #68]	; 0x44

	// Limpiamos los registros antes de comenzar a configurar
	ADC1 -> CR1 = 0;
 80002de:	4b58      	ldr	r3, [pc, #352]	; (8000440 <adc_Config+0x184>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	605a      	str	r2, [r3, #4]
	ADC1 -> CR2 = 0;
 80002e4:	4b56      	ldr	r3, [pc, #344]	; (8000440 <adc_Config+0x184>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	609a      	str	r2, [r3, #8]

	/* Comenzamos la configuración del ADC1 */
	/* 3. Resolución del ADC */
	switch(adcConfig -> resolution){
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	785b      	ldrb	r3, [r3, #1]
 80002ee:	2b03      	cmp	r3, #3
 80002f0:	d83e      	bhi.n	8000370 <adc_Config+0xb4>
 80002f2:	a201      	add	r2, pc, #4	; (adr r2, 80002f8 <adc_Config+0x3c>)
 80002f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002f8:	08000309 	.word	0x08000309
 80002fc:	08000323 	.word	0x08000323
 8000300:	0800033d 	.word	0x0800033d
 8000304:	08000357 	.word	0x08000357
	case ADC_RESOLUTION_12_BIT:
	{
		ADC1 -> CR1 &= ~ADC_CR1_RES_0;
 8000308:	4b4d      	ldr	r3, [pc, #308]	; (8000440 <adc_Config+0x184>)
 800030a:	685b      	ldr	r3, [r3, #4]
 800030c:	4a4c      	ldr	r2, [pc, #304]	; (8000440 <adc_Config+0x184>)
 800030e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000312:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 &= ~ADC_CR1_RES_1;
 8000314:	4b4a      	ldr	r3, [pc, #296]	; (8000440 <adc_Config+0x184>)
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	4a49      	ldr	r2, [pc, #292]	; (8000440 <adc_Config+0x184>)
 800031a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800031e:	6053      	str	r3, [r2, #4]
		break;
 8000320:	e027      	b.n	8000372 <adc_Config+0xb6>
	}

	case ADC_RESOLUTION_10_BIT:
	{
		ADC1 -> CR1 |= ADC_CR1_RES_0;
 8000322:	4b47      	ldr	r3, [pc, #284]	; (8000440 <adc_Config+0x184>)
 8000324:	685b      	ldr	r3, [r3, #4]
 8000326:	4a46      	ldr	r2, [pc, #280]	; (8000440 <adc_Config+0x184>)
 8000328:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800032c:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 &= ~ADC_CR1_RES_1;
 800032e:	4b44      	ldr	r3, [pc, #272]	; (8000440 <adc_Config+0x184>)
 8000330:	685b      	ldr	r3, [r3, #4]
 8000332:	4a43      	ldr	r2, [pc, #268]	; (8000440 <adc_Config+0x184>)
 8000334:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000338:	6053      	str	r3, [r2, #4]
		break;
 800033a:	e01a      	b.n	8000372 <adc_Config+0xb6>
	}

	case ADC_RESOLUTION_8_BIT:
	{
		ADC1 -> CR1 &= ~ADC_CR1_RES_0;
 800033c:	4b40      	ldr	r3, [pc, #256]	; (8000440 <adc_Config+0x184>)
 800033e:	685b      	ldr	r3, [r3, #4]
 8000340:	4a3f      	ldr	r2, [pc, #252]	; (8000440 <adc_Config+0x184>)
 8000342:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000346:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 |= ADC_CR1_RES_1;
 8000348:	4b3d      	ldr	r3, [pc, #244]	; (8000440 <adc_Config+0x184>)
 800034a:	685b      	ldr	r3, [r3, #4]
 800034c:	4a3c      	ldr	r2, [pc, #240]	; (8000440 <adc_Config+0x184>)
 800034e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000352:	6053      	str	r3, [r2, #4]
		break;
 8000354:	e00d      	b.n	8000372 <adc_Config+0xb6>
	}
	case ADC_RESOLUTION_6_BIT:
	{
		ADC1 -> CR1 |= ADC_CR1_RES_0;
 8000356:	4b3a      	ldr	r3, [pc, #232]	; (8000440 <adc_Config+0x184>)
 8000358:	685b      	ldr	r3, [r3, #4]
 800035a:	4a39      	ldr	r2, [pc, #228]	; (8000440 <adc_Config+0x184>)
 800035c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000360:	6053      	str	r3, [r2, #4]
		ADC1 -> CR1 |= ADC_CR1_RES_1;
 8000362:	4b37      	ldr	r3, [pc, #220]	; (8000440 <adc_Config+0x184>)
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	4a36      	ldr	r2, [pc, #216]	; (8000440 <adc_Config+0x184>)
 8000368:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800036c:	6053      	str	r3, [r2, #4]
		break;
 800036e:	e000      	b.n	8000372 <adc_Config+0xb6>
	}

	default:
	{
		break;
 8000370:	bf00      	nop
	}
	}

	/* 4. Configuramos el modo Scan como desactivado */
	ADC1 -> CR1 &= ~(ADC_CR1_SCAN);
 8000372:	4b33      	ldr	r3, [pc, #204]	; (8000440 <adc_Config+0x184>)
 8000374:	685b      	ldr	r3, [r3, #4]
 8000376:	4a32      	ldr	r2, [pc, #200]	; (8000440 <adc_Config+0x184>)
 8000378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800037c:	6053      	str	r3, [r2, #4]

	/* 5. Configuramos la alineación de los datos (derecha o izquierda) */
	if(adcConfig -> dataAlignment == ADC_ALIGNMENT_RIGHT){
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	791b      	ldrb	r3, [r3, #4]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d106      	bne.n	8000394 <adc_Config+0xd8>
		// Alineación a la derecha (esta es la forma "natural")
		ADC1 -> CR2 &= ~(ADC_CR2_ALIGN);
 8000386:	4b2e      	ldr	r3, [pc, #184]	; (8000440 <adc_Config+0x184>)
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	4a2d      	ldr	r2, [pc, #180]	; (8000440 <adc_Config+0x184>)
 800038c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000390:	6093      	str	r3, [r2, #8]
 8000392:	e005      	b.n	80003a0 <adc_Config+0xe4>
	}
	else{

		// Alineación a la izquierda (para algunos cálculos matemáticos).
		ADC1 -> CR2 |= ADC_CR2_ALIGN;
 8000394:	4b2a      	ldr	r3, [pc, #168]	; (8000440 <adc_Config+0x184>)
 8000396:	689b      	ldr	r3, [r3, #8]
 8000398:	4a29      	ldr	r2, [pc, #164]	; (8000440 <adc_Config+0x184>)
 800039a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800039e:	6093      	str	r3, [r2, #8]
	}

	/* 6. Desactivamos el "continuos mode" */
	ADC1 -> CR2 &= ~(ADC_CR2_CONT);
 80003a0:	4b27      	ldr	r3, [pc, #156]	; (8000440 <adc_Config+0x184>)
 80003a2:	689b      	ldr	r3, [r3, #8]
 80003a4:	4a26      	ldr	r2, [pc, #152]	; (8000440 <adc_Config+0x184>)
 80003a6:	f023 0302 	bic.w	r3, r3, #2
 80003aa:	6093      	str	r3, [r2, #8]

	/* 7. Acá se debería configurar el sampling */
	if(adcConfig -> channel < ADC_CHANNEL_9){
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	2b08      	cmp	r3, #8
 80003b2:	d810      	bhi.n	80003d6 <adc_Config+0x11a>
		ADC1 -> SMPR2 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel)));
 80003b4:	4b22      	ldr	r3, [pc, #136]	; (8000440 <adc_Config+0x184>)
 80003b6:	691a      	ldr	r2, [r3, #16]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	885b      	ldrh	r3, [r3, #2]
 80003bc:	4618      	mov	r0, r3
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	4619      	mov	r1, r3
 80003c4:	460b      	mov	r3, r1
 80003c6:	005b      	lsls	r3, r3, #1
 80003c8:	440b      	add	r3, r1
 80003ca:	fa00 f303 	lsl.w	r3, r0, r3
 80003ce:	491c      	ldr	r1, [pc, #112]	; (8000440 <adc_Config+0x184>)
 80003d0:	4313      	orrs	r3, r2
 80003d2:	610b      	str	r3, [r1, #16]
 80003d4:	e00f      	b.n	80003f6 <adc_Config+0x13a>
	}
	else{
		ADC1 -> SMPR1 |= (adcConfig -> samplingPeriod << (3 * (adcConfig -> channel)));
 80003d6:	4b1a      	ldr	r3, [pc, #104]	; (8000440 <adc_Config+0x184>)
 80003d8:	68da      	ldr	r2, [r3, #12]
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	885b      	ldrh	r3, [r3, #2]
 80003de:	4618      	mov	r0, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	4619      	mov	r1, r3
 80003e6:	460b      	mov	r3, r1
 80003e8:	005b      	lsls	r3, r3, #1
 80003ea:	440b      	add	r3, r1
 80003ec:	fa00 f303 	lsl.w	r3, r0, r3
 80003f0:	4913      	ldr	r1, [pc, #76]	; (8000440 <adc_Config+0x184>)
 80003f2:	4313      	orrs	r3, r2
 80003f4:	60cb      	str	r3, [r1, #12]
	}

	/* 8. Configuramos la secuencia y cuantos elementos hay en la secuencia */
	// Al hacerlo todo 0, estamos seleccionando solo 1 elemento en el conteo de la secuencia
	ADC1 -> SQR1 = 0;
 80003f6:	4b12      	ldr	r3, [pc, #72]	; (8000440 <adc_Config+0x184>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	62da      	str	r2, [r3, #44]	; 0x2c

	// Asignamos el canal de la conversión a la primera posición en la secuencia
	ADC1 -> SQR3 |= (adcConfig -> channel << 0);
 80003fc:	4b10      	ldr	r3, [pc, #64]	; (8000440 <adc_Config+0x184>)
 80003fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000400:	687a      	ldr	r2, [r7, #4]
 8000402:	7812      	ldrb	r2, [r2, #0]
 8000404:	4611      	mov	r1, r2
 8000406:	4a0e      	ldr	r2, [pc, #56]	; (8000440 <adc_Config+0x184>)
 8000408:	430b      	orrs	r3, r1
 800040a:	6353      	str	r3, [r2, #52]	; 0x34

	/* 9. Configuramos el preescaler del ADC en 2:1 (el más rápido que se puede tener) */
	ADC -> CCR = 0;
 800040c:	4b0d      	ldr	r3, [pc, #52]	; (8000444 <adc_Config+0x188>)
 800040e:	2200      	movs	r2, #0
 8000410:	605a      	str	r2, [r3, #4]

	/* 10. Desactivamos las interrupciones */

	ADC1 -> CR1 |= ADC_CR1_EOCIE;
 8000412:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <adc_Config+0x184>)
 8000414:	685b      	ldr	r3, [r3, #4]
 8000416:	4a0a      	ldr	r2, [pc, #40]	; (8000440 <adc_Config+0x184>)
 8000418:	f043 0320 	orr.w	r3, r3, #32
 800041c:	6053      	str	r3, [r2, #4]

	/* 11a. Matriculamos la interrupción en el NVIC */
	__NVIC_EnableIRQ(ADC_IRQn);
 800041e:	2012      	movs	r0, #18
 8000420:	f7ff ff2e 	bl	8000280 <__NVIC_EnableIRQ>

	/* 12. Activamos el modulo ADC */
	ADC1 -> CR2 |= ADC_CR2_ADON;
 8000424:	4b06      	ldr	r3, [pc, #24]	; (8000440 <adc_Config+0x184>)
 8000426:	689b      	ldr	r3, [r3, #8]
 8000428:	4a05      	ldr	r2, [pc, #20]	; (8000440 <adc_Config+0x184>)
 800042a:	f043 0301 	orr.w	r3, r3, #1
 800042e:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000430:	b662      	cpsie	i
}
 8000432:	bf00      	nop

	/* 13. Activamos las interrupciones globales */
	__enable_irq();
}
 8000434:	bf00      	nop
 8000436:	3708      	adds	r7, #8
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}
 800043c:	40023800 	.word	0x40023800
 8000440:	40012000 	.word	0x40012000
 8000444:	40012300 	.word	0x40012300

08000448 <startSingleConversion>:

/**/

void startSingleConversion(void){
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
	/* Iniciamos un ciclo de conversión ADC */
	ADC1 -> CR2 |= ADC_CR2_SWSTART;
 800044c:	4b05      	ldr	r3, [pc, #20]	; (8000464 <startSingleConversion+0x1c>)
 800044e:	689b      	ldr	r3, [r3, #8]
 8000450:	4a04      	ldr	r2, [pc, #16]	; (8000464 <startSingleConversion+0x1c>)
 8000452:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000456:	6093      	str	r3, [r2, #8]
}
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	40012000 	.word	0x40012000

08000468 <startContinuousConversion>:

void startContinuousConversion(void){
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
	/* Conversión continua */
	ADC1 -> CR2 |= (ADC_CR2_CONT);
 800046c:	4b08      	ldr	r3, [pc, #32]	; (8000490 <startContinuousConversion+0x28>)
 800046e:	689b      	ldr	r3, [r3, #8]
 8000470:	4a07      	ldr	r2, [pc, #28]	; (8000490 <startContinuousConversion+0x28>)
 8000472:	f043 0302 	orr.w	r3, r3, #2
 8000476:	6093      	str	r3, [r2, #8]
	/* Iniciamos un ciclo de conversión ADC */
	ADC1 -> CR2 |= ADC_CR2_SWSTART;
 8000478:	4b05      	ldr	r3, [pc, #20]	; (8000490 <startContinuousConversion+0x28>)
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	4a04      	ldr	r2, [pc, #16]	; (8000490 <startContinuousConversion+0x28>)
 800047e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000482:	6093      	str	r3, [r2, #8]
}
 8000484:	bf00      	nop
 8000486:	46bd      	mov	sp, r7
 8000488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	40012000 	.word	0x40012000

08000494 <getADC>:

/* Función que me retorna el último dato adquirido por la ADC */
uint16_t getADC(void){
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
	return adcRawData;
 8000498:	4b03      	ldr	r3, [pc, #12]	; (80004a8 <getADC+0x14>)
 800049a:	881b      	ldrh	r3, [r3, #0]
}
 800049c:	4618      	mov	r0, r3
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	2000008c 	.word	0x2000008c

080004ac <ADC_IRQHandler>:

/* Esta es la ISR de la interrupción por conversión ADC */
void ADC_IRQHandler(void){
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
	if(ADC1 -> SR & ADC_SR_EOC){
 80004b0:	4b07      	ldr	r3, [pc, #28]	; (80004d0 <ADC_IRQHandler+0x24>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f003 0302 	and.w	r3, r3, #2
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d006      	beq.n	80004ca <ADC_IRQHandler+0x1e>
		// Leemos el resultado de la conversión ADC y lo cargamos en un valor auxiliar
		adcRawData = ADC1 -> DR;
 80004bc:	4b04      	ldr	r3, [pc, #16]	; (80004d0 <ADC_IRQHandler+0x24>)
 80004be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004c0:	b29a      	uxth	r2, r3
 80004c2:	4b04      	ldr	r3, [pc, #16]	; (80004d4 <ADC_IRQHandler+0x28>)
 80004c4:	801a      	strh	r2, [r3, #0]

		// Hacemos el llamado a la función que se ejecutará en el main
		adc_Complete_Callback();
 80004c6:	f000 fe87 	bl	80011d8 <adc_Complete_Callback>
	}
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40012000 	.word	0x40012000
 80004d4:	2000008c 	.word	0x2000008c

080004d8 <configAnalogPin>:
__attribute__((weak)) void adc_Complete_Callback(void){
	__NOP();
}

/* Con esta función configuramos que pin deseamos que funcione como ADC */
void configAnalogPin(uint8_t adcChannel){
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]

	// Con este switch seleccionamos el canal y lo configuramos como analogo.
	switch(adcChannel){
 80004e2:	79fb      	ldrb	r3, [r7, #7]
 80004e4:	2b0f      	cmp	r3, #15
 80004e6:	f200 8093 	bhi.w	8000610 <configAnalogPin+0x138>
 80004ea:	a201      	add	r2, pc, #4	; (adr r2, 80004f0 <configAnalogPin+0x18>)
 80004ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f0:	08000531 	.word	0x08000531
 80004f4:	0800053f 	.word	0x0800053f
 80004f8:	0800054d 	.word	0x0800054d
 80004fc:	0800055b 	.word	0x0800055b
 8000500:	08000569 	.word	0x08000569
 8000504:	08000577 	.word	0x08000577
 8000508:	08000585 	.word	0x08000585
 800050c:	08000593 	.word	0x08000593
 8000510:	080005a1 	.word	0x080005a1
 8000514:	080005af 	.word	0x080005af
 8000518:	080005bd 	.word	0x080005bd
 800051c:	080005cb 	.word	0x080005cb
 8000520:	080005d9 	.word	0x080005d9
 8000524:	080005e7 	.word	0x080005e7
 8000528:	080005f5 	.word	0x080005f5
 800052c:	08000603 	.word	0x08000603

	case ADC_CHANNEL_0:
	{
		// Es el pin PA0
		handlerAdcPin.pGPIOx						= GPIOA;
 8000530:	4b3d      	ldr	r3, [pc, #244]	; (8000628 <configAnalogPin+0x150>)
 8000532:	4a3e      	ldr	r2, [pc, #248]	; (800062c <configAnalogPin+0x154>)
 8000534:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8000536:	4b3c      	ldr	r3, [pc, #240]	; (8000628 <configAnalogPin+0x150>)
 8000538:	2200      	movs	r2, #0
 800053a:	711a      	strb	r2, [r3, #4]
		break;
 800053c:	e069      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_1
	case ADC_CHANNEL_1:
	{
		// Es el pin PA1.
		handlerAdcPin.pGPIOx = GPIOA;
 800053e:	4b3a      	ldr	r3, [pc, #232]	; (8000628 <configAnalogPin+0x150>)
 8000540:	4a3a      	ldr	r2, [pc, #232]	; (800062c <configAnalogPin+0x154>)
 8000542:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8000544:	4b38      	ldr	r3, [pc, #224]	; (8000628 <configAnalogPin+0x150>)
 8000546:	2201      	movs	r2, #1
 8000548:	711a      	strb	r2, [r3, #4]
		break;
 800054a:	e062      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_2
	case ADC_CHANNEL_2:
	{
		// Es el pin PA2.
		handlerAdcPin.pGPIOx = GPIOA;
 800054c:	4b36      	ldr	r3, [pc, #216]	; (8000628 <configAnalogPin+0x150>)
 800054e:	4a37      	ldr	r2, [pc, #220]	; (800062c <configAnalogPin+0x154>)
 8000550:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8000552:	4b35      	ldr	r3, [pc, #212]	; (8000628 <configAnalogPin+0x150>)
 8000554:	2202      	movs	r2, #2
 8000556:	711a      	strb	r2, [r3, #4]
		break;
 8000558:	e05b      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_3
	case ADC_CHANNEL_3:
	{
		// Es el pin PA3.
		handlerAdcPin.pGPIOx = GPIOA;
 800055a:	4b33      	ldr	r3, [pc, #204]	; (8000628 <configAnalogPin+0x150>)
 800055c:	4a33      	ldr	r2, [pc, #204]	; (800062c <configAnalogPin+0x154>)
 800055e:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8000560:	4b31      	ldr	r3, [pc, #196]	; (8000628 <configAnalogPin+0x150>)
 8000562:	2203      	movs	r2, #3
 8000564:	711a      	strb	r2, [r3, #4]
		break;
 8000566:	e054      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_4
	case ADC_CHANNEL_4:
	{
		// Es el pin PA4.
		handlerAdcPin.pGPIOx = GPIOA;
 8000568:	4b2f      	ldr	r3, [pc, #188]	; (8000628 <configAnalogPin+0x150>)
 800056a:	4a30      	ldr	r2, [pc, #192]	; (800062c <configAnalogPin+0x154>)
 800056c:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 800056e:	4b2e      	ldr	r3, [pc, #184]	; (8000628 <configAnalogPin+0x150>)
 8000570:	2204      	movs	r2, #4
 8000572:	711a      	strb	r2, [r3, #4]
		break;
 8000574:	e04d      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_5
	case ADC_CHANNEL_5:
	{
		// Es el pin PA5.
		handlerAdcPin.pGPIOx = GPIOA;
 8000576:	4b2c      	ldr	r3, [pc, #176]	; (8000628 <configAnalogPin+0x150>)
 8000578:	4a2c      	ldr	r2, [pc, #176]	; (800062c <configAnalogPin+0x154>)
 800057a:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 800057c:	4b2a      	ldr	r3, [pc, #168]	; (8000628 <configAnalogPin+0x150>)
 800057e:	2205      	movs	r2, #5
 8000580:	711a      	strb	r2, [r3, #4]
		break;
 8000582:	e046      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_6
	case ADC_CHANNEL_6:
	{
		// Es el pin PA6.
		handlerAdcPin.pGPIOx = GPIOA;
 8000584:	4b28      	ldr	r3, [pc, #160]	; (8000628 <configAnalogPin+0x150>)
 8000586:	4a29      	ldr	r2, [pc, #164]	; (800062c <configAnalogPin+0x154>)
 8000588:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_6;
 800058a:	4b27      	ldr	r3, [pc, #156]	; (8000628 <configAnalogPin+0x150>)
 800058c:	2206      	movs	r2, #6
 800058e:	711a      	strb	r2, [r3, #4]
		break;
 8000590:	e03f      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_7
	case ADC_CHANNEL_7:
	{
		// Es el pin PA7.
		handlerAdcPin.pGPIOx = GPIOA;
 8000592:	4b25      	ldr	r3, [pc, #148]	; (8000628 <configAnalogPin+0x150>)
 8000594:	4a25      	ldr	r2, [pc, #148]	; (800062c <configAnalogPin+0x154>)
 8000596:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_7;
 8000598:	4b23      	ldr	r3, [pc, #140]	; (8000628 <configAnalogPin+0x150>)
 800059a:	2207      	movs	r2, #7
 800059c:	711a      	strb	r2, [r3, #4]
		break;
 800059e:	e038      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_8
	case ADC_CHANNEL_8:
	{
		// Es el pin PB0.
		handlerAdcPin.pGPIOx = GPIOB;
 80005a0:	4b21      	ldr	r3, [pc, #132]	; (8000628 <configAnalogPin+0x150>)
 80005a2:	4a23      	ldr	r2, [pc, #140]	; (8000630 <configAnalogPin+0x158>)
 80005a4:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 80005a6:	4b20      	ldr	r3, [pc, #128]	; (8000628 <configAnalogPin+0x150>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	711a      	strb	r2, [r3, #4]
		break;
 80005ac:	e031      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_9
	case ADC_CHANNEL_9:
	{
		// Es el pin PB1.
		handlerAdcPin.pGPIOx = GPIOB;
 80005ae:	4b1e      	ldr	r3, [pc, #120]	; (8000628 <configAnalogPin+0x150>)
 80005b0:	4a1f      	ldr	r2, [pc, #124]	; (8000630 <configAnalogPin+0x158>)
 80005b2:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 80005b4:	4b1c      	ldr	r3, [pc, #112]	; (8000628 <configAnalogPin+0x150>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	711a      	strb	r2, [r3, #4]
		break;
 80005ba:	e02a      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_10
	case ADC_CHANNEL_10:
	{
		// Es el pin PC0.
		handlerAdcPin.pGPIOx = GPIOC;
 80005bc:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <configAnalogPin+0x150>)
 80005be:	4a1d      	ldr	r2, [pc, #116]	; (8000634 <configAnalogPin+0x15c>)
 80005c0:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 80005c2:	4b19      	ldr	r3, [pc, #100]	; (8000628 <configAnalogPin+0x150>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	711a      	strb	r2, [r3, #4]
		break;
 80005c8:	e023      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_11
	case ADC_CHANNEL_11:
	{
		// Es el pin PC1.
		handlerAdcPin.pGPIOx = GPIOC;
 80005ca:	4b17      	ldr	r3, [pc, #92]	; (8000628 <configAnalogPin+0x150>)
 80005cc:	4a19      	ldr	r2, [pc, #100]	; (8000634 <configAnalogPin+0x15c>)
 80005ce:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 80005d0:	4b15      	ldr	r3, [pc, #84]	; (8000628 <configAnalogPin+0x150>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	711a      	strb	r2, [r3, #4]
		break;
 80005d6:	e01c      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_12
	case ADC_CHANNEL_12:
	{
		// Es el pin PC2.
		handlerAdcPin.pGPIOx = GPIOC;
 80005d8:	4b13      	ldr	r3, [pc, #76]	; (8000628 <configAnalogPin+0x150>)
 80005da:	4a16      	ldr	r2, [pc, #88]	; (8000634 <configAnalogPin+0x15c>)
 80005dc:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 80005de:	4b12      	ldr	r3, [pc, #72]	; (8000628 <configAnalogPin+0x150>)
 80005e0:	2202      	movs	r2, #2
 80005e2:	711a      	strb	r2, [r3, #4]
		break;
 80005e4:	e015      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_13
	case ADC_CHANNEL_13:
	{
		// Es el pin PC3.
		handlerAdcPin.pGPIOx = GPIOC;
 80005e6:	4b10      	ldr	r3, [pc, #64]	; (8000628 <configAnalogPin+0x150>)
 80005e8:	4a12      	ldr	r2, [pc, #72]	; (8000634 <configAnalogPin+0x15c>)
 80005ea:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 80005ec:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <configAnalogPin+0x150>)
 80005ee:	2203      	movs	r2, #3
 80005f0:	711a      	strb	r2, [r3, #4]
		break;
 80005f2:	e00e      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_14
	case ADC_CHANNEL_14:
	{
		// Es el pin PC4.
		handlerAdcPin.pGPIOx = GPIOC;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <configAnalogPin+0x150>)
 80005f6:	4a0f      	ldr	r2, [pc, #60]	; (8000634 <configAnalogPin+0x15c>)
 80005f8:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 80005fa:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <configAnalogPin+0x150>)
 80005fc:	2204      	movs	r2, #4
 80005fe:	711a      	strb	r2, [r3, #4]
		break;
 8000600:	e007      	b.n	8000612 <configAnalogPin+0x13a>

	// Configuración ADC1_15
	case ADC_CHANNEL_15:
	{
		// Es el pin PC5.
		handlerAdcPin.pGPIOx = GPIOC;
 8000602:	4b09      	ldr	r3, [pc, #36]	; (8000628 <configAnalogPin+0x150>)
 8000604:	4a0b      	ldr	r2, [pc, #44]	; (8000634 <configAnalogPin+0x15c>)
 8000606:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000608:	4b07      	ldr	r3, [pc, #28]	; (8000628 <configAnalogPin+0x150>)
 800060a:	2205      	movs	r2, #5
 800060c:	711a      	strb	r2, [r3, #4]
		break;
 800060e:	e000      	b.n	8000612 <configAnalogPin+0x13a>
	}

	default:
	{
		// Se termina el ciclo por defecto.
		break;
 8000610:	bf00      	nop
	}
	}

	// Se configura el pin en modo análogo.
	handlerAdcPin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ANALOG;
 8000612:	4b05      	ldr	r3, [pc, #20]	; (8000628 <configAnalogPin+0x150>)
 8000614:	2203      	movs	r2, #3
 8000616:	715a      	strb	r2, [r3, #5]
	GPIO_Config(&handlerAdcPin);
 8000618:	4803      	ldr	r0, [pc, #12]	; (8000628 <configAnalogPin+0x150>)
 800061a:	f000 f80d 	bl	8000638 <GPIO_Config>
	}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000080 	.word	0x20000080
 800062c:	40020000 	.word	0x40020000
 8000630:	40020400 	.word	0x40020400
 8000634:	40020800 	.word	0x40020800

08000638 <GPIO_Config>:
orden estricto para poder que el sistema permita configurar el periférico X.
Lo primero y más importante es activar la señal del reloj principal hacia ese
elemento específico (relacionado con el periférico RCC), a esto llamaremos
simplemente "activar el periférico o activar la señal de reloj del periférico".
*/
void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8000638:	b480      	push	{r7}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]

	// Variable para hacer todo paso a paso
	uint32_t auxConfig = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periférico
	// Verificamos para GPIOA
	if (pGPIOHandler -> pGPIOx == GPIOA){
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a88      	ldr	r2, [pc, #544]	; (8000870 <GPIO_Config+0x238>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d106      	bne.n	8000660 <GPIO_Config+0x28>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOA
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 8000652:	4b88      	ldr	r3, [pc, #544]	; (8000874 <GPIO_Config+0x23c>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	4a87      	ldr	r2, [pc, #540]	; (8000874 <GPIO_Config+0x23c>)
 8000658:	f043 0301 	orr.w	r3, r3, #1
 800065c:	6313      	str	r3, [r2, #48]	; 0x30
 800065e:	e03a      	b.n	80006d6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOB
	else if (pGPIOHandler -> pGPIOx == GPIOB){
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a84      	ldr	r2, [pc, #528]	; (8000878 <GPIO_Config+0x240>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d106      	bne.n	8000678 <GPIO_Config+0x40>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOB
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);
 800066a:	4b82      	ldr	r3, [pc, #520]	; (8000874 <GPIO_Config+0x23c>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	4a81      	ldr	r2, [pc, #516]	; (8000874 <GPIO_Config+0x23c>)
 8000670:	f043 0302 	orr.w	r3, r3, #2
 8000674:	6313      	str	r3, [r2, #48]	; 0x30
 8000676:	e02e      	b.n	80006d6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOC
	else if (pGPIOHandler -> pGPIOx == GPIOC){
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a7f      	ldr	r2, [pc, #508]	; (800087c <GPIO_Config+0x244>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d106      	bne.n	8000690 <GPIO_Config+0x58>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOC
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);
 8000682:	4b7c      	ldr	r3, [pc, #496]	; (8000874 <GPIO_Config+0x23c>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	4a7b      	ldr	r2, [pc, #492]	; (8000874 <GPIO_Config+0x23c>)
 8000688:	f043 0304 	orr.w	r3, r3, #4
 800068c:	6313      	str	r3, [r2, #48]	; 0x30
 800068e:	e022      	b.n	80006d6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOD
	else if (pGPIOHandler -> pGPIOx == GPIOD){
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a7a      	ldr	r2, [pc, #488]	; (8000880 <GPIO_Config+0x248>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d106      	bne.n	80006a8 <GPIO_Config+0x70>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOD
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIODEN);
 800069a:	4b76      	ldr	r3, [pc, #472]	; (8000874 <GPIO_Config+0x23c>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	4a75      	ldr	r2, [pc, #468]	; (8000874 <GPIO_Config+0x23c>)
 80006a0:	f043 0308 	orr.w	r3, r3, #8
 80006a4:	6313      	str	r3, [r2, #48]	; 0x30
 80006a6:	e016      	b.n	80006d6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOE
	else if (pGPIOHandler -> pGPIOx == GPIOE){
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a75      	ldr	r2, [pc, #468]	; (8000884 <GPIO_Config+0x24c>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d106      	bne.n	80006c0 <GPIO_Config+0x88>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOE
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);
 80006b2:	4b70      	ldr	r3, [pc, #448]	; (8000874 <GPIO_Config+0x23c>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	4a6f      	ldr	r2, [pc, #444]	; (8000874 <GPIO_Config+0x23c>)
 80006b8:	f043 0310 	orr.w	r3, r3, #16
 80006bc:	6313      	str	r3, [r2, #48]	; 0x30
 80006be:	e00a      	b.n	80006d6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOH
	else if (pGPIOHandler -> pGPIOx == GPIOH){
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a70      	ldr	r2, [pc, #448]	; (8000888 <GPIO_Config+0x250>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d105      	bne.n	80006d6 <GPIO_Config+0x9e>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOH
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);
 80006ca:	4b6a      	ldr	r3, [pc, #424]	; (8000874 <GPIO_Config+0x23c>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ce:	4a69      	ldr	r2, [pc, #420]	; (8000874 <GPIO_Config+0x23c>)
 80006d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006d4:	6313      	str	r3, [r2, #48]	; 0x30
	// Después de activado, podemos comenzar a configurar.

	// 2) Configurando el registro GPIOx_MODER
	// Acá estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda ese valor (shift left)
	// y todo eso lo cargamos en la variable aux_Config
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	795b      	ldrb	r3, [r3, #5]
 80006da:	461a      	mov	r2, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	791b      	ldrb	r3, [r3, #4]
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	fa02 f303 	lsl.w	r3, r2, r3
 80006e6:	60fb      	str	r3, [r7, #12]

	// Antes de cargar el nuevo valor, limpiamos los bits específicos de ese registro (debemos escribir 0b00)
	// para lo cual aplicamos una máscara y una operación bitwise AND
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	791b      	ldrb	r3, [r3, #4]
 80006f2:	005b      	lsls	r3, r3, #1
 80006f4:	2103      	movs	r1, #3
 80006f6:	fa01 f303 	lsl.w	r3, r1, r3
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4619      	mov	r1, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	400a      	ands	r2, r1
 8000704:	601a      	str	r2, [r3, #0]

	// Cargamos a auxConfig en el registro MODER
	pGPIOHandler -> pGPIOx -> MODER |= auxConfig;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	6819      	ldr	r1, [r3, #0]
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	68fa      	ldr	r2, [r7, #12]
 8000712:	430a      	orrs	r2, r1
 8000714:	601a      	str	r2, [r3, #0]

	// 3) Configurando el registro GPIOx_OTYPER
	// De nuevo, leemos y movemos el valor un número "PinNumber" de veces
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	7a1b      	ldrb	r3, [r3, #8]
 800071a:	461a      	mov	r2, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	791b      	ldrb	r3, [r3, #4]
 8000720:	fa02 f303 	lsl.w	r3, r2, r3
 8000724:	60fb      	str	r3, [r7, #12]

	// Limpiamos antes de cargar
	pGPIOHandler -> pGPIOx -> OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	685a      	ldr	r2, [r3, #4]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	791b      	ldrb	r3, [r3, #4]
 8000730:	4619      	mov	r1, r3
 8000732:	2301      	movs	r3, #1
 8000734:	408b      	lsls	r3, r1
 8000736:	43db      	mvns	r3, r3
 8000738:	4619      	mov	r1, r3
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	400a      	ands	r2, r1
 8000740:	605a      	str	r2, [r3, #4]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OTYPER |= auxConfig;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	6859      	ldr	r1, [r3, #4]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	68fa      	ldr	r2, [r7, #12]
 800074e:	430a      	orrs	r2, r1
 8000750:	605a      	str	r2, [r3, #4]

	// 4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	799b      	ldrb	r3, [r3, #6]
 8000756:	461a      	mov	r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	791b      	ldrb	r3, [r3, #4]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	fa02 f303 	lsl.w	r3, r2, r3
 8000762:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> OSPEEDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	689a      	ldr	r2, [r3, #8]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	791b      	ldrb	r3, [r3, #4]
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	2103      	movs	r1, #3
 8000772:	fa01 f303 	lsl.w	r3, r1, r3
 8000776:	43db      	mvns	r3, r3
 8000778:	4619      	mov	r1, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	400a      	ands	r2, r1
 8000780:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OSPEEDR |= auxConfig;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	6899      	ldr	r1, [r3, #8]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	68fa      	ldr	r2, [r7, #12]
 800078e:	430a      	orrs	r2, r1
 8000790:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante.
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	79db      	ldrb	r3, [r3, #7]
 8000796:	461a      	mov	r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	791b      	ldrb	r3, [r3, #4]
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	fa02 f303 	lsl.w	r3, r2, r3
 80007a2:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	68da      	ldr	r2, [r3, #12]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	791b      	ldrb	r3, [r3, #4]
 80007ae:	005b      	lsls	r3, r3, #1
 80007b0:	2103      	movs	r1, #3
 80007b2:	fa01 f303 	lsl.w	r3, r1, r3
 80007b6:	43db      	mvns	r3, r3
 80007b8:	4619      	mov	r1, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	400a      	ands	r2, r1
 80007c0:	60da      	str	r2, [r3, #12]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> PUPDR |= auxConfig;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	68d9      	ldr	r1, [r3, #12]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	68fa      	ldr	r2, [r7, #12]
 80007ce:	430a      	orrs	r2, r1
 80007d0:	60da      	str	r2, [r3, #12]

	// Esta es la parte para la configuración de las funciones alternativas... Se verá luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	795b      	ldrb	r3, [r3, #5]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d143      	bne.n	8000862 <GPIO_Config+0x22a>

		// Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRH)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	791b      	ldrb	r3, [r3, #4]
 80007de:	2b07      	cmp	r3, #7
 80007e0:	d81f      	bhi.n	8000822 <GPIO_Config+0x1ea>
			// Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	791b      	ldrb	r3, [r3, #4]
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	60bb      	str	r3, [r7, #8]

			// Limpiamos primero la posición del registro que deseamos escribir a continuación
			pGPIOHandler -> pGPIOx -> AFR[0] &= ~(0b1111 << auxPosition);
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	6a1a      	ldr	r2, [r3, #32]
 80007f0:	210f      	movs	r1, #15
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	fa01 f303 	lsl.w	r3, r1, r3
 80007f8:	43db      	mvns	r3, r3
 80007fa:	4619      	mov	r1, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	400a      	ands	r2, r1
 8000802:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	6a1a      	ldr	r2, [r3, #32]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	7a5b      	ldrb	r3, [r3, #9]
 800080e:	4619      	mov	r1, r3
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	fa01 f303 	lsl.w	r3, r1, r3
 8000816:	4619      	mov	r1, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	430a      	orrs	r2, r1
 800081e:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurando en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
} // Fin del GPIO_Config
 8000820:	e01f      	b.n	8000862 <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber -8);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	791b      	ldrb	r3, [r3, #4]
 8000826:	3b08      	subs	r3, #8
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx -> AFR[1] &= ~(0b1111 << auxPosition);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000832:	210f      	movs	r1, #15
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	fa01 f303 	lsl.w	r3, r1, r3
 800083a:	43db      	mvns	r3, r3
 800083c:	4619      	mov	r1, r3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	400a      	ands	r2, r1
 8000844:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	7a5b      	ldrb	r3, [r3, #9]
 8000850:	4619      	mov	r1, r3
 8000852:	68bb      	ldr	r3, [r7, #8]
 8000854:	fa01 f303 	lsl.w	r3, r1, r3
 8000858:	4619      	mov	r1, r3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	430a      	orrs	r2, r1
 8000860:	625a      	str	r2, [r3, #36]	; 0x24
} // Fin del GPIO_Config
 8000862:	bf00      	nop
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	40020000 	.word	0x40020000
 8000874:	40023800 	.word	0x40023800
 8000878:	40020400 	.word	0x40020400
 800087c:	40020800 	.word	0x40020800
 8000880:	40020c00 	.word	0x40020c00
 8000884:	40021000 	.word	0x40021000
 8000888:	40021c00 	.word	0x40021c00

0800088c <__NVIC_EnableIRQ>:
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	2b00      	cmp	r3, #0
 800089c:	db0b      	blt.n	80008b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	f003 021f 	and.w	r2, r3, #31
 80008a4:	4907      	ldr	r1, [pc, #28]	; (80008c4 <__NVIC_EnableIRQ+0x38>)
 80008a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008aa:	095b      	lsrs	r3, r3, #5
 80008ac:	2001      	movs	r0, #1
 80008ae:	fa00 f202 	lsl.w	r2, r0, r2
 80008b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80008b6:	bf00      	nop
 80008b8:	370c      	adds	r7, #12
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <Timer_Config>:
 *
 * */

//NOTA: Hay que desactivar las interrupciones globales y luego volver a activarlas

void Timer_Config(TIMER_Handler_t *ptrTimerConfig){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
	/* 0. Desactivamos las interrupciones globales */

	__disable_irq();

	/* 1. Activamos la señal de reloj para el periférico específico */
	if(ptrTimerConfig -> ptrTIMx == TIM2){
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008dc:	d106      	bne.n	80008ec <Timer_Config+0x24>
		// Activamos la señal de reloj del TIM2
		RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;
 80008de:	4b47      	ldr	r3, [pc, #284]	; (80009fc <Timer_Config+0x134>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	4a46      	ldr	r2, [pc, #280]	; (80009fc <Timer_Config+0x134>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	6413      	str	r3, [r2, #64]	; 0x40
 80008ea:	e022      	b.n	8000932 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a43      	ldr	r2, [pc, #268]	; (8000a00 <Timer_Config+0x138>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d106      	bne.n	8000904 <Timer_Config+0x3c>
		// Activamos la señal de reloj del TIM3
		RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 80008f6:	4b41      	ldr	r3, [pc, #260]	; (80009fc <Timer_Config+0x134>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fa:	4a40      	ldr	r2, [pc, #256]	; (80009fc <Timer_Config+0x134>)
 80008fc:	f043 0302 	orr.w	r3, r3, #2
 8000900:	6413      	str	r3, [r2, #64]	; 0x40
 8000902:	e016      	b.n	8000932 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a3e      	ldr	r2, [pc, #248]	; (8000a04 <Timer_Config+0x13c>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d106      	bne.n	800091c <Timer_Config+0x54>
		// Activamos la señal de reloj del TIM4
		RCC -> APB1ENR |= RCC_APB1ENR_TIM4EN;
 800090e:	4b3b      	ldr	r3, [pc, #236]	; (80009fc <Timer_Config+0x134>)
 8000910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000912:	4a3a      	ldr	r2, [pc, #232]	; (80009fc <Timer_Config+0x134>)
 8000914:	f043 0304 	orr.w	r3, r3, #4
 8000918:	6413      	str	r3, [r2, #64]	; 0x40
 800091a:	e00a      	b.n	8000932 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a39      	ldr	r2, [pc, #228]	; (8000a08 <Timer_Config+0x140>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d105      	bne.n	8000932 <Timer_Config+0x6a>
		// Activamos la señal de reloj del TIM5
		RCC -> APB1ENR |= RCC_APB1ENR_TIM5EN;
 8000926:	4b35      	ldr	r3, [pc, #212]	; (80009fc <Timer_Config+0x134>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092a:	4a34      	ldr	r2, [pc, #208]	; (80009fc <Timer_Config+0x134>)
 800092c:	f043 0308 	orr.w	r3, r3, #8
 8000930:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 2. Configuración del modo del timer (UP or DOWN) */

	if(ptrTimerConfig -> timerConfig.Timer_mode == TIMER_MODE_UP){
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	791b      	ldrb	r3, [r3, #4]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d10c      	bne.n	8000954 <Timer_Config+0x8c>
		// Configuramos el timer en modo UP
		ptrTimerConfig -> ptrTIMx -> CR1 &= ~(TIM_CR1_DIR);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	681a      	ldr	r2, [r3, #0]
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f022 0210 	bic.w	r2, r2, #16
 8000948:	601a      	str	r2, [r3, #0]

		// Ponemos el contador (CNT) en cero.
		ptrTimerConfig -> ptrTIMx -> CNT = 0;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	; 0x24
 8000952:	e00d      	b.n	8000970 <Timer_Config+0xa8>

	}
	else{
		// Configuramos el timer en modo DOWN
		ptrTimerConfig -> ptrTIMx -> CR1 |= ~(TIM_CR1_DIR);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f062 0210 	orn	r2, r2, #16
 8000962:	601a      	str	r2, [r3, #0]

		// Ponemos en el contador (CNT) el valor del periodo
		ptrTimerConfig -> ptrTIMx -> CNT = ptrTimerConfig -> timerConfig.Timer_period -1;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	689a      	ldr	r2, [r3, #8]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	3a01      	subs	r2, #1
 800096e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 3. Configuración del Prescaler */
	ptrTimerConfig -> ptrTIMx -> PSC = ptrTimerConfig -> timerConfig.Timer_speed -1;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	88db      	ldrh	r3, [r3, #6]
 8000974:	1e5a      	subs	r2, r3, #1
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	629a      	str	r2, [r3, #40]	; 0x28

	/* 4. Configuramos el periodo de las interrupciones */
	ptrTimerConfig -> ptrTIMx -> ARR = ptrTimerConfig -> timerConfig.Timer_period -1;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	689a      	ldr	r2, [r3, #8]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	3a01      	subs	r2, #1
 8000986:	62da      	str	r2, [r3, #44]	; 0x2c

	/* 5. Activamos al timer para que comience a incrementarse  */
	ptrTimerConfig -> ptrTIMx -> CR1 |= TIM_CR1_CEN;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f042 0201 	orr.w	r2, r2, #1
 8000996:	601a      	str	r2, [r3, #0]

	/* 6. Activamos la interrupción debida a un "update event" */
	ptrTimerConfig -> ptrTIMx -> DIER |= TIM_DIER_UIE;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	68da      	ldr	r2, [r3, #12]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f042 0201 	orr.w	r2, r2, #1
 80009a6:	60da      	str	r2, [r3, #12]

	/* 7. Activamos la señal de la interrupcuón en el NVIC */

	if(ptrTimerConfig -> ptrTIMx == TIM2){
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009b0:	d103      	bne.n	80009ba <Timer_Config+0xf2>
		// Activamos la IRQ del TIM2
		__NVIC_EnableIRQ(TIM2_IRQn);
 80009b2:	201c      	movs	r0, #28
 80009b4:	f7ff ff6a 	bl	800088c <__NVIC_EnableIRQ>
 80009b8:	e019      	b.n	80009ee <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a10      	ldr	r2, [pc, #64]	; (8000a00 <Timer_Config+0x138>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d103      	bne.n	80009cc <Timer_Config+0x104>
		// Activamos la IRQ del TIM3
		__NVIC_EnableIRQ(TIM3_IRQn);
 80009c4:	201d      	movs	r0, #29
 80009c6:	f7ff ff61 	bl	800088c <__NVIC_EnableIRQ>
 80009ca:	e010      	b.n	80009ee <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a0c      	ldr	r2, [pc, #48]	; (8000a04 <Timer_Config+0x13c>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d103      	bne.n	80009de <Timer_Config+0x116>
		// Activamos la IRQ del TIM4
		__NVIC_EnableIRQ(TIM4_IRQn);
 80009d6:	201e      	movs	r0, #30
 80009d8:	f7ff ff58 	bl	800088c <__NVIC_EnableIRQ>
 80009dc:	e007      	b.n	80009ee <Timer_Config+0x126>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a09      	ldr	r2, [pc, #36]	; (8000a08 <Timer_Config+0x140>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d102      	bne.n	80009ee <Timer_Config+0x126>
		// Activamos la IRQ del TIM5
		__NVIC_EnableIRQ(TIM5_IRQn);
 80009e8:	2032      	movs	r0, #50	; 0x32
 80009ea:	f7ff ff4f 	bl	800088c <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80009ee:	b662      	cpsie	i
}
 80009f0:	bf00      	nop
	}


	/* 8. Activamos de nuevo todas las interrupciones. */
	__enable_irq();
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40023800 	.word	0x40023800
 8000a00:	40000400 	.word	0x40000400
 8000a04:	40000800 	.word	0x40000800
 8000a08:	40000c00 	.word	0x40000c00

08000a0c <Timer3_Callback>:
__attribute__((weak)) void Timer2_Callback(void){
	__NOP();
}

// Callback Timer3
__attribute__((weak)) void Timer3_Callback(void){
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
	__NOP();
 8000a10:	bf00      	nop
}
 8000a12:	bf00      	nop
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <Timer4_Callback>:

// Callback Timer4
__attribute__((weak)) void Timer4_Callback(void){
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
	__NOP();
 8000a20:	bf00      	nop
}
 8000a22:	bf00      	nop
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <Timer5_Callback>:

// Callback Timer5
__attribute__((weak)) void Timer5_Callback(void){
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
	__NOP();
 8000a30:	bf00      	nop
}
 8000a32:	bf00      	nop
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <TIM2_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del TIM2 */

void TIM2_IRQHandler(void){
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
	TIM2 -> SR &= ~(TIM_SR_UIF);
 8000a40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a44:	691b      	ldr	r3, [r3, #16]
 8000a46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a4a:	f023 0301 	bic.w	r3, r3, #1
 8000a4e:	6113      	str	r3, [r2, #16]
	Timer2_Callback();
 8000a50:	f000 fba4 	bl	800119c <Timer2_Callback>
}
 8000a54:	bf00      	nop
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	TIM3 -> SR &= ~(TIM_SR_UIF);
 8000a5c:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <TIM3_IRQHandler+0x18>)
 8000a5e:	691b      	ldr	r3, [r3, #16]
 8000a60:	4a03      	ldr	r2, [pc, #12]	; (8000a70 <TIM3_IRQHandler+0x18>)
 8000a62:	f023 0301 	bic.w	r3, r3, #1
 8000a66:	6113      	str	r3, [r2, #16]
	Timer3_Callback();
 8000a68:	f7ff ffd0 	bl	8000a0c <Timer3_Callback>
}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40000400 	.word	0x40000400

08000a74 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
	TIM4 -> SR &= ~(TIM_SR_UIF);
 8000a78:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <TIM4_IRQHandler+0x18>)
 8000a7a:	691b      	ldr	r3, [r3, #16]
 8000a7c:	4a03      	ldr	r2, [pc, #12]	; (8000a8c <TIM4_IRQHandler+0x18>)
 8000a7e:	f023 0301 	bic.w	r3, r3, #1
 8000a82:	6113      	str	r3, [r2, #16]
	Timer4_Callback();
 8000a84:	f7ff ffca 	bl	8000a1c <Timer4_Callback>
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40000800 	.word	0x40000800

08000a90 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	TIM5 -> SR &= ~(TIM_SR_UIF);
 8000a94:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <TIM5_IRQHandler+0x18>)
 8000a96:	691b      	ldr	r3, [r3, #16]
 8000a98:	4a03      	ldr	r2, [pc, #12]	; (8000aa8 <TIM5_IRQHandler+0x18>)
 8000a9a:	f023 0301 	bic.w	r3, r3, #1
 8000a9e:	6113      	str	r3, [r2, #16]
	Timer5_Callback();
 8000aa0:	f7ff ffc4 	bl	8000a2c <Timer5_Callback>
}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40000c00 	.word	0x40000c00

08000aac <__NVIC_EnableIRQ>:
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	db0b      	blt.n	8000ad6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	f003 021f 	and.w	r2, r3, #31
 8000ac4:	4907      	ldr	r1, [pc, #28]	; (8000ae4 <__NVIC_EnableIRQ+0x38>)
 8000ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aca:	095b      	lsrs	r3, r3, #5
 8000acc:	2001      	movs	r0, #1
 8000ace:	fa00 f202 	lsl.w	r2, r0, r2
 8000ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000e100 	.word	0xe000e100

08000ae8 <USART_Config>:
 * del periférico que se está utilizando.
 */

uint8_t data;

void USART_Config(USART_Handler_t *ptrUsartHandler){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000af0:	b672      	cpsid	i
}
 8000af2:	bf00      	nop

	/* 1. Activamos la señal de reloj que viene desde el bus al que pertenece el periférico.
	 * Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6)
	 */
	/*1.1 Configuramos el USART1*/
	if(ptrUsartHandler -> ptrUSARTx == USART1){
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a8c      	ldr	r2, [pc, #560]	; (8000d2c <USART_Config+0x244>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d106      	bne.n	8000b0c <USART_Config+0x24>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART1EN);
 8000afe:	4b8c      	ldr	r3, [pc, #560]	; (8000d30 <USART_Config+0x248>)
 8000b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b02:	4a8b      	ldr	r2, [pc, #556]	; (8000d30 <USART_Config+0x248>)
 8000b04:	f043 0310 	orr.w	r3, r3, #16
 8000b08:	6453      	str	r3, [r2, #68]	; 0x44
 8000b0a:	e016      	b.n	8000b3a <USART_Config+0x52>
	}
	/*1.2 Configuramos el USART2*/
	else if(ptrUsartHandler -> ptrUSARTx == USART2){
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a88      	ldr	r2, [pc, #544]	; (8000d34 <USART_Config+0x24c>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d106      	bne.n	8000b24 <USART_Config+0x3c>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB1ENR |= (RCC_APB1ENR_USART2EN);
 8000b16:	4b86      	ldr	r3, [pc, #536]	; (8000d30 <USART_Config+0x248>)
 8000b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1a:	4a85      	ldr	r2, [pc, #532]	; (8000d30 <USART_Config+0x248>)
 8000b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b20:	6413      	str	r3, [r2, #64]	; 0x40
 8000b22:	e00a      	b.n	8000b3a <USART_Config+0x52>
	}
	/*1.3 Configuramos el USART6*/
	else if(ptrUsartHandler -> ptrUSARTx == USART6){
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a83      	ldr	r2, [pc, #524]	; (8000d38 <USART_Config+0x250>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d105      	bne.n	8000b3a <USART_Config+0x52>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART6EN);
 8000b2e:	4b80      	ldr	r3, [pc, #512]	; (8000d30 <USART_Config+0x248>)
 8000b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b32:	4a7f      	ldr	r2, [pc, #508]	; (8000d30 <USART_Config+0x248>)
 8000b34:	f043 0320 	orr.w	r3, r3, #32
 8000b38:	6453      	str	r3, [r2, #68]	; 0x44
	 * Configuramos el modo: only TX, only RX, o RXTX
	 * Por último activamos el modulo USART cuando todo está correctamente configurado
	 * */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero.
	ptrUsartHandler -> ptrUSARTx -> CR1 = 0;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
	ptrUsartHandler -> ptrUSARTx -> CR2 = 0;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2200      	movs	r2, #0
 8000b48:	611a      	str	r2, [r3, #16]

	// 2.2 Configuración del Parity:
	// Verificamos si el parity está activado o no
	if(ptrUsartHandler -> USART_Config.USART_parity != USART_PARITY_NONE){
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	79db      	ldrb	r3, [r3, #7]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d02b      	beq.n	8000baa <USART_Config+0xc2>

		// Verificamos si se ha seleccionado ODD or EVEN

		//Se selecciona EVEN
		if(ptrUsartHandler -> USART_Config.USART_parity == USART_PARITY_EVEN){
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	79db      	ldrb	r3, [r3, #7]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d113      	bne.n	8000b82 <USART_Config+0x9a>
			//Ponemos 0b0 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PS);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	68da      	ldr	r2, [r3, #12]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000b68:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	68da      	ldr	r2, [r3, #12]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	e01b      	b.n	8000bba <USART_Config+0xd2>
		}
		//Se selecciona ODD
		else{
			//Ponemos 0b1 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_PS);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	68da      	ldr	r2, [r3, #12]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b90:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2201      	movs	r2, #1
 8000b96:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	68da      	ldr	r2, [r3, #12]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000ba6:	60da      	str	r2, [r3, #12]
 8000ba8:	e007      	b.n	8000bba <USART_Config+0xd2>
		}
	}
	//No deseamos activar el parity-check
	else{
		//Ponemos 0b0 en la posicion 10 del registro CR1 para desactivar el Parity
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PCE);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	68da      	ldr	r2, [r3, #12]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000bb8:	60da      	str	r2, [r3, #12]

	// 2.3 Configuramos el tamaño del dato:

	//Verificamos si va a ser de 8 o 9 bits

	if(ptrUsartHandler -> USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	799b      	ldrb	r3, [r3, #6]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d108      	bne.n	8000bd4 <USART_Config+0xec>
		//Ponemos 0b0 en la posicion 12 del registro CR1 para escoger 8 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_M);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	68da      	ldr	r2, [r3, #12]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000bd0:	60da      	str	r2, [r3, #12]
 8000bd2:	e007      	b.n	8000be4 <USART_Config+0xfc>
	}else{
		//Ponemos 0b1 en la posicion 12 del registro CR1 para escoger 9 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	68da      	ldr	r2, [r3, #12]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000be2:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)

	switch(ptrUsartHandler -> USART_Config.USART_stopbits){
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	7a1b      	ldrb	r3, [r3, #8]
 8000be8:	2b03      	cmp	r3, #3
 8000bea:	d847      	bhi.n	8000c7c <USART_Config+0x194>
 8000bec:	a201      	add	r2, pc, #4	; (adr r2, 8000bf4 <USART_Config+0x10c>)
 8000bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bf2:	bf00      	nop
 8000bf4:	08000c05 	.word	0x08000c05
 8000bf8:	08000c17 	.word	0x08000c17
 8000bfc:	08000c39 	.word	0x08000c39
 8000c00:	08000c5b 	.word	0x08000c5b
	case USART_STOPBIT_1: {
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	691a      	ldr	r2, [r3, #16]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000c12:	611a      	str	r2, [r3, #16]
		break;
 8000c14:	e03b      	b.n	8000c8e <USART_Config+0x1a6>
	}
	case USART_STOPBIT_0_5:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	691a      	ldr	r2, [r3, #16]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000c24:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b01 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_0);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	691a      	ldr	r2, [r3, #16]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000c34:	611a      	str	r2, [r3, #16]
		break;
 8000c36:	e02a      	b.n	8000c8e <USART_Config+0x1a6>
	}
	case USART_STOPBIT_2:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	691a      	ldr	r2, [r3, #16]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000c46:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b10 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_1);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	691a      	ldr	r2, [r3, #16]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000c56:	611a      	str	r2, [r3, #16]
		break;
 8000c58:	e019      	b.n	8000c8e <USART_Config+0x1a6>
	}
	case USART_STOPBIT_1_5: {
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	691a      	ldr	r2, [r3, #16]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000c68:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b11 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	691a      	ldr	r2, [r3, #16]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000c78:	611a      	str	r2, [r3, #16]
		break;
 8000c7a:	e008      	b.n	8000c8e <USART_Config+0x1a6>
	}
	default:{
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	691a      	ldr	r2, [r3, #16]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000c8a:	611a      	str	r2, [r3, #16]
		break;
 8000c8c:	bf00      	nop
	}
	}

	// 2.4 Configuración del Baudrate (SFR USART_BRR)
	// Ver tabla de valores (Tabla 75), Frec = 16MHz, overr = 0;
	if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	795b      	ldrb	r3, [r3, #5]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d105      	bne.n	8000ca2 <USART_Config+0x1ba>
		// El valor a cargar es 104.1875 -> Mantiza = 104, fraction = 0.1875
		// Mantiza = 104 = 0x68, fraction = 16 * 0.1875 = 3
		// Valor a cargar 0x683
		// Configurando el Baudrate generator para una velocidad de 9600bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0683;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f240 6283 	movw	r2, #1667	; 0x683
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	e011      	b.n	8000cc6 <USART_Config+0x1de>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_19200){
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	795b      	ldrb	r3, [r3, #5]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d105      	bne.n	8000cb6 <USART_Config+0x1ce>
		// El valor a cargar es 52.0625 -> Mantiza = 52, fraction = 0.0625
		// Mantiza = 52 = 0x34, fraction = 16 * 0.0625 = 1
		// Valor a cargar 0x0341
		// Configurando el Baudrate generator para una velocidad de 19200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0341;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f240 3241 	movw	r2, #833	; 0x341
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	e007      	b.n	8000cc6 <USART_Config+0x1de>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_115200){	//**************************************DUDAAAAAA
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	795b      	ldrb	r3, [r3, #5]
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d103      	bne.n	8000cc6 <USART_Config+0x1de>
		// El valor a cargar es 8.6875 -> Mantiza = 8, fraction = 0.6875
		// Mantiza = 8 = 0x8, fraction = 16 * 0.6875 = 11
		// Valor a cargar 0x0081
		// Configurando el Baudrate generator para una velocidad de 115200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0081;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2281      	movs	r2, #129	; 0x81
 8000cc4:	609a      	str	r2, [r3, #8]
	}

	// 2.5 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler -> USART_Config.USART_mode){
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	791b      	ldrb	r3, [r3, #4]
 8000cca:	2b03      	cmp	r3, #3
 8000ccc:	d847      	bhi.n	8000d5e <USART_Config+0x276>
 8000cce:	a201      	add	r2, pc, #4	; (adr r2, 8000cd4 <USART_Config+0x1ec>)
 8000cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd4:	08000ce5 	.word	0x08000ce5
 8000cd8:	08000cf7 	.word	0x08000cf7
 8000cdc:	08000d09 	.word	0x08000d09
 8000ce0:	08000d3d 	.word	0x08000d3d
	case USART_MODE_TX:
	{
		// Activamos la parte del sistema encargada de enviar
		//Cargamos el valor 0b1 en el bit TE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	68da      	ldr	r2, [r3, #12]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f042 0208 	orr.w	r2, r2, #8
 8000cf2:	60da      	str	r2, [r3, #12]
		break;
 8000cf4:	e044      	b.n	8000d80 <USART_Config+0x298>
	}
	case USART_MODE_RX:
	{
		// Activamos la parte del sistema encargada de recibir
		//Cargamos el valor 0b1 en el bit RE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	68da      	ldr	r2, [r3, #12]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f042 0204 	orr.w	r2, r2, #4
 8000d04:	60da      	str	r2, [r3, #12]
		break;
 8000d06:	e03b      	b.n	8000d80 <USART_Config+0x298>
	}
	case USART_MODE_RXTX:
	{
		// Activamos ambas partes, tanto transmisión como recepción
		//Cargamos el valor 0b1 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	68da      	ldr	r2, [r3, #12]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f042 0208 	orr.w	r2, r2, #8
 8000d16:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	68da      	ldr	r2, [r3, #12]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f042 0204 	orr.w	r2, r2, #4
 8000d26:	60da      	str	r2, [r3, #12]
		break;
 8000d28:	e02a      	b.n	8000d80 <USART_Config+0x298>
 8000d2a:	bf00      	nop
 8000d2c:	40011000 	.word	0x40011000
 8000d30:	40023800 	.word	0x40023800
 8000d34:	40004400 	.word	0x40004400
 8000d38:	40011400 	.word	0x40011400
	}
	case USART_MODE_DISABLE:
	{
		// Desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	68da      	ldr	r2, [r3, #12]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f022 0208 	bic.w	r2, r2, #8
 8000d4a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	68da      	ldr	r2, [r3, #12]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f022 0204 	bic.w	r2, r2, #4
 8000d5a:	60da      	str	r2, [r3, #12]
		break;
 8000d5c:	e010      	b.n	8000d80 <USART_Config+0x298>
	}
	default:
	{
		// Actuando por defecto, desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	68da      	ldr	r2, [r3, #12]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f022 0208 	bic.w	r2, r2, #8
 8000d6c:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	68da      	ldr	r2, [r3, #12]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f022 0204 	bic.w	r2, r2, #4
 8000d7c:	60da      	str	r2, [r3, #12]
		break;
 8000d7e:	bf00      	nop
	}
	}

	// 2.6 Activamos el modulo serial.

	if(ptrUsartHandler -> USART_Config.USART_mode != USART_MODE_DISABLE){
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	791b      	ldrb	r3, [r3, #4]
 8000d84:	2b03      	cmp	r3, #3
 8000d86:	d007      	beq.n	8000d98 <USART_Config+0x2b0>
		//Cargamos el valor de 0b1 en el bit UE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_UE);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	68da      	ldr	r2, [r3, #12]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000d96:	60da      	str	r2, [r3, #12]
	}

	// 3. Activamos la interrupción para el USART

	switch(ptrUsartHandler -> USART_Config.USART_interrupt){
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	7a5b      	ldrb	r3, [r3, #9]
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d84f      	bhi.n	8000e40 <USART_Config+0x358>
 8000da0:	a201      	add	r2, pc, #4	; (adr r2, 8000da8 <USART_Config+0x2c0>)
 8000da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da6:	bf00      	nop
 8000da8:	08000db9 	.word	0x08000db9
 8000dac:	08000ddb 	.word	0x08000ddb
 8000db0:	08000dfd 	.word	0x08000dfd
 8000db4:	08000e1f 	.word	0x08000e1f
	// Analizamos los
	case USART_INTERRUPT_RX_ENABLE:
	{
		// Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RXNEIE);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	68da      	ldr	r2, [r3, #12]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f042 0220 	orr.w	r2, r2, #32
 8000dc6:	60da      	str	r2, [r3, #12]
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	68da      	ldr	r2, [r3, #12]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000dd6:	60da      	str	r2, [r3, #12]
		break;
 8000dd8:	e043      	b.n	8000e62 <USART_Config+0x37a>
	}
	case USART_INTERRUPT_TX_ENABLE:
	{
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	68da      	ldr	r2, [r3, #12]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000de8:	60da      	str	r2, [r3, #12]
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	68da      	ldr	r2, [r3, #12]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f022 0220 	bic.w	r2, r2, #32
 8000df8:	60da      	str	r2, [r3, #12]
		break;
 8000dfa:	e032      	b.n	8000e62 <USART_Config+0x37a>

	}
	case USART_INTERRUPT_RXTX_ENABLE:
	{
		// Activamos las dos interrupciones tanto del RX como del TX
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TXEIE);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	68da      	ldr	r2, [r3, #12]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e0a:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	68da      	ldr	r2, [r3, #12]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e1a:	60da      	str	r2, [r3, #12]
		break;
 8000e1c:	e021      	b.n	8000e62 <USART_Config+0x37a>
	}
	case USART_INTERRUPT_RXTX_DISABLE:
	{
		// Activamos las dos interrupciones tanto del RX como del TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68da      	ldr	r2, [r3, #12]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e2c:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	68da      	ldr	r2, [r3, #12]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e3c:	60da      	str	r2, [r3, #12]
		break;
 8000e3e:	e010      	b.n	8000e62 <USART_Config+0x37a>
	}

	default:
	{
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	68da      	ldr	r2, [r3, #12]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f022 0220 	bic.w	r2, r2, #32
 8000e4e:	60da      	str	r2, [r3, #12]
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	68da      	ldr	r2, [r3, #12]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e5e:	60da      	str	r2, [r3, #12]
		break;
 8000e60:	bf00      	nop
	}
	}

	// 4. Activamos la señal de la interrupción en el NVIC

	if((ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_RX_ENABLE) | (ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_TX_ENABLE))
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	7a5b      	ldrb	r3, [r3, #9]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	bf0c      	ite	eq
 8000e6a:	2301      	moveq	r3, #1
 8000e6c:	2300      	movne	r3, #0
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	7a5b      	ldrb	r3, [r3, #9]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	bf0c      	ite	eq
 8000e78:	2301      	moveq	r3, #1
 8000e7a:	2300      	movne	r3, #0
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d019      	beq.n	8000eba <USART_Config+0x3d2>
	{

		if(ptrUsartHandler -> ptrUSARTx == USART1){
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a0f      	ldr	r2, [pc, #60]	; (8000ec8 <USART_Config+0x3e0>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d103      	bne.n	8000e98 <USART_Config+0x3b0>
			// Activamos la IRQ del USART1
			__NVIC_EnableIRQ(USART1_IRQn);
 8000e90:	2025      	movs	r0, #37	; 0x25
 8000e92:	f7ff fe0b 	bl	8000aac <__NVIC_EnableIRQ>
 8000e96:	e010      	b.n	8000eba <USART_Config+0x3d2>

		}else if(ptrUsartHandler -> ptrUSARTx == USART2){
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a0b      	ldr	r2, [pc, #44]	; (8000ecc <USART_Config+0x3e4>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d103      	bne.n	8000eaa <USART_Config+0x3c2>
			// Activamos la IRQ del USART2
			__NVIC_EnableIRQ(USART2_IRQn);
 8000ea2:	2026      	movs	r0, #38	; 0x26
 8000ea4:	f7ff fe02 	bl	8000aac <__NVIC_EnableIRQ>
 8000ea8:	e007      	b.n	8000eba <USART_Config+0x3d2>

		}else if(ptrUsartHandler -> ptrUSARTx == USART6){
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a08      	ldr	r2, [pc, #32]	; (8000ed0 <USART_Config+0x3e8>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d102      	bne.n	8000eba <USART_Config+0x3d2>
			// Activamos la IRQ del USART6
			__NVIC_EnableIRQ(USART6_IRQn);
 8000eb4:	2047      	movs	r0, #71	; 0x47
 8000eb6:	f7ff fdf9 	bl	8000aac <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000eba:	b662      	cpsie	i
}
 8000ebc:	bf00      	nop
		}

	// 5. Activamos de nuevo todas las interrupciones

	__enable_irq();
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40011000 	.word	0x40011000
 8000ecc:	40004400 	.word	0x40004400
 8000ed0:	40011400 	.word	0x40011400

08000ed4 <USART1_Callback>:

//**********//  CallBacks //**********//

// Callback USART1
__attribute__((weak)) void USART1_Callback(void){
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
	__NOP();
 8000ed8:	bf00      	nop
}
 8000eda:	bf00      	nop
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <USART6_Callback>:
__attribute__((weak)) void USART2_Callback(void){
	__NOP();
}

// Callback USART6
__attribute__((weak)) void USART6_Callback(void){
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	__NOP();
 8000ee8:	bf00      	nop
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <USART1_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del USART */

void USART1_IRQHandler(void){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0

	USART1 -> SR &= ~(USART_SR_RXNE);		// Bajamos la bandera manualmente
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <USART1_IRQHandler+0x18>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a03      	ldr	r2, [pc, #12]	; (8000f0c <USART1_IRQHandler+0x18>)
 8000efe:	f023 0320 	bic.w	r3, r3, #32
 8000f02:	6013      	str	r3, [r2, #0]

	USART1_Callback();
 8000f04:	f7ff ffe6 	bl	8000ed4 <USART1_Callback>
}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40011000 	.word	0x40011000

08000f10 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	USART2 -> SR &= ~(USART_SR_RXNE);		// Desactivamos la bandera manualmente para el RX
 8000f14:	4b07      	ldr	r3, [pc, #28]	; (8000f34 <USART2_IRQHandler+0x24>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <USART2_IRQHandler+0x24>)
 8000f1a:	f023 0320 	bic.w	r3, r3, #32
 8000f1e:	6013      	str	r3, [r2, #0]

	data = (USART2 -> DR);
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <USART2_IRQHandler+0x24>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <USART2_IRQHandler+0x28>)
 8000f28:	701a      	strb	r2, [r3, #0]

	USART2_Callback();
 8000f2a:	f000 f949 	bl	80011c0 <USART2_Callback>

	//USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40004400 	.word	0x40004400
 8000f38:	2000008e 	.word	0x2000008e

08000f3c <USART6_IRQHandler>:

void USART6_IRQHandler(void){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
	USART6 -> SR &= ~(USART_SR_RXNE);
 8000f40:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <USART6_IRQHandler+0x18>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a03      	ldr	r2, [pc, #12]	; (8000f54 <USART6_IRQHandler+0x18>)
 8000f46:	f023 0320 	bic.w	r3, r3, #32
 8000f4a:	6013      	str	r3, [r2, #0]
	USART6_Callback();
 8000f4c:	f7ff ffca 	bl	8000ee4 <USART6_Callback>
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40011400 	.word	0x40011400

08000f58 <returnData>:
	dataToRead = ((char) (ptrUsartHandler -> ptrUSARTx -> DR));
	return dataToRead;

}

uint8_t returnData(void){
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
	return data;				// Devolvemos el valor
 8000f5c:	4b03      	ldr	r3, [pc, #12]	; (8000f6c <returnData+0x14>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	2000008e 	.word	0x2000008e

08000f70 <writeChar>:

//**********// Función para escribir un solo char //**********//

int writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend){
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
	while(!(ptrUsartHandler -> ptrUSARTx -> SR & USART_SR_TXE)){
 8000f7a:	e000      	b.n	8000f7e <writeChar+0xe>
		__NOP();
 8000f7c:	bf00      	nop
	while(!(ptrUsartHandler -> ptrUSARTx -> SR & USART_SR_TXE)){
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0f7      	beq.n	8000f7c <writeChar+0xc>
	// Permitimos la bandera del TX para el USART2
	//ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TXEIE);
	//USART2 -> SR |= (USART_SR_TXE);

	//Cargamos el valor de dataToSend en el USER DATA Register
	ptrUsartHandler -> ptrUSARTx -> DR = (dataToSend);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	605a      	str	r2, [r3, #4]

	//ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
	//USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
	return dataToSend;
 8000f94:	683b      	ldr	r3, [r7, #0]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <writeMsg>:

/* Función para escribir un mensaje */

void writeMsg(USART_Handler_t *ptrUsartHandler, char *msgToSend){
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	6039      	str	r1, [r7, #0]
	while(*msgToSend != '\0'){
 8000fac:	e008      	b.n	8000fc0 <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff ffdb 	bl	8000f70 <writeChar>
		msgToSend++;
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1f2      	bne.n	8000fae <writeMsg+0xc>
	}
}
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <main>:

void initSystem(void);

// *************** // MAIN // *************** //
int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
		// Inicializamos el sistema
		initSystem();
 8000fd8:	f000 f85e 	bl	8001098 <initSystem>

		//Cargamos la configuración
		GPIO_Config(&handlerStateLED);
 8000fdc:	4822      	ldr	r0, [pc, #136]	; (8001068 <main+0x94>)
 8000fde:	f7ff fb2b 	bl	8000638 <GPIO_Config>
		adc_Config(&configADC);
 8000fe2:	4822      	ldr	r0, [pc, #136]	; (800106c <main+0x98>)
 8000fe4:	f7ff f96a 	bl	80002bc <adc_Config>
		GPIO_Config(&handlerUSBRX);
 8000fe8:	4821      	ldr	r0, [pc, #132]	; (8001070 <main+0x9c>)
 8000fea:	f7ff fb25 	bl	8000638 <GPIO_Config>
		GPIO_Config(&handlerUSBTX);
 8000fee:	4821      	ldr	r0, [pc, #132]	; (8001074 <main+0xa0>)
 8000ff0:	f7ff fb22 	bl	8000638 <GPIO_Config>
		USART_Config(&handlerUsart2);
 8000ff4:	4820      	ldr	r0, [pc, #128]	; (8001078 <main+0xa4>)
 8000ff6:	f7ff fd77 	bl	8000ae8 <USART_Config>
		Timer_Config(&handlerTimer2);
 8000ffa:	4820      	ldr	r0, [pc, #128]	; (800107c <main+0xa8>)
 8000ffc:	f7ff fc64 	bl	80008c8 <Timer_Config>

	    /* Ciclo principal */
		while(1){

			// Hacemos un "eco" con el valor que nos llega por el serial
			if((rxData != '\0')){
 8001000:	4b1f      	ldr	r3, [pc, #124]	; (8001080 <main+0xac>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d014      	beq.n	8001032 <main+0x5e>
				writeChar(&handlerUsart2, rxData);
 8001008:	4b1d      	ldr	r3, [pc, #116]	; (8001080 <main+0xac>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	4619      	mov	r1, r3
 800100e:	481a      	ldr	r0, [pc, #104]	; (8001078 <main+0xa4>)
 8001010:	f7ff ffae 	bl	8000f70 <writeChar>

				if(rxData == 's'){
 8001014:	4b1a      	ldr	r3, [pc, #104]	; (8001080 <main+0xac>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b73      	cmp	r3, #115	; 0x73
 800101a:	d101      	bne.n	8001020 <main+0x4c>
					//Lanzamos una nueva conversión ADC
					startSingleConversion();
 800101c:	f7ff fa14 	bl	8000448 <startSingleConversion>
				}
				if(rxData == 'c'){
 8001020:	4b17      	ldr	r3, [pc, #92]	; (8001080 <main+0xac>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b63      	cmp	r3, #99	; 0x63
 8001026:	d101      	bne.n	800102c <main+0x58>
					startContinuousConversion();
 8001028:	f7ff fa1e 	bl	8000468 <startContinuousConversion>
				}

				// Limpiamos el valor de la variable que guarda los datos del RX
				rxData = '\0';
 800102c:	4b14      	ldr	r3, [pc, #80]	; (8001080 <main+0xac>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
			}

			if(adcIsComplete == true){
 8001032:	4b14      	ldr	r3, [pc, #80]	; (8001084 <main+0xb0>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d1e2      	bne.n	8001000 <main+0x2c>
				sprintf(bufferData, "ADC = %u, %u \n\r",(unsigned int ) adcData,(unsigned int )counter);
 800103a:	4b13      	ldr	r3, [pc, #76]	; (8001088 <main+0xb4>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <main+0xb8>)
 8001042:	881b      	ldrh	r3, [r3, #0]
 8001044:	4912      	ldr	r1, [pc, #72]	; (8001090 <main+0xbc>)
 8001046:	4813      	ldr	r0, [pc, #76]	; (8001094 <main+0xc0>)
 8001048:	f000 f962 	bl	8001310 <siprintf>
				// WriteMsg(&handlerCommTerminal,"Hola mundo!");
				writeMsg(&handlerUsart2, bufferData);
 800104c:	4911      	ldr	r1, [pc, #68]	; (8001094 <main+0xc0>)
 800104e:	480a      	ldr	r0, [pc, #40]	; (8001078 <main+0xa4>)
 8001050:	f7ff ffa7 	bl	8000fa2 <writeMsg>
				//writeChar(&handlerUsart2, 'a');
				counter++;
 8001054:	4b0d      	ldr	r3, [pc, #52]	; (800108c <main+0xb8>)
 8001056:	881b      	ldrh	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	b29a      	uxth	r2, r3
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <main+0xb8>)
 800105e:	801a      	strh	r2, [r3, #0]
				adcIsComplete = false;
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <main+0xb0>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
			if((rxData != '\0')){
 8001066:	e7cb      	b.n	8001000 <main+0x2c>
 8001068:	20000090 	.word	0x20000090
 800106c:	2000009c 	.word	0x2000009c
 8001070:	200000b0 	.word	0x200000b0
 8001074:	200000bc 	.word	0x200000bc
 8001078:	200000c8 	.word	0x200000c8
 800107c:	200000a4 	.word	0x200000a4
 8001080:	20000154 	.word	0x20000154
 8001084:	20000155 	.word	0x20000155
 8001088:	20000156 	.word	0x20000156
 800108c:	20000158 	.word	0x20000158
 8001090:	08001c04 	.word	0x08001c04
 8001094:	2000015c 	.word	0x2000015c

08001098 <initSystem>:

//***********// InitSystem //***********//

// Función que define la configuración de todos los pines y periféricos

void initSystem(void){
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0

	// Configuración el State LED
	handlerStateLED.pGPIOx								= GPIOA;
 800109c:	4b37      	ldr	r3, [pc, #220]	; (800117c <initSystem+0xe4>)
 800109e:	4a38      	ldr	r2, [pc, #224]	; (8001180 <initSystem+0xe8>)
 80010a0:	601a      	str	r2, [r3, #0]
	handlerStateLED.GPIO_PinConfig.GPIO_PinNumber		= PIN_5;
 80010a2:	4b36      	ldr	r3, [pc, #216]	; (800117c <initSystem+0xe4>)
 80010a4:	2205      	movs	r2, #5
 80010a6:	711a      	strb	r2, [r3, #4]
	handlerStateLED.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;
 80010a8:	4b34      	ldr	r3, [pc, #208]	; (800117c <initSystem+0xe4>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	715a      	strb	r2, [r3, #5]
	handlerStateLED.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;
 80010ae:	4b33      	ldr	r3, [pc, #204]	; (800117c <initSystem+0xe4>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	721a      	strb	r2, [r3, #8]
	handlerStateLED.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 80010b4:	4b31      	ldr	r3, [pc, #196]	; (800117c <initSystem+0xe4>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	71da      	strb	r2, [r3, #7]
	handlerStateLED.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;
 80010ba:	4b30      	ldr	r3, [pc, #192]	; (800117c <initSystem+0xe4>)
 80010bc:	2201      	movs	r2, #1
 80010be:	719a      	strb	r2, [r3, #6]

	// Configuración del ADC1

	configADC.channel									= ADC_CHANNEL_0;
 80010c0:	4b30      	ldr	r3, [pc, #192]	; (8001184 <initSystem+0xec>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
	configADC.resolution								= ADC_RESOLUTION_12_BIT;
 80010c6:	4b2f      	ldr	r3, [pc, #188]	; (8001184 <initSystem+0xec>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	705a      	strb	r2, [r3, #1]
	configADC.samplingPeriod							= ADC_SAMPLING_PERIOD_144_CYCLES;
 80010cc:	4b2d      	ldr	r3, [pc, #180]	; (8001184 <initSystem+0xec>)
 80010ce:	2206      	movs	r2, #6
 80010d0:	805a      	strh	r2, [r3, #2]
	configADC.dataAlignment								= ADC_ALIGNMENT_RIGHT;
 80010d2:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <initSystem+0xec>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	711a      	strb	r2, [r3, #4]


	// Configuración del pin PA3 USB RX
	handlerUSBRX.pGPIOx									= GPIOA;
 80010d8:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <initSystem+0xf0>)
 80010da:	4a29      	ldr	r2, [pc, #164]	; (8001180 <initSystem+0xe8>)
 80010dc:	601a      	str	r2, [r3, #0]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinNumber			= PIN_3;
 80010de:	4b2a      	ldr	r3, [pc, #168]	; (8001188 <initSystem+0xf0>)
 80010e0:	2203      	movs	r2, #3
 80010e2:	711a      	strb	r2, [r3, #4]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_ALTFN;
 80010e4:	4b28      	ldr	r3, [pc, #160]	; (8001188 <initSystem+0xf0>)
 80010e6:	2202      	movs	r2, #2
 80010e8:	715a      	strb	r2, [r3, #5]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 80010ea:	4b27      	ldr	r3, [pc, #156]	; (8001188 <initSystem+0xf0>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	721a      	strb	r2, [r3, #8]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 80010f0:	4b25      	ldr	r3, [pc, #148]	; (8001188 <initSystem+0xf0>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	71da      	strb	r2, [r3, #7]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;
 80010f6:	4b24      	ldr	r3, [pc, #144]	; (8001188 <initSystem+0xf0>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	719a      	strb	r2, [r3, #6]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 80010fc:	4b22      	ldr	r3, [pc, #136]	; (8001188 <initSystem+0xf0>)
 80010fe:	2207      	movs	r2, #7
 8001100:	725a      	strb	r2, [r3, #9]

	// Configuración del pin PA2 USB TX
	handlerUSBTX.pGPIOx									= GPIOA;
 8001102:	4b22      	ldr	r3, [pc, #136]	; (800118c <initSystem+0xf4>)
 8001104:	4a1e      	ldr	r2, [pc, #120]	; (8001180 <initSystem+0xe8>)
 8001106:	601a      	str	r2, [r3, #0]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinNumber			= PIN_2;
 8001108:	4b20      	ldr	r3, [pc, #128]	; (800118c <initSystem+0xf4>)
 800110a:	2202      	movs	r2, #2
 800110c:	711a      	strb	r2, [r3, #4]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_ALTFN;
 800110e:	4b1f      	ldr	r3, [pc, #124]	; (800118c <initSystem+0xf4>)
 8001110:	2202      	movs	r2, #2
 8001112:	715a      	strb	r2, [r3, #5]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8001114:	4b1d      	ldr	r3, [pc, #116]	; (800118c <initSystem+0xf4>)
 8001116:	2200      	movs	r2, #0
 8001118:	721a      	strb	r2, [r3, #8]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 800111a:	4b1c      	ldr	r3, [pc, #112]	; (800118c <initSystem+0xf4>)
 800111c:	2200      	movs	r2, #0
 800111e:	71da      	strb	r2, [r3, #7]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <initSystem+0xf4>)
 8001122:	2201      	movs	r2, #1
 8001124:	719a      	strb	r2, [r3, #6]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <initSystem+0xf4>)
 8001128:	2207      	movs	r2, #7
 800112a:	725a      	strb	r2, [r3, #9]

	// Configuración del USART del USB para RXTX
	handlerUsart2.ptrUSARTx								= USART2;
 800112c:	4b18      	ldr	r3, [pc, #96]	; (8001190 <initSystem+0xf8>)
 800112e:	4a19      	ldr	r2, [pc, #100]	; (8001194 <initSystem+0xfc>)
 8001130:	601a      	str	r2, [r3, #0]
	handlerUsart2.USART_Config.USART_mode				= USART_MODE_RXTX;
 8001132:	4b17      	ldr	r3, [pc, #92]	; (8001190 <initSystem+0xf8>)
 8001134:	2202      	movs	r2, #2
 8001136:	711a      	strb	r2, [r3, #4]
	handlerUsart2.USART_Config.USART_baudrate			= USART_BAUDRATE_19200;
 8001138:	4b15      	ldr	r3, [pc, #84]	; (8001190 <initSystem+0xf8>)
 800113a:	2201      	movs	r2, #1
 800113c:	715a      	strb	r2, [r3, #5]
	handlerUsart2.USART_Config.USART_datasize			= USART_DATASIZE_8BIT;
 800113e:	4b14      	ldr	r3, [pc, #80]	; (8001190 <initSystem+0xf8>)
 8001140:	2200      	movs	r2, #0
 8001142:	719a      	strb	r2, [r3, #6]
	handlerUsart2.USART_Config.USART_parity				= USART_PARITY_ODD;
 8001144:	4b12      	ldr	r3, [pc, #72]	; (8001190 <initSystem+0xf8>)
 8001146:	2201      	movs	r2, #1
 8001148:	71da      	strb	r2, [r3, #7]
	handlerUsart2.USART_Config.USART_stopbits			= USART_STOPBIT_1;
 800114a:	4b11      	ldr	r3, [pc, #68]	; (8001190 <initSystem+0xf8>)
 800114c:	2200      	movs	r2, #0
 800114e:	721a      	strb	r2, [r3, #8]
	handlerUsart2.USART_Config.USART_interrupt 			= USART_INTERRUPT_RX_ENABLE;
 8001150:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <initSystem+0xf8>)
 8001152:	2200      	movs	r2, #0
 8001154:	725a      	strb	r2, [r3, #9]


	// Configuración del timer2
	handlerTimer2.ptrTIMx								= TIM2;
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <initSystem+0x100>)
 8001158:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800115c:	601a      	str	r2, [r3, #0]
	handlerTimer2.timerConfig.Timer_mode				= TIMER_MODE_UP;
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <initSystem+0x100>)
 8001160:	2200      	movs	r2, #0
 8001162:	711a      	strb	r2, [r3, #4]
	handlerTimer2.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <initSystem+0x100>)
 8001166:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800116a:	80da      	strh	r2, [r3, #6]
	handlerTimer2.timerConfig.Timer_period				= 250;
 800116c:	4b0a      	ldr	r3, [pc, #40]	; (8001198 <initSystem+0x100>)
 800116e:	22fa      	movs	r2, #250	; 0xfa
 8001170:	609a      	str	r2, [r3, #8]

}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	20000090 	.word	0x20000090
 8001180:	40020000 	.word	0x40020000
 8001184:	2000009c 	.word	0x2000009c
 8001188:	200000b0 	.word	0x200000b0
 800118c:	200000bc 	.word	0x200000bc
 8001190:	200000c8 	.word	0x200000c8
 8001194:	40004400 	.word	0x40004400
 8001198:	200000a4 	.word	0x200000a4

0800119c <Timer2_Callback>:
//***********// CallBacks //***********//
void Timer2_Callback(void){
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
	handlerStateLED.pGPIOx -> ODR ^= GPIO_ODR_OD5;		// Encendido y apagado StateLED
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <Timer2_Callback+0x20>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	695a      	ldr	r2, [r3, #20]
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <Timer2_Callback+0x20>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f082 0220 	eor.w	r2, r2, #32
 80011ae:	615a      	str	r2, [r3, #20]
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	20000090 	.word	0x20000090

080011c0 <USART2_Callback>:

void USART2_Callback(void){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	// Lectura de los datos recibidos
	rxData = returnData();
 80011c4:	f7ff fec8 	bl	8000f58 <returnData>
 80011c8:	4603      	mov	r3, r0
 80011ca:	461a      	mov	r2, r3
 80011cc:	4b01      	ldr	r3, [pc, #4]	; (80011d4 <USART2_Callback+0x14>)
 80011ce:	701a      	strb	r2, [r3, #0]
}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000154 	.word	0x20000154

080011d8 <adc_Complete_Callback>:

void adc_Complete_Callback(void){
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	// Cambiamos el valor de adcIsComplete
	adcData = getADC();
 80011dc:	f7ff f95a 	bl	8000494 <getADC>
 80011e0:	4603      	mov	r3, r0
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b03      	ldr	r3, [pc, #12]	; (80011f4 <adc_Complete_Callback+0x1c>)
 80011e6:	801a      	strh	r2, [r3, #0]
	adcIsComplete = true;
 80011e8:	4b03      	ldr	r3, [pc, #12]	; (80011f8 <adc_Complete_Callback+0x20>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	701a      	strb	r2, [r3, #0]
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000156 	.word	0x20000156
 80011f8:	20000155 	.word	0x20000155

080011fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001204:	4a14      	ldr	r2, [pc, #80]	; (8001258 <_sbrk+0x5c>)
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <_sbrk+0x60>)
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001210:	4b13      	ldr	r3, [pc, #76]	; (8001260 <_sbrk+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d102      	bne.n	800121e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001218:	4b11      	ldr	r3, [pc, #68]	; (8001260 <_sbrk+0x64>)
 800121a:	4a12      	ldr	r2, [pc, #72]	; (8001264 <_sbrk+0x68>)
 800121c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121e:	4b10      	ldr	r3, [pc, #64]	; (8001260 <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	429a      	cmp	r2, r3
 800122a:	d207      	bcs.n	800123c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800122c:	f000 f846 	bl	80012bc <__errno>
 8001230:	4603      	mov	r3, r0
 8001232:	220c      	movs	r2, #12
 8001234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001236:	f04f 33ff 	mov.w	r3, #4294967295
 800123a:	e009      	b.n	8001250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <_sbrk+0x64>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001242:	4b07      	ldr	r3, [pc, #28]	; (8001260 <_sbrk+0x64>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4413      	add	r3, r2
 800124a:	4a05      	ldr	r2, [pc, #20]	; (8001260 <_sbrk+0x64>)
 800124c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124e:	68fb      	ldr	r3, [r7, #12]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20020000 	.word	0x20020000
 800125c:	00000400 	.word	0x00000400
 8001260:	2000019c 	.word	0x2000019c
 8001264:	200001b0 	.word	0x200001b0

08001268 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800126a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800126c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001270:	480c      	ldr	r0, [pc, #48]	; (80012a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001272:	490d      	ldr	r1, [pc, #52]	; (80012a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001274:	4a0d      	ldr	r2, [pc, #52]	; (80012ac <LoopForever+0xe>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001278:	e002      	b.n	8001280 <LoopCopyDataInit>

0800127a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800127c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127e:	3304      	adds	r3, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001284:	d3f9      	bcc.n	800127a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001286:	4a0a      	ldr	r2, [pc, #40]	; (80012b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001288:	4c0a      	ldr	r4, [pc, #40]	; (80012b4 <LoopForever+0x16>)
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800128c:	e001      	b.n	8001292 <LoopFillZerobss>

0800128e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001290:	3204      	adds	r2, #4

08001292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001294:	d3fb      	bcc.n	800128e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001296:	f000 f817 	bl	80012c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800129a:	f7ff fe9b 	bl	8000fd4 <main>

0800129e <LoopForever>:

LoopForever:
    b LoopForever
 800129e:	e7fe      	b.n	800129e <LoopForever>
  ldr   r0, =_estack
 80012a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80012ac:	08001c50 	.word	0x08001c50
  ldr r2, =_sbss
 80012b0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80012b4:	200001b0 	.word	0x200001b0

080012b8 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012b8:	e7fe      	b.n	80012b8 <BusFault_Handler>
	...

080012bc <__errno>:
 80012bc:	4b01      	ldr	r3, [pc, #4]	; (80012c4 <__errno+0x8>)
 80012be:	6818      	ldr	r0, [r3, #0]
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	20000000 	.word	0x20000000

080012c8 <__libc_init_array>:
 80012c8:	b570      	push	{r4, r5, r6, lr}
 80012ca:	4d0d      	ldr	r5, [pc, #52]	; (8001300 <__libc_init_array+0x38>)
 80012cc:	4c0d      	ldr	r4, [pc, #52]	; (8001304 <__libc_init_array+0x3c>)
 80012ce:	1b64      	subs	r4, r4, r5
 80012d0:	10a4      	asrs	r4, r4, #2
 80012d2:	2600      	movs	r6, #0
 80012d4:	42a6      	cmp	r6, r4
 80012d6:	d109      	bne.n	80012ec <__libc_init_array+0x24>
 80012d8:	4d0b      	ldr	r5, [pc, #44]	; (8001308 <__libc_init_array+0x40>)
 80012da:	4c0c      	ldr	r4, [pc, #48]	; (800130c <__libc_init_array+0x44>)
 80012dc:	f000 fc86 	bl	8001bec <_init>
 80012e0:	1b64      	subs	r4, r4, r5
 80012e2:	10a4      	asrs	r4, r4, #2
 80012e4:	2600      	movs	r6, #0
 80012e6:	42a6      	cmp	r6, r4
 80012e8:	d105      	bne.n	80012f6 <__libc_init_array+0x2e>
 80012ea:	bd70      	pop	{r4, r5, r6, pc}
 80012ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80012f0:	4798      	blx	r3
 80012f2:	3601      	adds	r6, #1
 80012f4:	e7ee      	b.n	80012d4 <__libc_init_array+0xc>
 80012f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80012fa:	4798      	blx	r3
 80012fc:	3601      	adds	r6, #1
 80012fe:	e7f2      	b.n	80012e6 <__libc_init_array+0x1e>
 8001300:	08001c48 	.word	0x08001c48
 8001304:	08001c48 	.word	0x08001c48
 8001308:	08001c48 	.word	0x08001c48
 800130c:	08001c4c 	.word	0x08001c4c

08001310 <siprintf>:
 8001310:	b40e      	push	{r1, r2, r3}
 8001312:	b500      	push	{lr}
 8001314:	b09c      	sub	sp, #112	; 0x70
 8001316:	ab1d      	add	r3, sp, #116	; 0x74
 8001318:	9002      	str	r0, [sp, #8]
 800131a:	9006      	str	r0, [sp, #24]
 800131c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001320:	4809      	ldr	r0, [pc, #36]	; (8001348 <siprintf+0x38>)
 8001322:	9107      	str	r1, [sp, #28]
 8001324:	9104      	str	r1, [sp, #16]
 8001326:	4909      	ldr	r1, [pc, #36]	; (800134c <siprintf+0x3c>)
 8001328:	f853 2b04 	ldr.w	r2, [r3], #4
 800132c:	9105      	str	r1, [sp, #20]
 800132e:	6800      	ldr	r0, [r0, #0]
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	a902      	add	r1, sp, #8
 8001334:	f000 f868 	bl	8001408 <_svfiprintf_r>
 8001338:	9b02      	ldr	r3, [sp, #8]
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
 800133e:	b01c      	add	sp, #112	; 0x70
 8001340:	f85d eb04 	ldr.w	lr, [sp], #4
 8001344:	b003      	add	sp, #12
 8001346:	4770      	bx	lr
 8001348:	20000000 	.word	0x20000000
 800134c:	ffff0208 	.word	0xffff0208

08001350 <__ssputs_r>:
 8001350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001354:	688e      	ldr	r6, [r1, #8]
 8001356:	429e      	cmp	r6, r3
 8001358:	4682      	mov	sl, r0
 800135a:	460c      	mov	r4, r1
 800135c:	4690      	mov	r8, r2
 800135e:	461f      	mov	r7, r3
 8001360:	d838      	bhi.n	80013d4 <__ssputs_r+0x84>
 8001362:	898a      	ldrh	r2, [r1, #12]
 8001364:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001368:	d032      	beq.n	80013d0 <__ssputs_r+0x80>
 800136a:	6825      	ldr	r5, [r4, #0]
 800136c:	6909      	ldr	r1, [r1, #16]
 800136e:	eba5 0901 	sub.w	r9, r5, r1
 8001372:	6965      	ldr	r5, [r4, #20]
 8001374:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001378:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800137c:	3301      	adds	r3, #1
 800137e:	444b      	add	r3, r9
 8001380:	106d      	asrs	r5, r5, #1
 8001382:	429d      	cmp	r5, r3
 8001384:	bf38      	it	cc
 8001386:	461d      	movcc	r5, r3
 8001388:	0553      	lsls	r3, r2, #21
 800138a:	d531      	bpl.n	80013f0 <__ssputs_r+0xa0>
 800138c:	4629      	mov	r1, r5
 800138e:	f000 fb63 	bl	8001a58 <_malloc_r>
 8001392:	4606      	mov	r6, r0
 8001394:	b950      	cbnz	r0, 80013ac <__ssputs_r+0x5c>
 8001396:	230c      	movs	r3, #12
 8001398:	f8ca 3000 	str.w	r3, [sl]
 800139c:	89a3      	ldrh	r3, [r4, #12]
 800139e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013a2:	81a3      	strh	r3, [r4, #12]
 80013a4:	f04f 30ff 	mov.w	r0, #4294967295
 80013a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013ac:	6921      	ldr	r1, [r4, #16]
 80013ae:	464a      	mov	r2, r9
 80013b0:	f000 fabe 	bl	8001930 <memcpy>
 80013b4:	89a3      	ldrh	r3, [r4, #12]
 80013b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80013ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013be:	81a3      	strh	r3, [r4, #12]
 80013c0:	6126      	str	r6, [r4, #16]
 80013c2:	6165      	str	r5, [r4, #20]
 80013c4:	444e      	add	r6, r9
 80013c6:	eba5 0509 	sub.w	r5, r5, r9
 80013ca:	6026      	str	r6, [r4, #0]
 80013cc:	60a5      	str	r5, [r4, #8]
 80013ce:	463e      	mov	r6, r7
 80013d0:	42be      	cmp	r6, r7
 80013d2:	d900      	bls.n	80013d6 <__ssputs_r+0x86>
 80013d4:	463e      	mov	r6, r7
 80013d6:	6820      	ldr	r0, [r4, #0]
 80013d8:	4632      	mov	r2, r6
 80013da:	4641      	mov	r1, r8
 80013dc:	f000 fab6 	bl	800194c <memmove>
 80013e0:	68a3      	ldr	r3, [r4, #8]
 80013e2:	1b9b      	subs	r3, r3, r6
 80013e4:	60a3      	str	r3, [r4, #8]
 80013e6:	6823      	ldr	r3, [r4, #0]
 80013e8:	4433      	add	r3, r6
 80013ea:	6023      	str	r3, [r4, #0]
 80013ec:	2000      	movs	r0, #0
 80013ee:	e7db      	b.n	80013a8 <__ssputs_r+0x58>
 80013f0:	462a      	mov	r2, r5
 80013f2:	f000 fba5 	bl	8001b40 <_realloc_r>
 80013f6:	4606      	mov	r6, r0
 80013f8:	2800      	cmp	r0, #0
 80013fa:	d1e1      	bne.n	80013c0 <__ssputs_r+0x70>
 80013fc:	6921      	ldr	r1, [r4, #16]
 80013fe:	4650      	mov	r0, sl
 8001400:	f000 fabe 	bl	8001980 <_free_r>
 8001404:	e7c7      	b.n	8001396 <__ssputs_r+0x46>
	...

08001408 <_svfiprintf_r>:
 8001408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800140c:	4698      	mov	r8, r3
 800140e:	898b      	ldrh	r3, [r1, #12]
 8001410:	061b      	lsls	r3, r3, #24
 8001412:	b09d      	sub	sp, #116	; 0x74
 8001414:	4607      	mov	r7, r0
 8001416:	460d      	mov	r5, r1
 8001418:	4614      	mov	r4, r2
 800141a:	d50e      	bpl.n	800143a <_svfiprintf_r+0x32>
 800141c:	690b      	ldr	r3, [r1, #16]
 800141e:	b963      	cbnz	r3, 800143a <_svfiprintf_r+0x32>
 8001420:	2140      	movs	r1, #64	; 0x40
 8001422:	f000 fb19 	bl	8001a58 <_malloc_r>
 8001426:	6028      	str	r0, [r5, #0]
 8001428:	6128      	str	r0, [r5, #16]
 800142a:	b920      	cbnz	r0, 8001436 <_svfiprintf_r+0x2e>
 800142c:	230c      	movs	r3, #12
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	f04f 30ff 	mov.w	r0, #4294967295
 8001434:	e0d1      	b.n	80015da <_svfiprintf_r+0x1d2>
 8001436:	2340      	movs	r3, #64	; 0x40
 8001438:	616b      	str	r3, [r5, #20]
 800143a:	2300      	movs	r3, #0
 800143c:	9309      	str	r3, [sp, #36]	; 0x24
 800143e:	2320      	movs	r3, #32
 8001440:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001444:	f8cd 800c 	str.w	r8, [sp, #12]
 8001448:	2330      	movs	r3, #48	; 0x30
 800144a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80015f4 <_svfiprintf_r+0x1ec>
 800144e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001452:	f04f 0901 	mov.w	r9, #1
 8001456:	4623      	mov	r3, r4
 8001458:	469a      	mov	sl, r3
 800145a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800145e:	b10a      	cbz	r2, 8001464 <_svfiprintf_r+0x5c>
 8001460:	2a25      	cmp	r2, #37	; 0x25
 8001462:	d1f9      	bne.n	8001458 <_svfiprintf_r+0x50>
 8001464:	ebba 0b04 	subs.w	fp, sl, r4
 8001468:	d00b      	beq.n	8001482 <_svfiprintf_r+0x7a>
 800146a:	465b      	mov	r3, fp
 800146c:	4622      	mov	r2, r4
 800146e:	4629      	mov	r1, r5
 8001470:	4638      	mov	r0, r7
 8001472:	f7ff ff6d 	bl	8001350 <__ssputs_r>
 8001476:	3001      	adds	r0, #1
 8001478:	f000 80aa 	beq.w	80015d0 <_svfiprintf_r+0x1c8>
 800147c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800147e:	445a      	add	r2, fp
 8001480:	9209      	str	r2, [sp, #36]	; 0x24
 8001482:	f89a 3000 	ldrb.w	r3, [sl]
 8001486:	2b00      	cmp	r3, #0
 8001488:	f000 80a2 	beq.w	80015d0 <_svfiprintf_r+0x1c8>
 800148c:	2300      	movs	r3, #0
 800148e:	f04f 32ff 	mov.w	r2, #4294967295
 8001492:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001496:	f10a 0a01 	add.w	sl, sl, #1
 800149a:	9304      	str	r3, [sp, #16]
 800149c:	9307      	str	r3, [sp, #28]
 800149e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80014a2:	931a      	str	r3, [sp, #104]	; 0x68
 80014a4:	4654      	mov	r4, sl
 80014a6:	2205      	movs	r2, #5
 80014a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80014ac:	4851      	ldr	r0, [pc, #324]	; (80015f4 <_svfiprintf_r+0x1ec>)
 80014ae:	f7fe fe97 	bl	80001e0 <memchr>
 80014b2:	9a04      	ldr	r2, [sp, #16]
 80014b4:	b9d8      	cbnz	r0, 80014ee <_svfiprintf_r+0xe6>
 80014b6:	06d0      	lsls	r0, r2, #27
 80014b8:	bf44      	itt	mi
 80014ba:	2320      	movmi	r3, #32
 80014bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80014c0:	0711      	lsls	r1, r2, #28
 80014c2:	bf44      	itt	mi
 80014c4:	232b      	movmi	r3, #43	; 0x2b
 80014c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80014ca:	f89a 3000 	ldrb.w	r3, [sl]
 80014ce:	2b2a      	cmp	r3, #42	; 0x2a
 80014d0:	d015      	beq.n	80014fe <_svfiprintf_r+0xf6>
 80014d2:	9a07      	ldr	r2, [sp, #28]
 80014d4:	4654      	mov	r4, sl
 80014d6:	2000      	movs	r0, #0
 80014d8:	f04f 0c0a 	mov.w	ip, #10
 80014dc:	4621      	mov	r1, r4
 80014de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80014e2:	3b30      	subs	r3, #48	; 0x30
 80014e4:	2b09      	cmp	r3, #9
 80014e6:	d94e      	bls.n	8001586 <_svfiprintf_r+0x17e>
 80014e8:	b1b0      	cbz	r0, 8001518 <_svfiprintf_r+0x110>
 80014ea:	9207      	str	r2, [sp, #28]
 80014ec:	e014      	b.n	8001518 <_svfiprintf_r+0x110>
 80014ee:	eba0 0308 	sub.w	r3, r0, r8
 80014f2:	fa09 f303 	lsl.w	r3, r9, r3
 80014f6:	4313      	orrs	r3, r2
 80014f8:	9304      	str	r3, [sp, #16]
 80014fa:	46a2      	mov	sl, r4
 80014fc:	e7d2      	b.n	80014a4 <_svfiprintf_r+0x9c>
 80014fe:	9b03      	ldr	r3, [sp, #12]
 8001500:	1d19      	adds	r1, r3, #4
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	9103      	str	r1, [sp, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	bfbb      	ittet	lt
 800150a:	425b      	neglt	r3, r3
 800150c:	f042 0202 	orrlt.w	r2, r2, #2
 8001510:	9307      	strge	r3, [sp, #28]
 8001512:	9307      	strlt	r3, [sp, #28]
 8001514:	bfb8      	it	lt
 8001516:	9204      	strlt	r2, [sp, #16]
 8001518:	7823      	ldrb	r3, [r4, #0]
 800151a:	2b2e      	cmp	r3, #46	; 0x2e
 800151c:	d10c      	bne.n	8001538 <_svfiprintf_r+0x130>
 800151e:	7863      	ldrb	r3, [r4, #1]
 8001520:	2b2a      	cmp	r3, #42	; 0x2a
 8001522:	d135      	bne.n	8001590 <_svfiprintf_r+0x188>
 8001524:	9b03      	ldr	r3, [sp, #12]
 8001526:	1d1a      	adds	r2, r3, #4
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	9203      	str	r2, [sp, #12]
 800152c:	2b00      	cmp	r3, #0
 800152e:	bfb8      	it	lt
 8001530:	f04f 33ff 	movlt.w	r3, #4294967295
 8001534:	3402      	adds	r4, #2
 8001536:	9305      	str	r3, [sp, #20]
 8001538:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001604 <_svfiprintf_r+0x1fc>
 800153c:	7821      	ldrb	r1, [r4, #0]
 800153e:	2203      	movs	r2, #3
 8001540:	4650      	mov	r0, sl
 8001542:	f7fe fe4d 	bl	80001e0 <memchr>
 8001546:	b140      	cbz	r0, 800155a <_svfiprintf_r+0x152>
 8001548:	2340      	movs	r3, #64	; 0x40
 800154a:	eba0 000a 	sub.w	r0, r0, sl
 800154e:	fa03 f000 	lsl.w	r0, r3, r0
 8001552:	9b04      	ldr	r3, [sp, #16]
 8001554:	4303      	orrs	r3, r0
 8001556:	3401      	adds	r4, #1
 8001558:	9304      	str	r3, [sp, #16]
 800155a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800155e:	4826      	ldr	r0, [pc, #152]	; (80015f8 <_svfiprintf_r+0x1f0>)
 8001560:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001564:	2206      	movs	r2, #6
 8001566:	f7fe fe3b 	bl	80001e0 <memchr>
 800156a:	2800      	cmp	r0, #0
 800156c:	d038      	beq.n	80015e0 <_svfiprintf_r+0x1d8>
 800156e:	4b23      	ldr	r3, [pc, #140]	; (80015fc <_svfiprintf_r+0x1f4>)
 8001570:	bb1b      	cbnz	r3, 80015ba <_svfiprintf_r+0x1b2>
 8001572:	9b03      	ldr	r3, [sp, #12]
 8001574:	3307      	adds	r3, #7
 8001576:	f023 0307 	bic.w	r3, r3, #7
 800157a:	3308      	adds	r3, #8
 800157c:	9303      	str	r3, [sp, #12]
 800157e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001580:	4433      	add	r3, r6
 8001582:	9309      	str	r3, [sp, #36]	; 0x24
 8001584:	e767      	b.n	8001456 <_svfiprintf_r+0x4e>
 8001586:	fb0c 3202 	mla	r2, ip, r2, r3
 800158a:	460c      	mov	r4, r1
 800158c:	2001      	movs	r0, #1
 800158e:	e7a5      	b.n	80014dc <_svfiprintf_r+0xd4>
 8001590:	2300      	movs	r3, #0
 8001592:	3401      	adds	r4, #1
 8001594:	9305      	str	r3, [sp, #20]
 8001596:	4619      	mov	r1, r3
 8001598:	f04f 0c0a 	mov.w	ip, #10
 800159c:	4620      	mov	r0, r4
 800159e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80015a2:	3a30      	subs	r2, #48	; 0x30
 80015a4:	2a09      	cmp	r2, #9
 80015a6:	d903      	bls.n	80015b0 <_svfiprintf_r+0x1a8>
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d0c5      	beq.n	8001538 <_svfiprintf_r+0x130>
 80015ac:	9105      	str	r1, [sp, #20]
 80015ae:	e7c3      	b.n	8001538 <_svfiprintf_r+0x130>
 80015b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80015b4:	4604      	mov	r4, r0
 80015b6:	2301      	movs	r3, #1
 80015b8:	e7f0      	b.n	800159c <_svfiprintf_r+0x194>
 80015ba:	ab03      	add	r3, sp, #12
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	462a      	mov	r2, r5
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <_svfiprintf_r+0x1f8>)
 80015c2:	a904      	add	r1, sp, #16
 80015c4:	4638      	mov	r0, r7
 80015c6:	f3af 8000 	nop.w
 80015ca:	1c42      	adds	r2, r0, #1
 80015cc:	4606      	mov	r6, r0
 80015ce:	d1d6      	bne.n	800157e <_svfiprintf_r+0x176>
 80015d0:	89ab      	ldrh	r3, [r5, #12]
 80015d2:	065b      	lsls	r3, r3, #25
 80015d4:	f53f af2c 	bmi.w	8001430 <_svfiprintf_r+0x28>
 80015d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80015da:	b01d      	add	sp, #116	; 0x74
 80015dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015e0:	ab03      	add	r3, sp, #12
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	462a      	mov	r2, r5
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <_svfiprintf_r+0x1f8>)
 80015e8:	a904      	add	r1, sp, #16
 80015ea:	4638      	mov	r0, r7
 80015ec:	f000 f87a 	bl	80016e4 <_printf_i>
 80015f0:	e7eb      	b.n	80015ca <_svfiprintf_r+0x1c2>
 80015f2:	bf00      	nop
 80015f4:	08001c14 	.word	0x08001c14
 80015f8:	08001c1e 	.word	0x08001c1e
 80015fc:	00000000 	.word	0x00000000
 8001600:	08001351 	.word	0x08001351
 8001604:	08001c1a 	.word	0x08001c1a

08001608 <_printf_common>:
 8001608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800160c:	4616      	mov	r6, r2
 800160e:	4699      	mov	r9, r3
 8001610:	688a      	ldr	r2, [r1, #8]
 8001612:	690b      	ldr	r3, [r1, #16]
 8001614:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001618:	4293      	cmp	r3, r2
 800161a:	bfb8      	it	lt
 800161c:	4613      	movlt	r3, r2
 800161e:	6033      	str	r3, [r6, #0]
 8001620:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001624:	4607      	mov	r7, r0
 8001626:	460c      	mov	r4, r1
 8001628:	b10a      	cbz	r2, 800162e <_printf_common+0x26>
 800162a:	3301      	adds	r3, #1
 800162c:	6033      	str	r3, [r6, #0]
 800162e:	6823      	ldr	r3, [r4, #0]
 8001630:	0699      	lsls	r1, r3, #26
 8001632:	bf42      	ittt	mi
 8001634:	6833      	ldrmi	r3, [r6, #0]
 8001636:	3302      	addmi	r3, #2
 8001638:	6033      	strmi	r3, [r6, #0]
 800163a:	6825      	ldr	r5, [r4, #0]
 800163c:	f015 0506 	ands.w	r5, r5, #6
 8001640:	d106      	bne.n	8001650 <_printf_common+0x48>
 8001642:	f104 0a19 	add.w	sl, r4, #25
 8001646:	68e3      	ldr	r3, [r4, #12]
 8001648:	6832      	ldr	r2, [r6, #0]
 800164a:	1a9b      	subs	r3, r3, r2
 800164c:	42ab      	cmp	r3, r5
 800164e:	dc26      	bgt.n	800169e <_printf_common+0x96>
 8001650:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001654:	1e13      	subs	r3, r2, #0
 8001656:	6822      	ldr	r2, [r4, #0]
 8001658:	bf18      	it	ne
 800165a:	2301      	movne	r3, #1
 800165c:	0692      	lsls	r2, r2, #26
 800165e:	d42b      	bmi.n	80016b8 <_printf_common+0xb0>
 8001660:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001664:	4649      	mov	r1, r9
 8001666:	4638      	mov	r0, r7
 8001668:	47c0      	blx	r8
 800166a:	3001      	adds	r0, #1
 800166c:	d01e      	beq.n	80016ac <_printf_common+0xa4>
 800166e:	6823      	ldr	r3, [r4, #0]
 8001670:	68e5      	ldr	r5, [r4, #12]
 8001672:	6832      	ldr	r2, [r6, #0]
 8001674:	f003 0306 	and.w	r3, r3, #6
 8001678:	2b04      	cmp	r3, #4
 800167a:	bf08      	it	eq
 800167c:	1aad      	subeq	r5, r5, r2
 800167e:	68a3      	ldr	r3, [r4, #8]
 8001680:	6922      	ldr	r2, [r4, #16]
 8001682:	bf0c      	ite	eq
 8001684:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001688:	2500      	movne	r5, #0
 800168a:	4293      	cmp	r3, r2
 800168c:	bfc4      	itt	gt
 800168e:	1a9b      	subgt	r3, r3, r2
 8001690:	18ed      	addgt	r5, r5, r3
 8001692:	2600      	movs	r6, #0
 8001694:	341a      	adds	r4, #26
 8001696:	42b5      	cmp	r5, r6
 8001698:	d11a      	bne.n	80016d0 <_printf_common+0xc8>
 800169a:	2000      	movs	r0, #0
 800169c:	e008      	b.n	80016b0 <_printf_common+0xa8>
 800169e:	2301      	movs	r3, #1
 80016a0:	4652      	mov	r2, sl
 80016a2:	4649      	mov	r1, r9
 80016a4:	4638      	mov	r0, r7
 80016a6:	47c0      	blx	r8
 80016a8:	3001      	adds	r0, #1
 80016aa:	d103      	bne.n	80016b4 <_printf_common+0xac>
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295
 80016b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80016b4:	3501      	adds	r5, #1
 80016b6:	e7c6      	b.n	8001646 <_printf_common+0x3e>
 80016b8:	18e1      	adds	r1, r4, r3
 80016ba:	1c5a      	adds	r2, r3, #1
 80016bc:	2030      	movs	r0, #48	; 0x30
 80016be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80016c2:	4422      	add	r2, r4
 80016c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80016c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80016cc:	3302      	adds	r3, #2
 80016ce:	e7c7      	b.n	8001660 <_printf_common+0x58>
 80016d0:	2301      	movs	r3, #1
 80016d2:	4622      	mov	r2, r4
 80016d4:	4649      	mov	r1, r9
 80016d6:	4638      	mov	r0, r7
 80016d8:	47c0      	blx	r8
 80016da:	3001      	adds	r0, #1
 80016dc:	d0e6      	beq.n	80016ac <_printf_common+0xa4>
 80016de:	3601      	adds	r6, #1
 80016e0:	e7d9      	b.n	8001696 <_printf_common+0x8e>
	...

080016e4 <_printf_i>:
 80016e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80016e8:	7e0f      	ldrb	r7, [r1, #24]
 80016ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80016ec:	2f78      	cmp	r7, #120	; 0x78
 80016ee:	4691      	mov	r9, r2
 80016f0:	4680      	mov	r8, r0
 80016f2:	460c      	mov	r4, r1
 80016f4:	469a      	mov	sl, r3
 80016f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80016fa:	d807      	bhi.n	800170c <_printf_i+0x28>
 80016fc:	2f62      	cmp	r7, #98	; 0x62
 80016fe:	d80a      	bhi.n	8001716 <_printf_i+0x32>
 8001700:	2f00      	cmp	r7, #0
 8001702:	f000 80d8 	beq.w	80018b6 <_printf_i+0x1d2>
 8001706:	2f58      	cmp	r7, #88	; 0x58
 8001708:	f000 80a3 	beq.w	8001852 <_printf_i+0x16e>
 800170c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001710:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001714:	e03a      	b.n	800178c <_printf_i+0xa8>
 8001716:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800171a:	2b15      	cmp	r3, #21
 800171c:	d8f6      	bhi.n	800170c <_printf_i+0x28>
 800171e:	a101      	add	r1, pc, #4	; (adr r1, 8001724 <_printf_i+0x40>)
 8001720:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001724:	0800177d 	.word	0x0800177d
 8001728:	08001791 	.word	0x08001791
 800172c:	0800170d 	.word	0x0800170d
 8001730:	0800170d 	.word	0x0800170d
 8001734:	0800170d 	.word	0x0800170d
 8001738:	0800170d 	.word	0x0800170d
 800173c:	08001791 	.word	0x08001791
 8001740:	0800170d 	.word	0x0800170d
 8001744:	0800170d 	.word	0x0800170d
 8001748:	0800170d 	.word	0x0800170d
 800174c:	0800170d 	.word	0x0800170d
 8001750:	0800189d 	.word	0x0800189d
 8001754:	080017c1 	.word	0x080017c1
 8001758:	0800187f 	.word	0x0800187f
 800175c:	0800170d 	.word	0x0800170d
 8001760:	0800170d 	.word	0x0800170d
 8001764:	080018bf 	.word	0x080018bf
 8001768:	0800170d 	.word	0x0800170d
 800176c:	080017c1 	.word	0x080017c1
 8001770:	0800170d 	.word	0x0800170d
 8001774:	0800170d 	.word	0x0800170d
 8001778:	08001887 	.word	0x08001887
 800177c:	682b      	ldr	r3, [r5, #0]
 800177e:	1d1a      	adds	r2, r3, #4
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	602a      	str	r2, [r5, #0]
 8001784:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001788:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800178c:	2301      	movs	r3, #1
 800178e:	e0a3      	b.n	80018d8 <_printf_i+0x1f4>
 8001790:	6820      	ldr	r0, [r4, #0]
 8001792:	6829      	ldr	r1, [r5, #0]
 8001794:	0606      	lsls	r6, r0, #24
 8001796:	f101 0304 	add.w	r3, r1, #4
 800179a:	d50a      	bpl.n	80017b2 <_printf_i+0xce>
 800179c:	680e      	ldr	r6, [r1, #0]
 800179e:	602b      	str	r3, [r5, #0]
 80017a0:	2e00      	cmp	r6, #0
 80017a2:	da03      	bge.n	80017ac <_printf_i+0xc8>
 80017a4:	232d      	movs	r3, #45	; 0x2d
 80017a6:	4276      	negs	r6, r6
 80017a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80017ac:	485e      	ldr	r0, [pc, #376]	; (8001928 <_printf_i+0x244>)
 80017ae:	230a      	movs	r3, #10
 80017b0:	e019      	b.n	80017e6 <_printf_i+0x102>
 80017b2:	680e      	ldr	r6, [r1, #0]
 80017b4:	602b      	str	r3, [r5, #0]
 80017b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80017ba:	bf18      	it	ne
 80017bc:	b236      	sxthne	r6, r6
 80017be:	e7ef      	b.n	80017a0 <_printf_i+0xbc>
 80017c0:	682b      	ldr	r3, [r5, #0]
 80017c2:	6820      	ldr	r0, [r4, #0]
 80017c4:	1d19      	adds	r1, r3, #4
 80017c6:	6029      	str	r1, [r5, #0]
 80017c8:	0601      	lsls	r1, r0, #24
 80017ca:	d501      	bpl.n	80017d0 <_printf_i+0xec>
 80017cc:	681e      	ldr	r6, [r3, #0]
 80017ce:	e002      	b.n	80017d6 <_printf_i+0xf2>
 80017d0:	0646      	lsls	r6, r0, #25
 80017d2:	d5fb      	bpl.n	80017cc <_printf_i+0xe8>
 80017d4:	881e      	ldrh	r6, [r3, #0]
 80017d6:	4854      	ldr	r0, [pc, #336]	; (8001928 <_printf_i+0x244>)
 80017d8:	2f6f      	cmp	r7, #111	; 0x6f
 80017da:	bf0c      	ite	eq
 80017dc:	2308      	moveq	r3, #8
 80017de:	230a      	movne	r3, #10
 80017e0:	2100      	movs	r1, #0
 80017e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80017e6:	6865      	ldr	r5, [r4, #4]
 80017e8:	60a5      	str	r5, [r4, #8]
 80017ea:	2d00      	cmp	r5, #0
 80017ec:	bfa2      	ittt	ge
 80017ee:	6821      	ldrge	r1, [r4, #0]
 80017f0:	f021 0104 	bicge.w	r1, r1, #4
 80017f4:	6021      	strge	r1, [r4, #0]
 80017f6:	b90e      	cbnz	r6, 80017fc <_printf_i+0x118>
 80017f8:	2d00      	cmp	r5, #0
 80017fa:	d04d      	beq.n	8001898 <_printf_i+0x1b4>
 80017fc:	4615      	mov	r5, r2
 80017fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8001802:	fb03 6711 	mls	r7, r3, r1, r6
 8001806:	5dc7      	ldrb	r7, [r0, r7]
 8001808:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800180c:	4637      	mov	r7, r6
 800180e:	42bb      	cmp	r3, r7
 8001810:	460e      	mov	r6, r1
 8001812:	d9f4      	bls.n	80017fe <_printf_i+0x11a>
 8001814:	2b08      	cmp	r3, #8
 8001816:	d10b      	bne.n	8001830 <_printf_i+0x14c>
 8001818:	6823      	ldr	r3, [r4, #0]
 800181a:	07de      	lsls	r6, r3, #31
 800181c:	d508      	bpl.n	8001830 <_printf_i+0x14c>
 800181e:	6923      	ldr	r3, [r4, #16]
 8001820:	6861      	ldr	r1, [r4, #4]
 8001822:	4299      	cmp	r1, r3
 8001824:	bfde      	ittt	le
 8001826:	2330      	movle	r3, #48	; 0x30
 8001828:	f805 3c01 	strble.w	r3, [r5, #-1]
 800182c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001830:	1b52      	subs	r2, r2, r5
 8001832:	6122      	str	r2, [r4, #16]
 8001834:	f8cd a000 	str.w	sl, [sp]
 8001838:	464b      	mov	r3, r9
 800183a:	aa03      	add	r2, sp, #12
 800183c:	4621      	mov	r1, r4
 800183e:	4640      	mov	r0, r8
 8001840:	f7ff fee2 	bl	8001608 <_printf_common>
 8001844:	3001      	adds	r0, #1
 8001846:	d14c      	bne.n	80018e2 <_printf_i+0x1fe>
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	b004      	add	sp, #16
 800184e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001852:	4835      	ldr	r0, [pc, #212]	; (8001928 <_printf_i+0x244>)
 8001854:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001858:	6829      	ldr	r1, [r5, #0]
 800185a:	6823      	ldr	r3, [r4, #0]
 800185c:	f851 6b04 	ldr.w	r6, [r1], #4
 8001860:	6029      	str	r1, [r5, #0]
 8001862:	061d      	lsls	r5, r3, #24
 8001864:	d514      	bpl.n	8001890 <_printf_i+0x1ac>
 8001866:	07df      	lsls	r7, r3, #31
 8001868:	bf44      	itt	mi
 800186a:	f043 0320 	orrmi.w	r3, r3, #32
 800186e:	6023      	strmi	r3, [r4, #0]
 8001870:	b91e      	cbnz	r6, 800187a <_printf_i+0x196>
 8001872:	6823      	ldr	r3, [r4, #0]
 8001874:	f023 0320 	bic.w	r3, r3, #32
 8001878:	6023      	str	r3, [r4, #0]
 800187a:	2310      	movs	r3, #16
 800187c:	e7b0      	b.n	80017e0 <_printf_i+0xfc>
 800187e:	6823      	ldr	r3, [r4, #0]
 8001880:	f043 0320 	orr.w	r3, r3, #32
 8001884:	6023      	str	r3, [r4, #0]
 8001886:	2378      	movs	r3, #120	; 0x78
 8001888:	4828      	ldr	r0, [pc, #160]	; (800192c <_printf_i+0x248>)
 800188a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800188e:	e7e3      	b.n	8001858 <_printf_i+0x174>
 8001890:	0659      	lsls	r1, r3, #25
 8001892:	bf48      	it	mi
 8001894:	b2b6      	uxthmi	r6, r6
 8001896:	e7e6      	b.n	8001866 <_printf_i+0x182>
 8001898:	4615      	mov	r5, r2
 800189a:	e7bb      	b.n	8001814 <_printf_i+0x130>
 800189c:	682b      	ldr	r3, [r5, #0]
 800189e:	6826      	ldr	r6, [r4, #0]
 80018a0:	6961      	ldr	r1, [r4, #20]
 80018a2:	1d18      	adds	r0, r3, #4
 80018a4:	6028      	str	r0, [r5, #0]
 80018a6:	0635      	lsls	r5, r6, #24
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	d501      	bpl.n	80018b0 <_printf_i+0x1cc>
 80018ac:	6019      	str	r1, [r3, #0]
 80018ae:	e002      	b.n	80018b6 <_printf_i+0x1d2>
 80018b0:	0670      	lsls	r0, r6, #25
 80018b2:	d5fb      	bpl.n	80018ac <_printf_i+0x1c8>
 80018b4:	8019      	strh	r1, [r3, #0]
 80018b6:	2300      	movs	r3, #0
 80018b8:	6123      	str	r3, [r4, #16]
 80018ba:	4615      	mov	r5, r2
 80018bc:	e7ba      	b.n	8001834 <_printf_i+0x150>
 80018be:	682b      	ldr	r3, [r5, #0]
 80018c0:	1d1a      	adds	r2, r3, #4
 80018c2:	602a      	str	r2, [r5, #0]
 80018c4:	681d      	ldr	r5, [r3, #0]
 80018c6:	6862      	ldr	r2, [r4, #4]
 80018c8:	2100      	movs	r1, #0
 80018ca:	4628      	mov	r0, r5
 80018cc:	f7fe fc88 	bl	80001e0 <memchr>
 80018d0:	b108      	cbz	r0, 80018d6 <_printf_i+0x1f2>
 80018d2:	1b40      	subs	r0, r0, r5
 80018d4:	6060      	str	r0, [r4, #4]
 80018d6:	6863      	ldr	r3, [r4, #4]
 80018d8:	6123      	str	r3, [r4, #16]
 80018da:	2300      	movs	r3, #0
 80018dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80018e0:	e7a8      	b.n	8001834 <_printf_i+0x150>
 80018e2:	6923      	ldr	r3, [r4, #16]
 80018e4:	462a      	mov	r2, r5
 80018e6:	4649      	mov	r1, r9
 80018e8:	4640      	mov	r0, r8
 80018ea:	47d0      	blx	sl
 80018ec:	3001      	adds	r0, #1
 80018ee:	d0ab      	beq.n	8001848 <_printf_i+0x164>
 80018f0:	6823      	ldr	r3, [r4, #0]
 80018f2:	079b      	lsls	r3, r3, #30
 80018f4:	d413      	bmi.n	800191e <_printf_i+0x23a>
 80018f6:	68e0      	ldr	r0, [r4, #12]
 80018f8:	9b03      	ldr	r3, [sp, #12]
 80018fa:	4298      	cmp	r0, r3
 80018fc:	bfb8      	it	lt
 80018fe:	4618      	movlt	r0, r3
 8001900:	e7a4      	b.n	800184c <_printf_i+0x168>
 8001902:	2301      	movs	r3, #1
 8001904:	4632      	mov	r2, r6
 8001906:	4649      	mov	r1, r9
 8001908:	4640      	mov	r0, r8
 800190a:	47d0      	blx	sl
 800190c:	3001      	adds	r0, #1
 800190e:	d09b      	beq.n	8001848 <_printf_i+0x164>
 8001910:	3501      	adds	r5, #1
 8001912:	68e3      	ldr	r3, [r4, #12]
 8001914:	9903      	ldr	r1, [sp, #12]
 8001916:	1a5b      	subs	r3, r3, r1
 8001918:	42ab      	cmp	r3, r5
 800191a:	dcf2      	bgt.n	8001902 <_printf_i+0x21e>
 800191c:	e7eb      	b.n	80018f6 <_printf_i+0x212>
 800191e:	2500      	movs	r5, #0
 8001920:	f104 0619 	add.w	r6, r4, #25
 8001924:	e7f5      	b.n	8001912 <_printf_i+0x22e>
 8001926:	bf00      	nop
 8001928:	08001c25 	.word	0x08001c25
 800192c:	08001c36 	.word	0x08001c36

08001930 <memcpy>:
 8001930:	440a      	add	r2, r1
 8001932:	4291      	cmp	r1, r2
 8001934:	f100 33ff 	add.w	r3, r0, #4294967295
 8001938:	d100      	bne.n	800193c <memcpy+0xc>
 800193a:	4770      	bx	lr
 800193c:	b510      	push	{r4, lr}
 800193e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001942:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001946:	4291      	cmp	r1, r2
 8001948:	d1f9      	bne.n	800193e <memcpy+0xe>
 800194a:	bd10      	pop	{r4, pc}

0800194c <memmove>:
 800194c:	4288      	cmp	r0, r1
 800194e:	b510      	push	{r4, lr}
 8001950:	eb01 0402 	add.w	r4, r1, r2
 8001954:	d902      	bls.n	800195c <memmove+0x10>
 8001956:	4284      	cmp	r4, r0
 8001958:	4623      	mov	r3, r4
 800195a:	d807      	bhi.n	800196c <memmove+0x20>
 800195c:	1e43      	subs	r3, r0, #1
 800195e:	42a1      	cmp	r1, r4
 8001960:	d008      	beq.n	8001974 <memmove+0x28>
 8001962:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001966:	f803 2f01 	strb.w	r2, [r3, #1]!
 800196a:	e7f8      	b.n	800195e <memmove+0x12>
 800196c:	4402      	add	r2, r0
 800196e:	4601      	mov	r1, r0
 8001970:	428a      	cmp	r2, r1
 8001972:	d100      	bne.n	8001976 <memmove+0x2a>
 8001974:	bd10      	pop	{r4, pc}
 8001976:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800197a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800197e:	e7f7      	b.n	8001970 <memmove+0x24>

08001980 <_free_r>:
 8001980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001982:	2900      	cmp	r1, #0
 8001984:	d044      	beq.n	8001a10 <_free_r+0x90>
 8001986:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800198a:	9001      	str	r0, [sp, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	f1a1 0404 	sub.w	r4, r1, #4
 8001992:	bfb8      	it	lt
 8001994:	18e4      	addlt	r4, r4, r3
 8001996:	f000 f913 	bl	8001bc0 <__malloc_lock>
 800199a:	4a1e      	ldr	r2, [pc, #120]	; (8001a14 <_free_r+0x94>)
 800199c:	9801      	ldr	r0, [sp, #4]
 800199e:	6813      	ldr	r3, [r2, #0]
 80019a0:	b933      	cbnz	r3, 80019b0 <_free_r+0x30>
 80019a2:	6063      	str	r3, [r4, #4]
 80019a4:	6014      	str	r4, [r2, #0]
 80019a6:	b003      	add	sp, #12
 80019a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80019ac:	f000 b90e 	b.w	8001bcc <__malloc_unlock>
 80019b0:	42a3      	cmp	r3, r4
 80019b2:	d908      	bls.n	80019c6 <_free_r+0x46>
 80019b4:	6825      	ldr	r5, [r4, #0]
 80019b6:	1961      	adds	r1, r4, r5
 80019b8:	428b      	cmp	r3, r1
 80019ba:	bf01      	itttt	eq
 80019bc:	6819      	ldreq	r1, [r3, #0]
 80019be:	685b      	ldreq	r3, [r3, #4]
 80019c0:	1949      	addeq	r1, r1, r5
 80019c2:	6021      	streq	r1, [r4, #0]
 80019c4:	e7ed      	b.n	80019a2 <_free_r+0x22>
 80019c6:	461a      	mov	r2, r3
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	b10b      	cbz	r3, 80019d0 <_free_r+0x50>
 80019cc:	42a3      	cmp	r3, r4
 80019ce:	d9fa      	bls.n	80019c6 <_free_r+0x46>
 80019d0:	6811      	ldr	r1, [r2, #0]
 80019d2:	1855      	adds	r5, r2, r1
 80019d4:	42a5      	cmp	r5, r4
 80019d6:	d10b      	bne.n	80019f0 <_free_r+0x70>
 80019d8:	6824      	ldr	r4, [r4, #0]
 80019da:	4421      	add	r1, r4
 80019dc:	1854      	adds	r4, r2, r1
 80019de:	42a3      	cmp	r3, r4
 80019e0:	6011      	str	r1, [r2, #0]
 80019e2:	d1e0      	bne.n	80019a6 <_free_r+0x26>
 80019e4:	681c      	ldr	r4, [r3, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	6053      	str	r3, [r2, #4]
 80019ea:	4421      	add	r1, r4
 80019ec:	6011      	str	r1, [r2, #0]
 80019ee:	e7da      	b.n	80019a6 <_free_r+0x26>
 80019f0:	d902      	bls.n	80019f8 <_free_r+0x78>
 80019f2:	230c      	movs	r3, #12
 80019f4:	6003      	str	r3, [r0, #0]
 80019f6:	e7d6      	b.n	80019a6 <_free_r+0x26>
 80019f8:	6825      	ldr	r5, [r4, #0]
 80019fa:	1961      	adds	r1, r4, r5
 80019fc:	428b      	cmp	r3, r1
 80019fe:	bf04      	itt	eq
 8001a00:	6819      	ldreq	r1, [r3, #0]
 8001a02:	685b      	ldreq	r3, [r3, #4]
 8001a04:	6063      	str	r3, [r4, #4]
 8001a06:	bf04      	itt	eq
 8001a08:	1949      	addeq	r1, r1, r5
 8001a0a:	6021      	streq	r1, [r4, #0]
 8001a0c:	6054      	str	r4, [r2, #4]
 8001a0e:	e7ca      	b.n	80019a6 <_free_r+0x26>
 8001a10:	b003      	add	sp, #12
 8001a12:	bd30      	pop	{r4, r5, pc}
 8001a14:	200001a0 	.word	0x200001a0

08001a18 <sbrk_aligned>:
 8001a18:	b570      	push	{r4, r5, r6, lr}
 8001a1a:	4e0e      	ldr	r6, [pc, #56]	; (8001a54 <sbrk_aligned+0x3c>)
 8001a1c:	460c      	mov	r4, r1
 8001a1e:	6831      	ldr	r1, [r6, #0]
 8001a20:	4605      	mov	r5, r0
 8001a22:	b911      	cbnz	r1, 8001a2a <sbrk_aligned+0x12>
 8001a24:	f000 f8bc 	bl	8001ba0 <_sbrk_r>
 8001a28:	6030      	str	r0, [r6, #0]
 8001a2a:	4621      	mov	r1, r4
 8001a2c:	4628      	mov	r0, r5
 8001a2e:	f000 f8b7 	bl	8001ba0 <_sbrk_r>
 8001a32:	1c43      	adds	r3, r0, #1
 8001a34:	d00a      	beq.n	8001a4c <sbrk_aligned+0x34>
 8001a36:	1cc4      	adds	r4, r0, #3
 8001a38:	f024 0403 	bic.w	r4, r4, #3
 8001a3c:	42a0      	cmp	r0, r4
 8001a3e:	d007      	beq.n	8001a50 <sbrk_aligned+0x38>
 8001a40:	1a21      	subs	r1, r4, r0
 8001a42:	4628      	mov	r0, r5
 8001a44:	f000 f8ac 	bl	8001ba0 <_sbrk_r>
 8001a48:	3001      	adds	r0, #1
 8001a4a:	d101      	bne.n	8001a50 <sbrk_aligned+0x38>
 8001a4c:	f04f 34ff 	mov.w	r4, #4294967295
 8001a50:	4620      	mov	r0, r4
 8001a52:	bd70      	pop	{r4, r5, r6, pc}
 8001a54:	200001a4 	.word	0x200001a4

08001a58 <_malloc_r>:
 8001a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a5c:	1ccd      	adds	r5, r1, #3
 8001a5e:	f025 0503 	bic.w	r5, r5, #3
 8001a62:	3508      	adds	r5, #8
 8001a64:	2d0c      	cmp	r5, #12
 8001a66:	bf38      	it	cc
 8001a68:	250c      	movcc	r5, #12
 8001a6a:	2d00      	cmp	r5, #0
 8001a6c:	4607      	mov	r7, r0
 8001a6e:	db01      	blt.n	8001a74 <_malloc_r+0x1c>
 8001a70:	42a9      	cmp	r1, r5
 8001a72:	d905      	bls.n	8001a80 <_malloc_r+0x28>
 8001a74:	230c      	movs	r3, #12
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	2600      	movs	r6, #0
 8001a7a:	4630      	mov	r0, r6
 8001a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a80:	4e2e      	ldr	r6, [pc, #184]	; (8001b3c <_malloc_r+0xe4>)
 8001a82:	f000 f89d 	bl	8001bc0 <__malloc_lock>
 8001a86:	6833      	ldr	r3, [r6, #0]
 8001a88:	461c      	mov	r4, r3
 8001a8a:	bb34      	cbnz	r4, 8001ada <_malloc_r+0x82>
 8001a8c:	4629      	mov	r1, r5
 8001a8e:	4638      	mov	r0, r7
 8001a90:	f7ff ffc2 	bl	8001a18 <sbrk_aligned>
 8001a94:	1c43      	adds	r3, r0, #1
 8001a96:	4604      	mov	r4, r0
 8001a98:	d14d      	bne.n	8001b36 <_malloc_r+0xde>
 8001a9a:	6834      	ldr	r4, [r6, #0]
 8001a9c:	4626      	mov	r6, r4
 8001a9e:	2e00      	cmp	r6, #0
 8001aa0:	d140      	bne.n	8001b24 <_malloc_r+0xcc>
 8001aa2:	6823      	ldr	r3, [r4, #0]
 8001aa4:	4631      	mov	r1, r6
 8001aa6:	4638      	mov	r0, r7
 8001aa8:	eb04 0803 	add.w	r8, r4, r3
 8001aac:	f000 f878 	bl	8001ba0 <_sbrk_r>
 8001ab0:	4580      	cmp	r8, r0
 8001ab2:	d13a      	bne.n	8001b2a <_malloc_r+0xd2>
 8001ab4:	6821      	ldr	r1, [r4, #0]
 8001ab6:	3503      	adds	r5, #3
 8001ab8:	1a6d      	subs	r5, r5, r1
 8001aba:	f025 0503 	bic.w	r5, r5, #3
 8001abe:	3508      	adds	r5, #8
 8001ac0:	2d0c      	cmp	r5, #12
 8001ac2:	bf38      	it	cc
 8001ac4:	250c      	movcc	r5, #12
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	4638      	mov	r0, r7
 8001aca:	f7ff ffa5 	bl	8001a18 <sbrk_aligned>
 8001ace:	3001      	adds	r0, #1
 8001ad0:	d02b      	beq.n	8001b2a <_malloc_r+0xd2>
 8001ad2:	6823      	ldr	r3, [r4, #0]
 8001ad4:	442b      	add	r3, r5
 8001ad6:	6023      	str	r3, [r4, #0]
 8001ad8:	e00e      	b.n	8001af8 <_malloc_r+0xa0>
 8001ada:	6822      	ldr	r2, [r4, #0]
 8001adc:	1b52      	subs	r2, r2, r5
 8001ade:	d41e      	bmi.n	8001b1e <_malloc_r+0xc6>
 8001ae0:	2a0b      	cmp	r2, #11
 8001ae2:	d916      	bls.n	8001b12 <_malloc_r+0xba>
 8001ae4:	1961      	adds	r1, r4, r5
 8001ae6:	42a3      	cmp	r3, r4
 8001ae8:	6025      	str	r5, [r4, #0]
 8001aea:	bf18      	it	ne
 8001aec:	6059      	strne	r1, [r3, #4]
 8001aee:	6863      	ldr	r3, [r4, #4]
 8001af0:	bf08      	it	eq
 8001af2:	6031      	streq	r1, [r6, #0]
 8001af4:	5162      	str	r2, [r4, r5]
 8001af6:	604b      	str	r3, [r1, #4]
 8001af8:	4638      	mov	r0, r7
 8001afa:	f104 060b 	add.w	r6, r4, #11
 8001afe:	f000 f865 	bl	8001bcc <__malloc_unlock>
 8001b02:	f026 0607 	bic.w	r6, r6, #7
 8001b06:	1d23      	adds	r3, r4, #4
 8001b08:	1af2      	subs	r2, r6, r3
 8001b0a:	d0b6      	beq.n	8001a7a <_malloc_r+0x22>
 8001b0c:	1b9b      	subs	r3, r3, r6
 8001b0e:	50a3      	str	r3, [r4, r2]
 8001b10:	e7b3      	b.n	8001a7a <_malloc_r+0x22>
 8001b12:	6862      	ldr	r2, [r4, #4]
 8001b14:	42a3      	cmp	r3, r4
 8001b16:	bf0c      	ite	eq
 8001b18:	6032      	streq	r2, [r6, #0]
 8001b1a:	605a      	strne	r2, [r3, #4]
 8001b1c:	e7ec      	b.n	8001af8 <_malloc_r+0xa0>
 8001b1e:	4623      	mov	r3, r4
 8001b20:	6864      	ldr	r4, [r4, #4]
 8001b22:	e7b2      	b.n	8001a8a <_malloc_r+0x32>
 8001b24:	4634      	mov	r4, r6
 8001b26:	6876      	ldr	r6, [r6, #4]
 8001b28:	e7b9      	b.n	8001a9e <_malloc_r+0x46>
 8001b2a:	230c      	movs	r3, #12
 8001b2c:	603b      	str	r3, [r7, #0]
 8001b2e:	4638      	mov	r0, r7
 8001b30:	f000 f84c 	bl	8001bcc <__malloc_unlock>
 8001b34:	e7a1      	b.n	8001a7a <_malloc_r+0x22>
 8001b36:	6025      	str	r5, [r4, #0]
 8001b38:	e7de      	b.n	8001af8 <_malloc_r+0xa0>
 8001b3a:	bf00      	nop
 8001b3c:	200001a0 	.word	0x200001a0

08001b40 <_realloc_r>:
 8001b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b44:	4680      	mov	r8, r0
 8001b46:	4614      	mov	r4, r2
 8001b48:	460e      	mov	r6, r1
 8001b4a:	b921      	cbnz	r1, 8001b56 <_realloc_r+0x16>
 8001b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001b50:	4611      	mov	r1, r2
 8001b52:	f7ff bf81 	b.w	8001a58 <_malloc_r>
 8001b56:	b92a      	cbnz	r2, 8001b64 <_realloc_r+0x24>
 8001b58:	f7ff ff12 	bl	8001980 <_free_r>
 8001b5c:	4625      	mov	r5, r4
 8001b5e:	4628      	mov	r0, r5
 8001b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b64:	f000 f838 	bl	8001bd8 <_malloc_usable_size_r>
 8001b68:	4284      	cmp	r4, r0
 8001b6a:	4607      	mov	r7, r0
 8001b6c:	d802      	bhi.n	8001b74 <_realloc_r+0x34>
 8001b6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001b72:	d812      	bhi.n	8001b9a <_realloc_r+0x5a>
 8001b74:	4621      	mov	r1, r4
 8001b76:	4640      	mov	r0, r8
 8001b78:	f7ff ff6e 	bl	8001a58 <_malloc_r>
 8001b7c:	4605      	mov	r5, r0
 8001b7e:	2800      	cmp	r0, #0
 8001b80:	d0ed      	beq.n	8001b5e <_realloc_r+0x1e>
 8001b82:	42bc      	cmp	r4, r7
 8001b84:	4622      	mov	r2, r4
 8001b86:	4631      	mov	r1, r6
 8001b88:	bf28      	it	cs
 8001b8a:	463a      	movcs	r2, r7
 8001b8c:	f7ff fed0 	bl	8001930 <memcpy>
 8001b90:	4631      	mov	r1, r6
 8001b92:	4640      	mov	r0, r8
 8001b94:	f7ff fef4 	bl	8001980 <_free_r>
 8001b98:	e7e1      	b.n	8001b5e <_realloc_r+0x1e>
 8001b9a:	4635      	mov	r5, r6
 8001b9c:	e7df      	b.n	8001b5e <_realloc_r+0x1e>
	...

08001ba0 <_sbrk_r>:
 8001ba0:	b538      	push	{r3, r4, r5, lr}
 8001ba2:	4d06      	ldr	r5, [pc, #24]	; (8001bbc <_sbrk_r+0x1c>)
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	4604      	mov	r4, r0
 8001ba8:	4608      	mov	r0, r1
 8001baa:	602b      	str	r3, [r5, #0]
 8001bac:	f7ff fb26 	bl	80011fc <_sbrk>
 8001bb0:	1c43      	adds	r3, r0, #1
 8001bb2:	d102      	bne.n	8001bba <_sbrk_r+0x1a>
 8001bb4:	682b      	ldr	r3, [r5, #0]
 8001bb6:	b103      	cbz	r3, 8001bba <_sbrk_r+0x1a>
 8001bb8:	6023      	str	r3, [r4, #0]
 8001bba:	bd38      	pop	{r3, r4, r5, pc}
 8001bbc:	200001a8 	.word	0x200001a8

08001bc0 <__malloc_lock>:
 8001bc0:	4801      	ldr	r0, [pc, #4]	; (8001bc8 <__malloc_lock+0x8>)
 8001bc2:	f000 b811 	b.w	8001be8 <__retarget_lock_acquire_recursive>
 8001bc6:	bf00      	nop
 8001bc8:	200001ac 	.word	0x200001ac

08001bcc <__malloc_unlock>:
 8001bcc:	4801      	ldr	r0, [pc, #4]	; (8001bd4 <__malloc_unlock+0x8>)
 8001bce:	f000 b80c 	b.w	8001bea <__retarget_lock_release_recursive>
 8001bd2:	bf00      	nop
 8001bd4:	200001ac 	.word	0x200001ac

08001bd8 <_malloc_usable_size_r>:
 8001bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001bdc:	1f18      	subs	r0, r3, #4
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	bfbc      	itt	lt
 8001be2:	580b      	ldrlt	r3, [r1, r0]
 8001be4:	18c0      	addlt	r0, r0, r3
 8001be6:	4770      	bx	lr

08001be8 <__retarget_lock_acquire_recursive>:
 8001be8:	4770      	bx	lr

08001bea <__retarget_lock_release_recursive>:
 8001bea:	4770      	bx	lr

08001bec <_init>:
 8001bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bee:	bf00      	nop
 8001bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bf2:	bc08      	pop	{r3}
 8001bf4:	469e      	mov	lr, r3
 8001bf6:	4770      	bx	lr

08001bf8 <_fini>:
 8001bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bfa:	bf00      	nop
 8001bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bfe:	bc08      	pop	{r3}
 8001c00:	469e      	mov	lr, r3
 8001c02:	4770      	bx	lr
