############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle CTRL_BUS "conv_batch_relu_max_layer"
set_directive_interface -mode m_axi -depth 116 "conv_batch_relu_max_layer" mem
set_directive_interface -mode s_axilite -bundle CTRL_BUS "conv_batch_relu_max_layer" params_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "conv_batch_relu_max_layer" mem_0_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "conv_batch_relu_max_layer" mem_1_offset
set_directive_interface -mode s_axilite -bundle CTRL_BUS "conv_batch_relu_max_layer" conv_params
set_directive_interface -mode s_axilite -bundle CTRL_BUS "conv_batch_relu_max_layer" max_pool_params
