

================================================================
== Vivado HLS Report for 'stream_in_row_4'
================================================================
* Date:           Tue May 10 21:15:01 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.170 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       84| 4.000 ns | 0.336 us |    1|   84|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       82|       82|         3|          1|          1|    81|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([324 x i128]* %row_buffer_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rowBufferIdx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rowBufferIdx_V)"   --->   Operation 8 'read' 'rowBufferIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)"   --->   Operation 9 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader119.preheader" [./src/conv2d_DSPopt.hpp:24]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V_read to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 11 'zext' 'zext_ln321' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.17ns)   --->   "%mul_ln321 = mul i9 %zext_ln321, 81" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 12 'mul' 'mul_ln321' <Predicate = (!skip_flag_read)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "br label %.preheader.0" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 13 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%v2_V_0 = phi i64 [ %reg_V_0, %hls_label_26_end ], [ 0, %.preheader119.preheader ]" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 14 'phi' 'v2_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%w_0_0 = phi i7 [ %add_ln29, %hls_label_26_end ], [ 0, %.preheader119.preheader ]" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 15 'phi' 'w_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln29 = icmp eq i7 %w_0_0, -47" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 16 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.89ns)   --->   "%add_ln29 = add i7 %w_0_0, 1" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 18 'add' 'add_ln29' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.loopexit.loopexit, label %hls_label_26_begin" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln33 = icmp eq i7 %w_0_0, -48" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 20 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "br i1 %icmp_ln33, label %hls_label_26_end, label %1" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 21 'br' <Predicate = (!icmp_ln29)> <Delay = 0.75>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i7 %w_0_0 to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 22 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln321 = add i9 %mul_ln321, %zext_ln321_2" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 23 'add' 'add_ln321' <Predicate = (!icmp_ln29)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 24 [1/1] (1.75ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 24 'read' 'tmp_V' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %tmp_V, i32 64, i32 127)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 25 'partselect' 'p_Result_s' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i128 %tmp_V to i64" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 26 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "br label %hls_label_26_end" [./src/conv2d_DSPopt.hpp:35]   --->   Operation 27 'br' <Predicate = (!icmp_ln29 & !icmp_ln33)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50018)" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:30]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%reg_V_0 = phi i64 [ %p_Result_s, %1 ], [ 0, %hls_label_26_begin ]" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 30 'phi' 'reg_V_0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%v1_V_0 = phi i64 [ %trunc_ln96, %1 ], [ 0, %hls_label_26_begin ]" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 31 'phi' 'v1_V_0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_3 = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %v1_V_0, i64 %v2_V_0)" [./src/conv2d_DSPopt.hpp:39]   --->   Operation 32 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i9 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 33 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%row_buffer_V_addr = getelementptr [324 x i128]* %row_buffer_V, i64 0, i64 %zext_ln321_3" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 34 'getelementptr' 'row_buffer_V_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.35ns)   --->   "store i128 %p_Result_3, i128* %row_buffer_V_addr, align 16" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 35 'store' <Predicate = (!icmp_ln29)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 324> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50018, i32 %tmp)" [./src/conv2d_DSPopt.hpp:44]   --->   Operation 36 'specregionend' 'empty_84' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader.0" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 37 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:45]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read on port 'rowBufferIdx_V' [7]  (0 ns)
	'mul' operation ('mul_ln321', ./src/conv2d_DSPopt.hpp:42) [12]  (2.17 ns)

 <State 2>: 1.62ns
The critical path consists of the following:
	'phi' operation ('w_0_0', ./src/conv2d_DSPopt.hpp:29) with incoming values : ('add_ln29', ./src/conv2d_DSPopt.hpp:29) [16]  (0 ns)
	'icmp' operation ('icmp_ln33', ./src/conv2d_DSPopt.hpp:33) [24]  (0.863 ns)
	multiplexor before 'phi' operation ('reg_V_0', ./src/conv2d_DSPopt.hpp:34) with incoming values : ('p_Result_s', ./src/conv2d_DSPopt.hpp:34) [32]  (0.755 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./src/conv2d_DSPopt.hpp:34) [27]  (1.75 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'phi' operation ('v1_V_0', ./src/conv2d_DSPopt.hpp:34) with incoming values : ('trunc_ln96', ./src/conv2d_DSPopt.hpp:34) [33]  (0 ns)
	'store' operation ('store_ln42', ./src/conv2d_DSPopt.hpp:42) of variable 'p_Result_3', ./src/conv2d_DSPopt.hpp:39 on array 'row_buffer_V' [39]  (1.35 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
