# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 29 2019 01:19:43

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for corePackage|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (corePackage|i_Clk:R vs. corePackage|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_UART_TX
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_UART_TX
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: corePackage|i_Clk  | Frequency: 270.56 MHz  | Target: 150.15 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
corePackage|i_Clk  corePackage|i_Clk  6660             2964        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_UART_TX  i_Clk       9014          corePackage|i_Clk:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_UART_TX  i_Clk       8602                  corePackage|i_Clk:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for corePackage|i_Clk
***********************************************
Clock: corePackage|i_Clk
Frequency: 270.56 MHz | Target: 150.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in3
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Setup Constraint : 6660p
Path slack       : 2964p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2883
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__92/I                                          LocalMux                       0              2921   2964  RISE       1
I__92/O                                          LocalMux                     330              3251   2964  RISE       1
I__96/I                                          InMux                          0              3251   2964  RISE       1
I__96/O                                          InMux                        259              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2964  RISE       1
I__113/I                                         LocalMux                       0              3959   2964  RISE       1
I__113/O                                         LocalMux                     330              4289   2964  RISE       1
I__114/I                                         InMux                          0              4289   2964  RISE       1
I__114/O                                         InMux                        259              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in3     LogicCell40_SEQ_MODE_0000      0              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout   LogicCell40_SEQ_MODE_0000    316              4864   2964  RISE       4
I__234/I                                         Odrv4                          0              4864   2964  RISE       1
I__234/O                                         Odrv4                        351              5215   2964  RISE       1
I__238/I                                         LocalMux                       0              5215   2964  RISE       1
I__238/O                                         LocalMux                     330              5544   2964  RISE       1
I__242/I                                         InMux                          0              5544   2964  RISE       1
I__242/O                                         InMux                        259              5804   2964  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/in3              LogicCell40_SEQ_MODE_1000      0              5804   2964  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (corePackage|i_Clk:R vs. corePackage|i_Clk:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in3
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Setup Constraint : 6660p
Path slack       : 2964p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2883
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__92/I                                          LocalMux                       0              2921   2964  RISE       1
I__92/O                                          LocalMux                     330              3251   2964  RISE       1
I__96/I                                          InMux                          0              3251   2964  RISE       1
I__96/O                                          InMux                        259              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2964  RISE       1
I__113/I                                         LocalMux                       0              3959   2964  RISE       1
I__113/O                                         LocalMux                     330              4289   2964  RISE       1
I__114/I                                         InMux                          0              4289   2964  RISE       1
I__114/O                                         InMux                        259              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in3     LogicCell40_SEQ_MODE_0000      0              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout   LogicCell40_SEQ_MODE_0000    316              4864   2964  RISE       4
I__234/I                                         Odrv4                          0              4864   2964  RISE       1
I__234/O                                         Odrv4                        351              5215   2964  RISE       1
I__238/I                                         LocalMux                       0              5215   2964  RISE       1
I__238/O                                         LocalMux                     330              5544   2964  RISE       1
I__242/I                                         InMux                          0              5544   2964  RISE       1
I__242/O                                         InMux                        259              5804   2964  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/in3              LogicCell40_SEQ_MODE_1000      0              5804   2964  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

 6.2.1::Path details for port: o_UART_TX
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : corePackage|i_Clk:R
Clock to Out Delay : 9014


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6093
---------------------------- ------
Clock To Out Delay             9014

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               corePackage                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__157/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__158/I                                            GlobalMux                  0      1918               RISE  1       
I__158/O                                            GlobalMux                  154    2073               RISE  1       
I__160/I                                            ClkMux                     0      2073               RISE  1       
I__160/O                                            ClkMux                     309    2381               RISE  1       
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uartTxInst.oSerial_LC_5_10_1/lcout   LogicCell40_SEQ_MODE_1001  540    2921               FALL  2       
I__40/I                              Odrv4                      0      2921               FALL  1       
I__40/O                              Odrv4                      372    3293               FALL  1       
I__42/I                              Span4Mux_h                 0      3293               FALL  1       
I__42/O                              Span4Mux_h                 316    3609               FALL  1       
I__44/I                              Span4Mux_s3_h              0      3609               FALL  1       
I__44/O                              Span4Mux_s3_h              231    3840               FALL  1       
I__45/I                              IoSpan4Mux                 0      3840               FALL  1       
I__45/O                              IoSpan4Mux                 323    4163               FALL  1       
I__46/I                              LocalMux                   0      4163               FALL  1       
I__46/O                              LocalMux                   309    4471               FALL  1       
I__47/I                              IoInMux                    0      4471               FALL  1       
I__47/O                              IoInMux                    217    4689               FALL  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4689               FALL  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6926               FALL  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      6926               FALL  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9014               FALL  1       
o_UART_TX                            corePackage                0      9014               FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_UART_TX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : corePackage|i_Clk:R
Clock to Out Delay : 8602


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5681
---------------------------- ------
Clock To Out Delay             8602

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               corePackage                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__157/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__158/I                                            GlobalMux                  0      1918               RISE  1       
I__158/O                                            GlobalMux                  154    2073               RISE  1       
I__160/I                                            ClkMux                     0      2073               RISE  1       
I__160/O                                            ClkMux                     309    2381               RISE  1       
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uartTxInst.oSerial_LC_5_10_1/lcout   LogicCell40_SEQ_MODE_1001  540    2921               RISE  2       
I__40/I                              Odrv4                      0      2921               RISE  1       
I__40/O                              Odrv4                      351    3272               RISE  1       
I__42/I                              Span4Mux_h                 0      3272               RISE  1       
I__42/O                              Span4Mux_h                 302    3574               RISE  1       
I__44/I                              Span4Mux_s3_h              0      3574               RISE  1       
I__44/O                              Span4Mux_s3_h              231    3805               RISE  1       
I__45/I                              IoSpan4Mux                 0      3805               RISE  1       
I__45/O                              IoSpan4Mux                 288    4093               RISE  1       
I__46/I                              LocalMux                   0      4093               RISE  1       
I__46/O                              LocalMux                   330    4422               RISE  1       
I__47/I                              IoInMux                    0      4422               RISE  1       
I__47/O                              IoInMux                    259    4682               RISE  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4682               RISE  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6688               RISE  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      6688               RISE  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8602               RISE  1       
o_UART_TX                            corePackage                0      8602               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in3
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Setup Constraint : 6660p
Path slack       : 2964p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2883
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__92/I                                          LocalMux                       0              2921   2964  RISE       1
I__92/O                                          LocalMux                     330              3251   2964  RISE       1
I__96/I                                          InMux                          0              3251   2964  RISE       1
I__96/O                                          InMux                        259              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2964  RISE       1
I__113/I                                         LocalMux                       0              3959   2964  RISE       1
I__113/O                                         LocalMux                     330              4289   2964  RISE       1
I__114/I                                         InMux                          0              4289   2964  RISE       1
I__114/O                                         InMux                        259              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in3     LogicCell40_SEQ_MODE_0000      0              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout   LogicCell40_SEQ_MODE_0000    316              4864   2964  RISE       4
I__234/I                                         Odrv4                          0              4864   2964  RISE       1
I__234/O                                         Odrv4                        351              5215   2964  RISE       1
I__238/I                                         LocalMux                       0              5215   2964  RISE       1
I__238/O                                         LocalMux                     330              5544   2964  RISE       1
I__242/I                                         InMux                          0              5544   2964  RISE       1
I__242/O                                         InMux                        259              5804   2964  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/in3              LogicCell40_SEQ_MODE_1000      0              5804   2964  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in3
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Setup Constraint : 6660p
Path slack       : 3315p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__92/I                                          LocalMux                       0              2921   2964  RISE       1
I__92/O                                          LocalMux                     330              3251   2964  RISE       1
I__96/I                                          InMux                          0              3251   2964  RISE       1
I__96/O                                          InMux                        259              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2964  RISE       1
I__113/I                                         LocalMux                       0              3959   2964  RISE       1
I__113/O                                         LocalMux                     330              4289   2964  RISE       1
I__114/I                                         InMux                          0              4289   2964  RISE       1
I__114/O                                         InMux                        259              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in3     LogicCell40_SEQ_MODE_0000      0              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout   LogicCell40_SEQ_MODE_0000    316              4864   2964  RISE       4
I__235/I                                         LocalMux                       0              4864   3315  RISE       1
I__235/O                                         LocalMux                     330              5194   3315  RISE       1
I__239/I                                         InMux                          0              5194   3315  RISE       1
I__239/O                                         InMux                        259              5453   3315  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/in3              LogicCell40_SEQ_MODE_1000      0              5453   3315  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in3
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Setup Constraint : 6660p
Path slack       : 3315p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__92/I                                          LocalMux                       0              2921   2964  RISE       1
I__92/O                                          LocalMux                     330              3251   2964  RISE       1
I__96/I                                          InMux                          0              3251   2964  RISE       1
I__96/O                                          InMux                        259              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2964  RISE       1
I__113/I                                         LocalMux                       0              3959   2964  RISE       1
I__113/O                                         LocalMux                     330              4289   2964  RISE       1
I__114/I                                         InMux                          0              4289   2964  RISE       1
I__114/O                                         InMux                        259              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in3     LogicCell40_SEQ_MODE_0000      0              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout   LogicCell40_SEQ_MODE_0000    316              4864   2964  RISE       4
I__236/I                                         LocalMux                       0              4864   3315  RISE       1
I__236/O                                         LocalMux                     330              5194   3315  RISE       1
I__240/I                                         InMux                          0              5194   3315  RISE       1
I__240/O                                         InMux                        259              5453   3315  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/in3             LogicCell40_SEQ_MODE_1000      0              5453   3315  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in3
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Setup Constraint : 6660p
Path slack       : 3315p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2532
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__92/I                                          LocalMux                       0              2921   2964  RISE       1
I__92/O                                          LocalMux                     330              3251   2964  RISE       1
I__96/I                                          InMux                          0              3251   2964  RISE       1
I__96/O                                          InMux                        259              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2964  RISE       1
I__113/I                                         LocalMux                       0              3959   2964  RISE       1
I__113/O                                         LocalMux                     330              4289   2964  RISE       1
I__114/I                                         InMux                          0              4289   2964  RISE       1
I__114/O                                         InMux                        259              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in3     LogicCell40_SEQ_MODE_0000      0              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout   LogicCell40_SEQ_MODE_0000    316              4864   2964  RISE       4
I__237/I                                         LocalMux                       0              4864   3315  RISE       1
I__237/O                                         LocalMux                     330              5194   3315  RISE       1
I__241/I                                         InMux                          0              5194   3315  RISE       1
I__241/O                                         InMux                        259              5453   3315  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/in3              LogicCell40_SEQ_MODE_1000      0              5453   3315  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_6_9_3/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in2
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Setup Constraint : 6660p
Path slack       : 3504p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2245
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5166
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_6_9_3/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3315  RISE       7
I__116/I                                      Odrv4                          0              2921   3315  RISE       1
I__116/O                                      Odrv4                        351              3272   3315  RISE       1
I__119/I                                      LocalMux                       0              3272   3315  RISE       1
I__119/O                                      LocalMux                     330              3602   3315  RISE       1
I__126/I                                      InMux                          0              3602   3504  RISE       1
I__126/O                                      InMux                        259              3861   3504  RISE       1
uartTxInst.rBitIndex_RNO_2_1_LC_6_10_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   3504  RISE       1
uartTxInst.rBitIndex_RNO_2_1_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   3504  RISE       1
I__197/I                                      LocalMux                       0              4310   3504  RISE       1
I__197/O                                      LocalMux                     330              4640   3504  RISE       1
I__198/I                                      InMux                          0              4640   3504  RISE       1
I__198/O                                      InMux                        259              4899   3504  RISE       1
uartTxInst.rBitIndex_RNO_1_1_LC_6_11_6/in3    LogicCell40_SEQ_MODE_0000      0              4899   3504  RISE       1
uartTxInst.rBitIndex_RNO_1_1_LC_6_11_6/ltout  LogicCell40_SEQ_MODE_0000    267              5166   3504  RISE       1
I__171/I                                      CascadeMux                     0              5166   3504  RISE       1
I__171/O                                      CascadeMux                     0              5166   3504  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/in2          LogicCell40_SEQ_MODE_1000      0              5166   3504  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_6_9_3/lcout
Path End         : uartTxInst.rBitIndex_2_LC_6_11_3/in2
Capture Clock    : uartTxInst.rBitIndex_2_LC_6_11_3/clk
Setup Constraint : 6660p
Path slack       : 3638p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2111
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_6_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3315  RISE       7
I__116/I                                        Odrv4                          0              2921   3315  RISE       1
I__116/O                                        Odrv4                        351              3272   3315  RISE       1
I__119/I                                        LocalMux                       0              3272   3315  RISE       1
I__119/O                                        LocalMux                     330              3602   3315  RISE       1
I__125/I                                        InMux                          0              3602   3315  RISE       1
I__125/O                                        InMux                        259              3861   3315  RISE       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3861   3315  RISE       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4177   3637  RISE       3
I__261/I                                        LocalMux                       0              4177   3637  RISE       1
I__261/O                                        LocalMux                     330              4506   3637  RISE       1
I__263/I                                        InMux                          0              4506   3637  RISE       1
I__263/O                                        InMux                        259              4766   3637  RISE       1
uartTxInst.rBitIndex_RNO_0_2_LC_6_11_2/in3      LogicCell40_SEQ_MODE_0000      0              4766   3637  RISE       1
uartTxInst.rBitIndex_RNO_0_2_LC_6_11_2/ltout    LogicCell40_SEQ_MODE_0000    267              5032   3637  RISE       1
I__260/I                                        CascadeMux                     0              5032   3637  RISE       1
I__260/O                                        CascadeMux                     0              5032   3637  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/in2            LogicCell40_SEQ_MODE_1000      0              5032   3637  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in2
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Setup Constraint : 6660p
Path slack       : 3855p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1894
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4815
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3560  RISE       9
I__200/I                                       LocalMux                       0              2921   3855  RISE       1
I__200/O                                       LocalMux                     330              3251   3855  RISE       1
I__205/I                                       InMux                          0              3251   3855  RISE       1
I__205/O                                       InMux                        259              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3855  RISE       3
I__106/I                                       LocalMux                       0              3959   3855  RISE       1
I__106/O                                       LocalMux                     330              4289   3855  RISE       1
I__108/I                                       InMux                          0              4289   3855  RISE       1
I__108/O                                       InMux                        259              4548   3855  RISE       1
uartTxInst.rClkCount_RNO_0_7_LC_6_9_0/in3      LogicCell40_SEQ_MODE_0000      0              4548   3855  RISE       1
uartTxInst.rClkCount_RNO_0_7_LC_6_9_0/ltout    LogicCell40_SEQ_MODE_0000    267              4815   3855  RISE       1
I__59/I                                        CascadeMux                     0              4815   3855  RISE       1
I__59/O                                        CascadeMux                     0              4815   3855  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/in2            LogicCell40_SEQ_MODE_1000      0              4815   3855  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in2
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Setup Constraint : 6660p
Path slack       : 3855p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1894
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4815
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__92/I                                          LocalMux                       0              2921   2964  RISE       1
I__92/O                                          LocalMux                     330              3251   2964  RISE       1
I__96/I                                          InMux                          0              3251   2964  RISE       1
I__96/O                                          InMux                        259              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   2964  RISE       1
uartTxInst.rClkCount_RNIOIKC_0_3_LC_6_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2964  RISE       1
I__113/I                                         LocalMux                       0              3959   2964  RISE       1
I__113/O                                         LocalMux                     330              4289   2964  RISE       1
I__114/I                                         InMux                          0              4289   2964  RISE       1
I__114/O                                         InMux                        259              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in3     LogicCell40_SEQ_MODE_0000      0              4548   2964  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/ltout   LogicCell40_SEQ_MODE_0000    267              4815   3855  RISE       1
I__112/I                                         CascadeMux                     0              4815   3855  RISE       1
I__112/O                                         CascadeMux                     0              4815   3855  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/in2             LogicCell40_SEQ_MODE_1000      0              4815   3855  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_7_LC_6_9_1/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in3
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Setup Constraint : 6660p
Path slack       : 3869p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_7_LC_6_9_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   3097  RISE       5
I__74/I                                      Odrv4                          0              2921   3869  RISE       1
I__74/O                                      Odrv4                        351              3272   3869  RISE       1
I__79/I                                      LocalMux                       0              3272   3869  RISE       1
I__79/O                                      LocalMux                     330              3602   3869  RISE       1
I__82/I                                      InMux                          0              3602   3869  RISE       1
I__82/O                                      InMux                        259              3861   3869  RISE       1
uartTxInst.rClkCount_RNO_1_3_LC_5_9_2/in0    LogicCell40_SEQ_MODE_0000      0              3861   3869  RISE       1
uartTxInst.rClkCount_RNO_1_3_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    449              4310   3869  RISE       1
I__54/I                                      LocalMux                       0              4310   3869  RISE       1
I__54/O                                      LocalMux                     330              4640   3869  RISE       1
I__55/I                                      InMux                          0              4640   3869  RISE       1
I__55/O                                      InMux                        259              4899   3869  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/in3          LogicCell40_SEQ_MODE_1000      0              4899   3869  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_6_9_3/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in2
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Setup Constraint : 6660p
Path slack       : 3904p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1845
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_6_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3315  RISE       7
I__116/I                                        Odrv4                          0              2921   3315  RISE       1
I__116/O                                        Odrv4                        351              3272   3315  RISE       1
I__119/I                                        LocalMux                       0              3272   3315  RISE       1
I__119/O                                        LocalMux                     330              3602   3315  RISE       1
I__125/I                                        InMux                          0              3602   3315  RISE       1
I__125/O                                        InMux                        259              3861   3315  RISE       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3861   3315  RISE       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4177   3637  RISE       3
I__262/I                                        LocalMux                       0              4177   3904  RISE       1
I__262/O                                        LocalMux                     330              4506   3904  RISE       1
I__265/I                                        InMux                          0              4506   3904  RISE       1
I__265/O                                        InMux                        259              4766   3904  RISE       1
I__266/I                                        CascadeMux                     0              4766   3904  RISE       1
I__266/O                                        CascadeMux                     0              4766   3904  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/in2            LogicCell40_SEQ_MODE_1000      0              4766   3904  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_6_9_3/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in3
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Setup Constraint : 6660p
Path slack       : 4002p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1845
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_6_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3315  RISE       7
I__116/I                                        Odrv4                          0              2921   3315  RISE       1
I__116/O                                        Odrv4                        351              3272   3315  RISE       1
I__119/I                                        LocalMux                       0              3272   3315  RISE       1
I__119/O                                        LocalMux                     330              3602   3315  RISE       1
I__125/I                                        InMux                          0              3602   3315  RISE       1
I__125/O                                        InMux                        259              3861   3315  RISE       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3861   3315  RISE       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4177   3637  RISE       3
I__262/I                                        LocalMux                       0              4177   3904  RISE       1
I__262/O                                        LocalMux                     330              4506   3904  RISE       1
I__264/I                                        InMux                          0              4506   4002  RISE       1
I__264/O                                        InMux                        259              4766   4002  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/in3             LogicCell40_SEQ_MODE_1000      0              4766   4002  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_6_LC_6_9_6/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in0
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Setup Constraint : 6660p
Path slack       : 4023p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_6_LC_6_9_6/lcout    LogicCell40_SEQ_MODE_1000    540              2921   3034  RISE       6
I__63/I                                  LocalMux                       0              2921   4023  RISE       1
I__63/O                                  LocalMux                     330              3251   4023  RISE       1
I__67/I                                  InMux                          0              3251   4023  RISE       1
I__67/O                                  InMux                        259              3510   4023  RISE       1
uartTxInst.oSerial_RNO_2_LC_5_9_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   4023  RISE       1
uartTxInst.oSerial_RNO_2_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4023  RISE       1
I__50/I                                  LocalMux                       0              3959   4023  RISE       1
I__50/O                                  LocalMux                     330              4289   4023  RISE       1
I__51/I                                  InMux                          0              4289   4023  RISE       1
I__51/O                                  InMux                        259              4548   4023  RISE       1
uartTxInst.oSerial_LC_5_10_1/in0         LogicCell40_SEQ_MODE_1001      0              4548   4023  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in0
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Setup Constraint : 6660p
Path slack       : 4023p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__93/I                                         LocalMux                       0              2921   3756  RISE       1
I__93/O                                         LocalMux                     330              3251   3756  RISE       1
I__99/I                                         InMux                          0              3251   3756  RISE       1
I__99/O                                         InMux                        259              3510   3756  RISE       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   3756  RISE       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3756  RISE       3
I__192/I                                        LocalMux                       0              3959   4023  RISE       1
I__192/O                                        LocalMux                     330              4289   4023  RISE       1
I__195/I                                        InMux                          0              4289   4023  RISE       1
I__195/O                                        InMux                        259              4548   4023  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/in0            LogicCell40_SEQ_MODE_1000      0              4548   4023  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in0
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Setup Constraint : 6660p
Path slack       : 4072p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__172/I                                       LocalMux                       0              3910   4072  RISE       1
I__172/O                                       LocalMux                     330              4240   4072  RISE       1
I__179/I                                       InMux                          0              4240   4072  RISE       1
I__179/O                                       InMux                        259              4499   4072  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/in0           LogicCell40_SEQ_MODE_1000      0              4499   4072  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in0
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Setup Constraint : 6660p
Path slack       : 4072p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__173/I                                       LocalMux                       0              3910   4072  RISE       1
I__173/O                                       LocalMux                     330              4240   4072  RISE       1
I__181/I                                       InMux                          0              4240   4072  RISE       1
I__181/O                                       InMux                        259              4499   4072  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/in0            LogicCell40_SEQ_MODE_1000      0              4499   4072  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in0
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Setup Constraint : 6660p
Path slack       : 4072p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__174/I                                       LocalMux                       0              3910   4072  RISE       1
I__174/O                                       LocalMux                     330              4240   4072  RISE       1
I__185/I                                       InMux                          0              4240   4072  RISE       1
I__185/O                                       InMux                        259              4499   4072  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/in0            LogicCell40_SEQ_MODE_1000      0              4499   4072  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in1
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Setup Constraint : 6660p
Path slack       : 4094p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout    LogicCell40_SEQ_MODE_1000    540              2921   3595  RISE       7
I__131/I                                 LocalMux                       0              2921   4093  RISE       1
I__131/O                                 LocalMux                     330              3251   4093  RISE       1
I__135/I                                 InMux                          0              3251   4093  RISE       1
I__135/O                                 InMux                        259              3510   4093  RISE       1
uartTxInst.oSerial_RNO_1_LC_5_9_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   4093  RISE       1
uartTxInst.oSerial_RNO_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4093  RISE       1
I__48/I                                  LocalMux                       0              3959   4093  RISE       1
I__48/O                                  LocalMux                     330              4289   4093  RISE       1
I__49/I                                  InMux                          0              4289   4093  RISE       1
I__49/O                                  InMux                        259              4548   4093  RISE       1
uartTxInst.oSerial_LC_5_10_1/in1         LogicCell40_SEQ_MODE_1001      0              4548   4093  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in1
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Setup Constraint : 6660p
Path slack       : 4094p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   3595  RISE       7
I__131/I                                     LocalMux                       0              2921   4093  RISE       1
I__131/O                                     LocalMux                     330              3251   4093  RISE       1
I__136/I                                     InMux                          0              3251   4093  RISE       1
I__136/O                                     InMux                        259              3510   4093  RISE       1
uartTxInst.rClkCount_RNO_2_3_LC_5_9_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   4093  RISE       1
uartTxInst.rClkCount_RNO_2_3_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4093  RISE       1
I__52/I                                      LocalMux                       0              3959   4093  RISE       1
I__52/O                                      LocalMux                     330              4289   4093  RISE       1
I__53/I                                      InMux                          0              4289   4093  RISE       1
I__53/O                                      InMux                        259              4548   4093  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/in1          LogicCell40_SEQ_MODE_1000      0              4548   4093  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in2
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Setup Constraint : 6660p
Path slack       : 4122p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3560  RISE       9
I__200/I                                       LocalMux                       0              2921   3855  RISE       1
I__200/O                                       LocalMux                     330              3251   3855  RISE       1
I__205/I                                       InMux                          0              3251   3855  RISE       1
I__205/O                                       InMux                        259              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3855  RISE       3
I__106/I                                       LocalMux                       0              3959   3855  RISE       1
I__106/O                                       LocalMux                     330              4289   3855  RISE       1
I__109/I                                       InMux                          0              4289   4121  RISE       1
I__109/O                                       InMux                        259              4548   4121  RISE       1
I__111/I                                       CascadeMux                     0              4548   4121  RISE       1
I__111/O                                       CascadeMux                     0              4548   4121  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/in2            LogicCell40_SEQ_MODE_1000      0              4548   4121  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/sr
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Setup Constraint : 6660p
Path slack       : 4135p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -203
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8838

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1782
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4703
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__176/I                                       LocalMux                       0              3910   4135  RISE       1
I__176/O                                       LocalMux                     330              4240   4135  RISE       1
I__188/I                                       SRMux                          0              4240   4135  RISE       1
I__188/O                                       SRMux                        463              4703   4135  RISE       1
uartTxInst.oSerial_LC_5_10_1/sr                LogicCell40_SEQ_MODE_1001      0              4703   4135  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/sr
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Setup Constraint : 6660p
Path slack       : 4135p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -203
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8838

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1782
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4703
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__177/I                                       LocalMux                       0              3910   4135  RISE       1
I__177/O                                       LocalMux                     330              4240   4135  RISE       1
I__189/I                                       SRMux                          0              4240   4135  RISE       1
I__189/O                                       SRMux                        463              4703   4135  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/sr            LogicCell40_SEQ_MODE_1000      0              4703   4135  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in1
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Setup Constraint : 6660p
Path slack       : 4143p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__175/I                                       LocalMux                       0              3910   4142  RISE       1
I__175/O                                       LocalMux                     330              4240   4142  RISE       1
I__187/I                                       InMux                          0              4240   4142  RISE       1
I__187/O                                       InMux                        259              4499   4142  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/in1           LogicCell40_SEQ_MODE_1000      0              4499   4142  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in1
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Setup Constraint : 6660p
Path slack       : 4143p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__172/I                                       LocalMux                       0              3910   4072  RISE       1
I__172/O                                       LocalMux                     330              4240   4072  RISE       1
I__178/I                                       InMux                          0              4240   4142  RISE       1
I__178/O                                       InMux                        259              4499   4142  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/in1           LogicCell40_SEQ_MODE_1000      0              4499   4142  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in1
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Setup Constraint : 6660p
Path slack       : 4143p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__174/I                                       LocalMux                       0              3910   4072  RISE       1
I__174/O                                       LocalMux                     330              4240   4072  RISE       1
I__183/I                                       InMux                          0              4240   4142  RISE       1
I__183/O                                       InMux                        259              4499   4142  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/in1            LogicCell40_SEQ_MODE_1000      0              4499   4142  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in1
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Setup Constraint : 6660p
Path slack       : 4143p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__174/I                                       LocalMux                       0              3910   4072  RISE       1
I__174/O                                       LocalMux                     330              4240   4072  RISE       1
I__184/I                                       InMux                          0              4240   4142  RISE       1
I__184/O                                       InMux                        259              4499   4142  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/in1            LogicCell40_SEQ_MODE_1000      0              4499   4142  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in2
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Setup Constraint : 6660p
Path slack       : 4171p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__173/I                                       LocalMux                       0              3910   4072  RISE       1
I__173/O                                       LocalMux                     330              4240   4072  RISE       1
I__180/I                                       InMux                          0              4240   4170  RISE       1
I__180/O                                       InMux                        259              4499   4170  RISE       1
I__190/I                                       CascadeMux                     0              4499   4170  RISE       1
I__190/O                                       CascadeMux                     0              4499   4170  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/in2            LogicCell40_SEQ_MODE_1000      0              4499   4170  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_1_LC_6_11_7/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in3
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Setup Constraint : 6660p
Path slack       : 4220p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_1_LC_6_11_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4219  RISE       3
I__165/I                                      LocalMux                       0              2921   4219  RISE       1
I__165/O                                      LocalMux                     330              3251   4219  RISE       1
I__167/I                                      InMux                          0              3251   4219  RISE       1
I__167/O                                      InMux                        259              3510   4219  RISE       1
uartTxInst.rBitIndex_RNO_0_1_LC_6_11_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4219  RISE       1
uartTxInst.rBitIndex_RNO_0_1_LC_6_11_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4219  RISE       1
I__169/I                                      LocalMux                       0              3959   4219  RISE       1
I__169/O                                      LocalMux                     330              4289   4219  RISE       1
I__170/I                                      InMux                          0              4289   4219  RISE       1
I__170/O                                      InMux                        259              4548   4219  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/in3          LogicCell40_SEQ_MODE_1000      0              4548   4219  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in3
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Setup Constraint : 6660p
Path slack       : 4220p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3560  RISE       9
I__200/I                                       LocalMux                       0              2921   3855  RISE       1
I__200/O                                       LocalMux                     330              3251   3855  RISE       1
I__205/I                                       InMux                          0              3251   3855  RISE       1
I__205/O                                       InMux                        259              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3855  RISE       3
I__107/I                                       LocalMux                       0              3959   4219  RISE       1
I__107/O                                       LocalMux                     330              4289   4219  RISE       1
I__110/I                                       InMux                          0              4289   4219  RISE       1
I__110/O                                       InMux                        259              4548   4219  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/in3           LogicCell40_SEQ_MODE_1000      0              4548   4219  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in3
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Setup Constraint : 6660p
Path slack       : 4220p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__93/I                                         LocalMux                       0              2921   3756  RISE       1
I__93/O                                         LocalMux                     330              3251   3756  RISE       1
I__99/I                                         InMux                          0              3251   3756  RISE       1
I__99/O                                         InMux                        259              3510   3756  RISE       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   3756  RISE       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3756  RISE       3
I__193/I                                        LocalMux                       0              3959   4219  RISE       1
I__193/O                                        LocalMux                     330              4289   4219  RISE       1
I__196/I                                        InMux                          0              4289   4219  RISE       1
I__196/O                                        InMux                        259              4548   4219  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/in3            LogicCell40_SEQ_MODE_1000      0              4548   4219  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rClkCount_1_LC_6_9_7/in3
Capture Clock    : uartTxInst.rClkCount_1_LC_6_9_7/clk
Setup Constraint : 6660p
Path slack       : 4269p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__174/I                                       LocalMux                       0              3910   4072  RISE       1
I__174/O                                       LocalMux                     330              4240   4072  RISE       1
I__182/I                                       InMux                          0              4240   4268  RISE       1
I__182/O                                       InMux                        259              4499   4268  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/in3            LogicCell40_SEQ_MODE_1000      0              4499   4268  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rBitIndex_2_LC_6_11_3/in3
Capture Clock    : uartTxInst.rBitIndex_2_LC_6_11_3/clk
Setup Constraint : 6660p
Path slack       : 4269p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__245/I                                       LocalMux                       0              2921   4072  RISE       1
I__245/O                                       LocalMux                     330              3251   4072  RISE       1
I__250/I                                       InMux                          0              3251   4072  RISE       1
I__250/O                                       InMux                        259              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3510   4072  RISE       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4072  RISE      12
I__175/I                                       LocalMux                       0              3910   4142  RISE       1
I__175/O                                       LocalMux                     330              4240   4142  RISE       1
I__186/I                                       InMux                          0              4240   4268  RISE       1
I__186/O                                       InMux                        259              4499   4268  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/in3           LogicCell40_SEQ_MODE_1000      0              4499   4268  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in3
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Setup Constraint : 6660p
Path slack       : 4269p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__244/I                                  LocalMux                       0              2921   4268  RISE       1
I__244/O                                  LocalMux                     330              3251   4268  RISE       1
I__249/I                                  InMux                          0              3251   4268  RISE       1
I__249/O                                  InMux                        259              3510   4268  RISE       1
uartTxInst.oSerial_RNO_0_LC_6_10_1/in1    LogicCell40_SEQ_MODE_0000      0              3510   4268  RISE       1
uartTxInst.oSerial_RNO_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4268  RISE       1
I__155/I                                  LocalMux                       0              3910   4268  RISE       1
I__155/O                                  LocalMux                     330              4240   4268  RISE       1
I__156/I                                  InMux                          0              4240   4268  RISE       1
I__156/O                                  InMux                        259              4499   4268  RISE       1
uartTxInst.oSerial_LC_5_10_1/in3          LogicCell40_SEQ_MODE_1001      0              4499   4268  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in2
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Setup Constraint : 6660p
Path slack       : 4465p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1284
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4205
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3560  RISE       9
I__200/I                                       LocalMux                       0              2921   3855  RISE       1
I__200/O                                       LocalMux                     330              3251   3855  RISE       1
I__205/I                                       InMux                          0              3251   3855  RISE       1
I__205/O                                       InMux                        259              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   3855  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/ltout  LogicCell40_SEQ_MODE_0000    386              3896   4465  FALL       1
I__58/I                                        CascadeMux                     0              3896   4465  FALL       1
I__58/O                                        CascadeMux                     0              3896   4465  FALL       1
uartTxInst.rClkCount_RNO_0_6_LC_6_9_5/in2      LogicCell40_SEQ_MODE_0000      0              3896   4465  FALL       1
uartTxInst.rClkCount_RNO_0_6_LC_6_9_5/ltout    LogicCell40_SEQ_MODE_0000    309              4205   4465  RISE       1
I__57/I                                        CascadeMux                     0              4205   4465  RISE       1
I__57/O                                        CascadeMux                     0              4205   4465  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/in2            LogicCell40_SEQ_MODE_1000      0              4205   4465  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_3_LC_5_9_1/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in2
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Setup Constraint : 6660p
Path slack       : 4795p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_3_LC_5_9_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   3013  RISE       5
I__86/I                                      LocalMux                       0              2921   4156  RISE       1
I__86/O                                      LocalMux                     330              3251   4156  RISE       1
I__91/I                                      InMux                          0              3251   4794  RISE       1
I__91/O                                      InMux                        259              3510   4794  RISE       1
uartTxInst.rClkCount_RNO_0_3_LC_5_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4794  RISE       1
uartTxInst.rClkCount_RNO_0_3_LC_5_9_0/ltout  LogicCell40_SEQ_MODE_0000    365              3875   4794  RISE       1
I__56/I                                      CascadeMux                     0              3875   4794  RISE       1
I__56/O                                      CascadeMux                     0              3875   4794  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/in2          LogicCell40_SEQ_MODE_1000      0              3875   4794  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in2
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Setup Constraint : 6660p
Path slack       : 4795p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__93/I                                         LocalMux                       0              2921   3756  RISE       1
I__93/O                                         LocalMux                     330              3251   3756  RISE       1
I__99/I                                         InMux                          0              3251   3756  RISE       1
I__99/O                                         InMux                        259              3510   3756  RISE       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/in0    LogicCell40_SEQ_MODE_0000      0              3510   3756  RISE       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/ltout  LogicCell40_SEQ_MODE_0000    365              3875   4794  RISE       1
I__60/I                                         CascadeMux                     0              3875   4794  RISE       1
I__60/O                                         CascadeMux                     0              3875   4794  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/in2             LogicCell40_SEQ_MODE_1000      0              3875   4794  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_1_LC_6_11_7/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in2
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Setup Constraint : 6660p
Path slack       : 4795p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_1_LC_6_11_7/lcout       LogicCell40_SEQ_MODE_1000    540              2921   4219  RISE       3
I__165/I                                     LocalMux                       0              2921   4219  RISE       1
I__165/O                                     LocalMux                     330              3251   4219  RISE       1
I__168/I                                     InMux                          0              3251   4794  RISE       1
I__168/O                                     InMux                        259              3510   4794  RISE       1
uartTxInst.rTxState_RNO_0_0_LC_6_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   4794  RISE       1
uartTxInst.rTxState_RNO_0_0_LC_6_11_4/ltout  LogicCell40_SEQ_MODE_0000    365              3875   4794  RISE       1
I__243/I                                     CascadeMux                     0              3875   4794  RISE       1
I__243/O                                     CascadeMux                     0              3875   4794  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/in2          LogicCell40_SEQ_MODE_1000      0              3875   4794  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in0
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4156  RISE       8
I__224/I                               LocalMux                       0              2921   5061  RISE       1
I__224/O                               LocalMux                     330              3251   5061  RISE       1
I__232/I                               InMux                          0              3251   5061  RISE       1
I__232/O                               InMux                        259              3510   5061  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/in0   LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_2_LC_6_11_3/lcout
Path End         : uartTxInst.rBitIndex_2_LC_6_11_3/in0
Capture Clock    : uartTxInst.rBitIndex_2_LC_6_11_3/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_2_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4829  RISE       2
I__257/I                                LocalMux                       0              2921   4829  RISE       1
I__257/O                                LocalMux                     330              3251   4829  RISE       1
I__259/I                                InMux                          0              3251   5061  RISE       1
I__259/O                                InMux                        259              3510   5061  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_6_9_7/lcout
Path End         : uartTxInst.rClkCount_1_LC_6_9_7/in0
Capture Clock    : uartTxInst.rClkCount_1_LC_6_9_7/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3553  RISE       8
I__144/I                               LocalMux                       0              2921   5061  RISE       1
I__144/O                               LocalMux                     330              3251   5061  RISE       1
I__152/I                               InMux                          0              3251   5061  RISE       1
I__152/O                               InMux                        259              3510   5061  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_5_11_0/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in0
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4353  RISE       5
I__213/I                                LocalMux                       0              2921   4353  RISE       1
I__213/O                                LocalMux                     330              3251   4353  RISE       1
I__218/I                                InMux                          0              3251   5061  RISE       1
I__218/O                                InMux                        259              3510   5061  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/in0     LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_7_LC_6_9_1/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in0
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_7_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3097  RISE       5
I__72/I                                LocalMux                       0              2921   3097  RISE       1
I__72/O                                LocalMux                     330              3251   3097  RISE       1
I__77/I                                InMux                          0              3251   5061  RISE       1
I__77/O                                InMux                        259              3510   5061  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in0
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__95/I                                 LocalMux                       0              2921   5061  RISE       1
I__95/O                                 LocalMux                     330              3251   5061  RISE       1
I__103/I                                InMux                          0              3251   5061  RISE       1
I__103/O                                InMux                        259              3510   5061  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/in0     LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in0
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3560  RISE       9
I__199/I                                LocalMux                       0              2921   3560  RISE       1
I__199/O                                LocalMux                     330              3251   3560  RISE       1
I__204/I                                InMux                          0              3251   5061  RISE       1
I__204/O                                InMux                        259              3510   5061  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/in0    LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in0
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3560  RISE       9
I__201/I                                LocalMux                       0              2921   4226  RISE       1
I__201/O                                LocalMux                     330              3251   4226  RISE       1
I__210/I                                InMux                          0              3251   5061  RISE       1
I__210/O                                InMux                        259              3510   5061  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/in0     LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in0
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Setup Constraint : 6660p
Path slack       : 5061p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -470
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8571

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__247/I                               LocalMux                       0              2921   5061  RISE       1
I__247/O                               LocalMux                     330              3251   5061  RISE       1
I__254/I                               InMux                          0              3251   5061  RISE       1
I__254/O                               InMux                        259              3510   5061  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/in0    LogicCell40_SEQ_MODE_1000      0              3510   5061  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in1
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2964  RISE       8
I__93/I                                 LocalMux                       0              2921   3756  RISE       1
I__93/O                                 LocalMux                     330              3251   3756  RISE       1
I__100/I                                InMux                          0              3251   5131  RISE       1
I__100/O                                InMux                        259              3510   5131  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in1
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3595  RISE       7
I__131/I                               LocalMux                       0              2921   4093  RISE       1
I__131/O                               LocalMux                     330              3251   4093  RISE       1
I__138/I                               InMux                          0              3251   5131  RISE       1
I__138/O                               InMux                        259              3510   5131  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_1_LC_6_9_7/in1
Capture Clock    : uartTxInst.rClkCount_1_LC_6_9_7/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3560  RISE       9
I__200/I                                LocalMux                       0              2921   3855  RISE       1
I__200/O                                LocalMux                     330              3251   3855  RISE       1
I__206/I                                InMux                          0              3251   5131  RISE       1
I__206/O                                InMux                        259              3510   5131  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/in1     LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_5_11_0/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in1
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4353  RISE       5
I__214/I                                LocalMux                       0              2921   5131  RISE       1
I__214/O                                LocalMux                     330              3251   5131  RISE       1
I__219/I                                InMux                          0              3251   5131  RISE       1
I__219/O                                InMux                        259              3510   5131  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in1
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4156  RISE       8
I__222/I                               LocalMux                       0              2921   4353  RISE       1
I__222/O                               LocalMux                     330              3251   4353  RISE       1
I__227/I                               InMux                          0              3251   5131  RISE       1
I__227/O                               InMux                        259              3510   5131  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in1
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Setup Constraint : 6660p
Path slack       : 5132p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -400
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8642

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4156  RISE       8
I__223/I                               LocalMux                       0              2921   4289  RISE       1
I__223/O                               LocalMux                     330              3251   4289  RISE       1
I__231/I                               InMux                          0              3251   5131  RISE       1
I__231/O                               InMux                        259              3510   5131  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_5_10_1/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in2
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Setup Constraint : 6660p
Path slack       : 5160p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1001    540              2921   5159  RISE       2
I__39/I                             LocalMux                       0              2921   5159  RISE       1
I__39/O                             LocalMux                     330              3251   5159  RISE       1
I__41/I                             InMux                          0              3251   5159  RISE       1
I__41/O                             InMux                        259              3510   5159  RISE       1
I__43/I                             CascadeMux                     0              3510   5159  RISE       1
I__43/O                             CascadeMux                     0              3510   5159  RISE       1
uartTxInst.oSerial_LC_5_10_1/in2    LogicCell40_SEQ_MODE_1001      0              3510   5159  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in2
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Setup Constraint : 6660p
Path slack       : 5160p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -372
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8670

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4072  RISE       7
I__248/I                               LocalMux                       0              2921   5159  RISE       1
I__248/O                               LocalMux                     330              3251   5159  RISE       1
I__255/I                               InMux                          0              3251   5159  RISE       1
I__255/O                               InMux                        259              3510   5159  RISE       1
I__256/I                               CascadeMux                     0              3510   5159  RISE       1
I__256/O                               CascadeMux                     0              3510   5159  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/in2   LogicCell40_SEQ_MODE_1000      0              3510   5159  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_6_9_3/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in3
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Setup Constraint : 6660p
Path slack       : 5258p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3315  RISE       7
I__118/I                               LocalMux                       0              2921   4794  RISE       1
I__118/O                               LocalMux                     330              3251   4794  RISE       1
I__124/I                               InMux                          0              3251   5257  RISE       1
I__124/O                               InMux                        259              3510   5257  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   5257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_6_9_7/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in3
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Setup Constraint : 6660p
Path slack       : 5258p

Capture Clock Arrival Time (corePackage|i_Clk:R#2)   6660
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -274
--------------------------------------------------   ---- 
End-of-path required time (ps)                       8768

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3553  RISE       8
I__145/I                               LocalMux                       0              2921   5257  RISE       1
I__145/O                               LocalMux                     330              3251   5257  RISE       1
I__153/I                               InMux                          0              3251   5257  RISE       1
I__153/O                               InMux                        259              3510   5257  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   5257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_5_10_1/lcout
Path End         : o_UART_TX
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   6086
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9007
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_5_10_1/lcout   LogicCell40_SEQ_MODE_1001    540              2921   +INF  RISE       2
I__40/I                              Odrv4                          0              2921   +INF  RISE       1
I__40/O                              Odrv4                        351              3272   +INF  RISE       1
I__42/I                              Span4Mux_h                     0              3272   +INF  RISE       1
I__42/O                              Span4Mux_h                   302              3574   +INF  RISE       1
I__44/I                              Span4Mux_s3_h                  0              3574   +INF  RISE       1
I__44/O                              Span4Mux_s3_h                231              3805   +INF  RISE       1
I__45/I                              IoSpan4Mux                     0              3805   +INF  RISE       1
I__45/O                              IoSpan4Mux                   288              4093   +INF  RISE       1
I__46/I                              LocalMux                       0              4093   +INF  RISE       1
I__46/O                              LocalMux                     330              4422   +INF  RISE       1
I__47/I                              IoInMux                        0              4422   +INF  RISE       1
I__47/O                              IoInMux                      259              4682   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4682   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6919   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              6919   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9007   +INF  FALL       1
o_UART_TX                            corePackage                    0              9007   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in1
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__222/I                               LocalMux                       0              2921   1066  FALL       1
I__222/O                               LocalMux                     309              3230   1066  FALL       1
I__227/I                               InMux                          0              3230   1066  FALL       1
I__227/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rTxState_1_LC_6_10_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_2_LC_6_11_3/lcout
Path End         : uartTxInst.rBitIndex_2_LC_6_11_3/in0
Capture Clock    : uartTxInst.rBitIndex_2_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_2_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__257/I                                LocalMux                       0              2921   1066  FALL       1
I__257/O                                LocalMux                     309              3230   1066  FALL       1
I__259/I                                InMux                          0              3230   1066  FALL       1
I__259/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rBitIndex_2_LC_6_11_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in0
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__247/I                               LocalMux                       0              2921   1066  FALL       1
I__247/O                               LocalMux                     309              3230   1066  FALL       1
I__254/I                               InMux                          0              3230   1066  FALL       1
I__254/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rTxState_1_LC_6_10_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in1
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__93/I                                 LocalMux                       0              2921   1066  FALL       1
I__93/O                                 LocalMux                     309              3230   1066  FALL       1
I__100/I                                InMux                          0              3230   1066  FALL       1
I__100/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_4_LC_6_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in0
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__199/I                                LocalMux                       0              2921   1066  FALL       1
I__199/O                                LocalMux                     309              3230   1066  FALL       1
I__204/I                                InMux                          0              3230   1066  FALL       1
I__204/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_0_LC_6_10_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_6_9_7/lcout
Path End         : uartTxInst.rClkCount_1_LC_6_9_7/in0
Capture Clock    : uartTxInst.rClkCount_1_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__144/I                               LocalMux                       0              2921   1066  FALL       1
I__144/O                               LocalMux                     309              3230   1066  FALL       1
I__152/I                               InMux                          0              3230   1066  FALL       1
I__152/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_1_LC_6_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_6_9_3/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in3
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_6_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__118/I                               LocalMux                       0              2921   1066  FALL       1
I__118/O                               LocalMux                     309              3230   1066  FALL       1
I__124/I                               InMux                          0              3230   1066  FALL       1
I__124/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_5_LC_6_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_7_LC_6_9_1/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in0
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_7_LC_6_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__72/I                                LocalMux                       0              2921   1066  FALL       1
I__72/O                                LocalMux                     309              3230   1066  FALL       1
I__77/I                                InMux                          0              3230   1066  FALL       1
I__77/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_7_LC_6_9_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_5_11_0/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in0
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__213/I                                LocalMux                       0              2921   1066  FALL       1
I__213/O                                LocalMux                     309              3230   1066  FALL       1
I__218/I                                InMux                          0              3230   1066  FALL       1
I__218/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rTxState_0_LC_6_11_5/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_5_10_1/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in2
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_5_10_1/lcout  LogicCell40_SEQ_MODE_1001    540              2921   1066  FALL       2
I__39/I                             LocalMux                       0              2921   1066  FALL       1
I__39/O                             LocalMux                     309              3230   1066  FALL       1
I__41/I                             InMux                          0              3230   1066  FALL       1
I__41/O                             InMux                        217              3447   1066  FALL       1
I__43/I                             CascadeMux                     0              3447   1066  FALL       1
I__43/O                             CascadeMux                     0              3447   1066  FALL       1
uartTxInst.oSerial_LC_5_10_1/in2    LogicCell40_SEQ_MODE_1001      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in1
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__131/I                               LocalMux                       0              2921   1066  FALL       1
I__131/O                               LocalMux                     309              3230   1066  FALL       1
I__138/I                               InMux                          0              3230   1066  FALL       1
I__138/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_2_LC_5_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in0
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__95/I                                 LocalMux                       0              2921   1066  FALL       1
I__95/O                                 LocalMux                     309              3230   1066  FALL       1
I__103/I                                InMux                          0              3230   1066  FALL       1
I__103/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_5_LC_6_9_3/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_6_9_7/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in3
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__145/I                               LocalMux                       0              2921   1066  FALL       1
I__145/O                               LocalMux                     309              3230   1066  FALL       1
I__153/I                               InMux                          0              3230   1066  FALL       1
I__153/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_2_LC_5_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_1_LC_6_9_7/in1
Capture Clock    : uartTxInst.rClkCount_1_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__200/I                                LocalMux                       0              2921   1066  FALL       1
I__200/O                                LocalMux                     309              3230   1066  FALL       1
I__206/I                                InMux                          0              3230   1066  FALL       1
I__206/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_1_LC_6_9_7/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in0
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__201/I                                LocalMux                       0              2921   1066  FALL       1
I__201/O                                LocalMux                     309              3230   1066  FALL       1
I__210/I                                InMux                          0              3230   1066  FALL       1
I__210/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_2_LC_5_9_3/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_5_11_0/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in1
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_5_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__214/I                                LocalMux                       0              2921   1066  FALL       1
I__214/O                                LocalMux                     309              3230   1066  FALL       1
I__219/I                                InMux                          0              3230   1066  FALL       1
I__219/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rBitIndex_0_LC_5_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in1
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__223/I                               LocalMux                       0              2921   1066  FALL       1
I__223/O                               LocalMux                     309              3230   1066  FALL       1
I__231/I                               InMux                          0              3230   1066  FALL       1
I__231/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rTxState_0_LC_6_11_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in0
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__224/I                               LocalMux                       0              2921   1066  FALL       1
I__224/O                               LocalMux                     309              3230   1066  FALL       1
I__232/I                               InMux                          0              3230   1066  FALL       1
I__232/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rBitIndex_0_LC_5_11_0/in0   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in2
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__248/I                               LocalMux                       0              2921   1066  FALL       1
I__248/O                               LocalMux                     309              3230   1066  FALL       1
I__255/I                               InMux                          0              3230   1066  FALL       1
I__255/O                               InMux                        217              3447   1066  FALL       1
I__256/I                               CascadeMux                     0              3447   1066  FALL       1
I__256/O                               CascadeMux                     0              3447   1066  FALL       1
uartTxInst.rBitIndex_0_LC_5_11_0/in2   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_6_LC_6_9_6/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in2
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    793
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_6_LC_6_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       6
I__62/I                                         LocalMux                       0              2921   1333  FALL       1
I__62/O                                         LocalMux                     309              3230   1333  FALL       1
I__66/I                                         InMux                          0              3230   1333  FALL       1
I__66/O                                         InMux                        217              3447   1333  FALL       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__60/I                                         CascadeMux                     0              3714   1333  RISE       1
I__60/O                                         CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/in2             LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_6_9_3/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in2
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    793
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_6_9_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__118/I                                     LocalMux                       0              2921   1066  FALL       1
I__118/O                                     LocalMux                     309              3230   1066  FALL       1
I__123/I                                     InMux                          0              3230   1333  FALL       1
I__123/O                                     InMux                        217              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_6_LC_6_9_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_6_LC_6_9_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__57/I                                      CascadeMux                     0              3714   1333  RISE       1
I__57/O                                      CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in2
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    793
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__201/I                                     LocalMux                       0              2921   1066  FALL       1
I__201/O                                     LocalMux                     309              3230   1066  FALL       1
I__209/I                                     InMux                          0              3230   1333  FALL       1
I__209/O                                     InMux                        217              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_3_LC_5_9_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_3_LC_5_9_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__56/I                                      CascadeMux                     0              3714   1333  RISE       1
I__56/O                                      CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in2
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    793
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__246/I                                     LocalMux                       0              2921   1333  FALL       1
I__246/O                                     LocalMux                     309              3230   1333  FALL       1
I__253/I                                     InMux                          0              3230   1333  FALL       1
I__253/O                                     InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNO_0_0_LC_6_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNO_0_0_LC_6_11_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__243/I                                     CascadeMux                     0              3714   1333  RISE       1
I__243/O                                     CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_6_10_5/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in2
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    835
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_6_10_5/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__92/I                                      LocalMux                       0              2921   1375  FALL       1
I__92/O                                      LocalMux                     309              3230   1375  FALL       1
I__98/I                                      InMux                          0              3230   1375  FALL       1
I__98/O                                      InMux                        217              3447   1375  FALL       1
I__104/I                                     CascadeMux                     0              3447   1375  FALL       1
I__104/O                                     CascadeMux                     0              3447   1375  FALL       1
uartTxInst.rClkCount_RNO_0_7_LC_6_9_0/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uartTxInst.rClkCount_RNO_0_7_LC_6_9_0/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__59/I                                      CascadeMux                     0              3756   1375  RISE       1
I__59/O                                      CascadeMux                     0              3756   1375  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in2
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    835
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__202/I                                      LocalMux                       0              2921   1375  FALL       1
I__202/O                                      LocalMux                     309              3230   1375  FALL       1
I__211/I                                      InMux                          0              3230   1375  FALL       1
I__211/O                                      InMux                        217              3447   1375  FALL       1
I__212/I                                      CascadeMux                     0              3447   1375  FALL       1
I__212/O                                      CascadeMux                     0              3447   1375  FALL       1
uartTxInst.rBitIndex_RNO_1_1_LC_6_11_6/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uartTxInst.rBitIndex_RNO_1_1_LC_6_11_6/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__171/I                                      CascadeMux                     0              3756   1375  RISE       1
I__171/O                                      CascadeMux                     0              3756   1375  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_6_10_7/lcout
Path End         : uartTxInst.rBitIndex_2_LC_6_11_3/in2
Capture Clock    : uartTxInst.rBitIndex_2_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                    849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_6_10_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__246/I                                      LocalMux                       0              2921   1333  FALL       1
I__246/O                                      LocalMux                     309              3230   1333  FALL       1
I__252/I                                      InMux                          0              3230   1389  FALL       1
I__252/O                                      InMux                        217              3447   1389  FALL       1
uartTxInst.rBitIndex_RNO_0_2_LC_6_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uartTxInst.rBitIndex_RNO_0_2_LC_6_11_2/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__260/I                                      CascadeMux                     0              3770   1389  RISE       1
I__260/O                                      CascadeMux                     0              3770   1389  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/in2          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in2
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Hold Constraint  : 0p
Path slack       : 1684p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1144
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__129/I                                        LocalMux                       0              2921   1683  FALL       1
I__129/O                                        LocalMux                     309              3230   1683  FALL       1
I__132/I                                        InMux                          0              3230   1683  FALL       1
I__132/O                                        InMux                        217              3447   1683  FALL       1
I__139/I                                        CascadeMux                     0              3447   1683  FALL       1
I__139/O                                        CascadeMux                     0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__115/I                                        CascadeMux                     0              3756   1683  RISE       1
I__115/O                                        CascadeMux                     0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/ltout  LogicCell40_SEQ_MODE_0000    309              4065   1683  RISE       1
I__112/I                                        CascadeMux                     0              4065   1683  RISE       1
I__112/O                                        CascadeMux                     0              4065   1683  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/in2            LogicCell40_SEQ_MODE_1000      0              4065   1683  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_6_LC_6_9_6/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in0
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_6_LC_6_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       6
I__62/I                                         LocalMux                       0              2921   1333  FALL       1
I__62/O                                         LocalMux                     309              3230   1333  FALL       1
I__66/I                                         InMux                          0              3230   1333  FALL       1
I__66/O                                         InMux                        217              3447   1333  FALL       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__192/I                                        LocalMux                       0              3735   1880  FALL       1
I__192/O                                        LocalMux                     309              4044   1880  FALL       1
I__195/I                                        InMux                          0              4044   1880  FALL       1
I__195/O                                        InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_1_LC_6_11_7/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_6_LC_6_9_6/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in3
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_6_LC_6_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       6
I__62/I                                         LocalMux                       0              2921   1333  FALL       1
I__62/O                                         LocalMux                     309              3230   1333  FALL       1
I__66/I                                         InMux                          0              3230   1333  FALL       1
I__66/O                                         InMux                        217              3447   1333  FALL       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rClkCount_RNIOIKC_3_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__193/I                                        LocalMux                       0              3735   1880  FALL       1
I__193/O                                        LocalMux                     309              4044   1880  FALL       1
I__196/I                                        InMux                          0              4044   1880  FALL       1
I__196/O                                        InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_0_LC_6_10_0/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_3_LC_5_9_1/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in0
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_3_LC_5_9_1/lcout    LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       5
I__86/I                                  LocalMux                       0              2921   1431  FALL       1
I__86/O                                  LocalMux                     309              3230   1431  FALL       1
I__90/I                                  InMux                          0              3230   1880  FALL       1
I__90/O                                  InMux                        217              3447   1880  FALL       1
uartTxInst.oSerial_RNO_2_LC_5_9_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.oSerial_RNO_2_LC_5_9_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__50/I                                  LocalMux                       0              3735   1880  FALL       1
I__50/O                                  LocalMux                     309              4044   1880  FALL       1
I__51/I                                  InMux                          0              4044   1880  FALL       1
I__51/O                                  InMux                        217              4261   1880  FALL       1
uartTxInst.oSerial_LC_5_10_1/in0         LogicCell40_SEQ_MODE_1001      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in2
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__130/I                                       LocalMux                       0              2921   1641  FALL       1
I__130/O                                       LocalMux                     309              3230   1641  FALL       1
I__134/I                                       InMux                          0              3230   1641  FALL       1
I__134/O                                       InMux                        217              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__106/I                                       LocalMux                       0              3735   1880  FALL       1
I__106/O                                       LocalMux                     309              4044   1880  FALL       1
I__109/I                                       InMux                          0              4044   1880  FALL       1
I__109/O                                       InMux                        217              4261   1880  FALL       1
I__111/I                                       CascadeMux                     0              4261   1880  FALL       1
I__111/O                                       CascadeMux                     0              4261   1880  FALL       1
uartTxInst.rClkCount_5_LC_6_9_3/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in3
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__130/I                                       LocalMux                       0              2921   1641  FALL       1
I__130/O                                       LocalMux                     309              3230   1641  FALL       1
I__134/I                                       InMux                          0              3230   1641  FALL       1
I__134/O                                       InMux                        217              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_6_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__107/I                                       LocalMux                       0              3735   1880  FALL       1
I__107/O                                       LocalMux                     309              4044   1880  FALL       1
I__110/I                                       InMux                          0              4044   1880  FALL       1
I__110/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_4_LC_6_10_5/in3           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_6_9_7/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in1
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_6_9_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__143/I                                     LocalMux                       0              2921   1389  FALL       1
I__143/O                                     LocalMux                     309              3230   1389  FALL       1
I__150/I                                     InMux                          0              3230   1880  FALL       1
I__150/O                                     InMux                        217              3447   1880  FALL       1
uartTxInst.rClkCount_RNO_2_3_LC_5_9_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rClkCount_RNO_2_3_LC_5_9_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__52/I                                      LocalMux                       0              3735   1880  FALL       1
I__52/O                                      LocalMux                     309              4044   1880  FALL       1
I__53/I                                      InMux                          0              4044   1880  FALL       1
I__53/O                                      InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_3_LC_5_9_1/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in3
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__201/I                                     LocalMux                       0              2921   1066  FALL       1
I__201/O                                     LocalMux                     309              3230   1066  FALL       1
I__207/I                                     InMux                          0              3230   1880  FALL       1
I__207/O                                     InMux                        217              3447   1880  FALL       1
uartTxInst.rClkCount_RNO_1_3_LC_5_9_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rClkCount_RNO_1_3_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__54/I                                      LocalMux                       0              3735   1880  FALL       1
I__54/O                                      LocalMux                     309              4044   1880  FALL       1
I__55/I                                      InMux                          0              4044   1880  FALL       1
I__55/O                                      InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_3_LC_5_9_1/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_6_10_0/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in1
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_6_10_0/lcout   LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__201/I                                 LocalMux                       0              2921   1066  FALL       1
I__201/O                                 LocalMux                     309              3230   1066  FALL       1
I__208/I                                 InMux                          0              3230   1880  FALL       1
I__208/O                                 InMux                        217              3447   1880  FALL       1
uartTxInst.oSerial_RNO_1_LC_5_9_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.oSerial_RNO_1_LC_5_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__48/I                                  LocalMux                       0              3735   1880  FALL       1
I__48/O                                  LocalMux                     309              4044   1880  FALL       1
I__49/I                                  InMux                          0              4044   1880  FALL       1
I__49/O                                  InMux                        217              4261   1880  FALL       1
uartTxInst.oSerial_LC_5_10_1/in1         LogicCell40_SEQ_MODE_1001      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_5_11_0/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in3
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_5_11_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__213/I                                      LocalMux                       0              2921   1066  FALL       1
I__213/O                                      LocalMux                     309              3230   1066  FALL       1
I__216/I                                      InMux                          0              3230   1880  FALL       1
I__216/O                                      InMux                        217              3447   1880  FALL       1
uartTxInst.rBitIndex_RNO_0_1_LC_6_11_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rBitIndex_RNO_0_1_LC_6_11_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__169/I                                      LocalMux                       0              3735   1880  FALL       1
I__169/O                                      LocalMux                     309              4044   1880  FALL       1
I__170/I                                      InMux                          0              4044   1880  FALL       1
I__170/O                                      InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_1_LC_6_11_7/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in1
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__172/I                                       LocalMux                       0              3735   1880  FALL       1
I__172/O                                       LocalMux                     309              4044   1880  FALL       1
I__178/I                                       InMux                          0              4044   1880  FALL       1
I__178/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_0_LC_6_10_0/in1           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_2_LC_5_9_3/in2
Capture Clock    : uartTxInst.rClkCount_2_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__173/I                                       LocalMux                       0              3735   1880  FALL       1
I__173/O                                       LocalMux                     309              4044   1880  FALL       1
I__180/I                                       InMux                          0              4044   1880  FALL       1
I__180/O                                       InMux                        217              4261   1880  FALL       1
I__190/I                                       CascadeMux                     0              4261   1880  FALL       1
I__190/O                                       CascadeMux                     0              4261   1880  FALL       1
uartTxInst.rClkCount_2_LC_5_9_3/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_1_LC_6_9_7/in3
Capture Clock    : uartTxInst.rClkCount_1_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__174/I                                       LocalMux                       0              3735   1880  FALL       1
I__174/O                                       LocalMux                     309              4044   1880  FALL       1
I__182/I                                       InMux                          0              4044   1880  FALL       1
I__182/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_1_LC_6_9_7/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_6_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rBitIndex_2_LC_6_11_3/in3
Capture Clock    : uartTxInst.rBitIndex_2_LC_6_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__175/I                                       LocalMux                       0              3735   1880  FALL       1
I__175/O                                       LocalMux                     309              4044   1880  FALL       1
I__186/I                                       InMux                          0              4044   1880  FALL       1
I__186/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_2_LC_6_11_3/in3           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_6_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_4_LC_6_10_5/in0
Capture Clock    : uartTxInst.rClkCount_4_LC_6_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__172/I                                       LocalMux                       0              3735   1880  FALL       1
I__172/O                                       LocalMux                     309              4044   1880  FALL       1
I__179/I                                       InMux                          0              4044   1880  FALL       1
I__179/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_4_LC_6_10_5/in0           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_6_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_3_LC_5_9_1/in0
Capture Clock    : uartTxInst.rClkCount_3_LC_5_9_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__173/I                                       LocalMux                       0              3735   1880  FALL       1
I__173/O                                       LocalMux                     309              4044   1880  FALL       1
I__181/I                                       InMux                          0              4044   1880  FALL       1
I__181/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_3_LC_5_9_1/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_5_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_5_LC_6_9_3/in1
Capture Clock    : uartTxInst.rClkCount_5_LC_6_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__174/I                                       LocalMux                       0              3735   1880  FALL       1
I__174/O                                       LocalMux                     309              4044   1880  FALL       1
I__183/I                                       InMux                          0              4044   1880  FALL       1
I__183/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_5_LC_6_9_3/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_6_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in1
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__174/I                                       LocalMux                       0              3735   1880  FALL       1
I__174/O                                       LocalMux                     309              4044   1880  FALL       1
I__184/I                                       InMux                          0              4044   1880  FALL       1
I__184/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_7_LC_6_9_1/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in0
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__174/I                                       LocalMux                       0              3735   1880  FALL       1
I__174/O                                       LocalMux                     309              4044   1880  FALL       1
I__185/I                                       InMux                          0              4044   1880  FALL       1
I__185/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_6_LC_6_9_6/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rBitIndex_1_LC_6_11_7/in1
Capture Clock    : uartTxInst.rBitIndex_1_LC_6_11_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__175/I                                       LocalMux                       0              3735   1880  FALL       1
I__175/O                                       LocalMux                     309              4044   1880  FALL       1
I__187/I                                       InMux                          0              4044   1880  FALL       1
I__187/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_1_LC_6_11_7/in1           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_6_11_7/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/in3
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__222/I                                  LocalMux                       0              2921   1066  FALL       1
I__222/O                                  LocalMux                     309              3230   1066  FALL       1
I__226/I                                  InMux                          0              3230   1880  FALL       1
I__226/O                                  InMux                        217              3447   1880  FALL       1
uartTxInst.oSerial_RNO_0_LC_6_10_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.oSerial_RNO_0_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__155/I                                  LocalMux                       0              3735   1880  FALL       1
I__155/O                                  LocalMux                     309              4044   1880  FALL       1
I__156/I                                  InMux                          0              4044   1880  FALL       1
I__156/O                                  InMux                        217              4261   1880  FALL       1
uartTxInst.oSerial_LC_5_10_1/in3          LogicCell40_SEQ_MODE_1001      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rTxState_1_LC_6_10_7/in3
Capture Clock    : uartTxInst.rTxState_1_LC_6_10_7/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__129/I                                        LocalMux                       0              2921   1683  FALL       1
I__129/O                                        LocalMux                     309              3230   1683  FALL       1
I__132/I                                        InMux                          0              3230   1683  FALL       1
I__132/O                                        InMux                        217              3447   1683  FALL       1
I__139/I                                        CascadeMux                     0              3447   1683  FALL       1
I__139/O                                        CascadeMux                     0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       3
I__262/I                                        LocalMux                       0              3798   1943  FALL       1
I__262/O                                        LocalMux                     309              4107   1943  FALL       1
I__264/I                                        InMux                          0              4107   1943  FALL       1
I__264/O                                        InMux                        217              4324   1943  FALL       1
uartTxInst.rTxState_1_LC_6_10_7/in3             LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_6_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_0_LC_6_10_0/in2
Capture Clock    : uartTxInst.rClkCount_0_LC_6_10_0/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1403
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__129/I                                        LocalMux                       0              2921   1683  FALL       1
I__129/O                                        LocalMux                     309              3230   1683  FALL       1
I__132/I                                        InMux                          0              3230   1683  FALL       1
I__132/O                                        InMux                        217              3447   1683  FALL       1
I__139/I                                        CascadeMux                     0              3447   1683  FALL       1
I__139/O                                        CascadeMux                     0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       3
I__262/I                                        LocalMux                       0              3798   1943  FALL       1
I__262/O                                        LocalMux                     309              4107   1943  FALL       1
I__265/I                                        InMux                          0              4107   1943  FALL       1
I__265/O                                        InMux                        217              4324   1943  FALL       1
I__266/I                                        CascadeMux                     0              4324   1943  FALL       1
I__266/O                                        CascadeMux                     0              4324   1943  FALL       1
uartTxInst.rClkCount_0_LC_6_10_0/in2            LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__163/I                                            ClkMux                         0              2073  RISE       1
I__163/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_6_10_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.oSerial_LC_5_10_1/sr
Capture Clock    : uartTxInst.oSerial_LC_5_10_1/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2184

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1480
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__176/I                                       LocalMux                       0              3735   2217  FALL       1
I__176/O                                       LocalMux                     309              4044   2217  FALL       1
I__188/I                                       SRMux                          0              4044   2217  FALL       1
I__188/O                                       SRMux                        358              4401   2217  FALL       1
uartTxInst.oSerial_LC_5_10_1/sr                LogicCell40_SEQ_MODE_1001      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_6_11_5/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/sr
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2184

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1480
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4401
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_6_11_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__221/I                                       LocalMux                       0              2921   1880  FALL       1
I__221/O                                       LocalMux                     309              3230   1880  FALL       1
I__225/I                                       InMux                          0              3230   1880  FALL       1
I__225/O                                       InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNINSDP_1_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      12
I__177/I                                       LocalMux                       0              3735   2217  FALL       1
I__177/O                                       LocalMux                     309              4044   2217  FALL       1
I__189/I                                       SRMux                          0              4044   2217  FALL       1
I__189/O                                       SRMux                        358              4401   2217  FALL       1
uartTxInst.rBitIndex_0_LC_5_11_0/sr            LogicCell40_SEQ_MODE_1000      0              4401   2217  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rTxState_0_LC_6_11_5/in3
Capture Clock    : uartTxInst.rTxState_0_LC_6_11_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__129/I                                        LocalMux                       0              2921   1683  FALL       1
I__129/O                                        LocalMux                     309              3230   1683  FALL       1
I__132/I                                        InMux                          0              3230   1683  FALL       1
I__132/O                                        InMux                        217              3447   1683  FALL       1
I__139/I                                        CascadeMux                     0              3447   1683  FALL       1
I__139/O                                        CascadeMux                     0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__115/I                                        CascadeMux                     0              3756   1683  RISE       1
I__115/O                                        CascadeMux                     0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL       4
I__235/I                                        LocalMux                       0              4107   2251  FALL       1
I__235/O                                        LocalMux                     309              4415   2251  FALL       1
I__239/I                                        InMux                          0              4415   2251  FALL       1
I__239/O                                        InMux                        217              4633   2251  FALL       1
uartTxInst.rTxState_0_LC_6_11_5/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__164/I                                            ClkMux                         0              2073  RISE       1
I__164/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_6_11_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rBitIndex_0_LC_5_11_0/in3
Capture Clock    : uartTxInst.rBitIndex_0_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__129/I                                        LocalMux                       0              2921   1683  FALL       1
I__129/O                                        LocalMux                     309              3230   1683  FALL       1
I__132/I                                        InMux                          0              3230   1683  FALL       1
I__132/O                                        InMux                        217              3447   1683  FALL       1
I__139/I                                        CascadeMux                     0              3447   1683  FALL       1
I__139/O                                        CascadeMux                     0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__115/I                                        CascadeMux                     0              3756   1683  RISE       1
I__115/O                                        CascadeMux                     0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL       4
I__236/I                                        LocalMux                       0              4107   2251  FALL       1
I__236/O                                        LocalMux                     309              4415   2251  FALL       1
I__240/I                                        InMux                          0              4415   2251  FALL       1
I__240/O                                        InMux                        217              4633   2251  FALL       1
uartTxInst.rBitIndex_0_LC_5_11_0/in3            LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_5_11_0/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_7_LC_6_9_1/in3
Capture Clock    : uartTxInst.rClkCount_7_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   1712
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__129/I                                        LocalMux                       0              2921   1683  FALL       1
I__129/O                                        LocalMux                     309              3230   1683  FALL       1
I__132/I                                        InMux                          0              3230   1683  FALL       1
I__132/O                                        InMux                        217              3447   1683  FALL       1
I__139/I                                        CascadeMux                     0              3447   1683  FALL       1
I__139/O                                        CascadeMux                     0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__115/I                                        CascadeMux                     0              3756   1683  RISE       1
I__115/O                                        CascadeMux                     0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL       4
I__237/I                                        LocalMux                       0              4107   2251  FALL       1
I__237/O                                        LocalMux                     309              4415   2251  FALL       1
I__241/I                                        InMux                          0              4415   2251  FALL       1
I__241/O                                        InMux                        217              4633   2251  FALL       1
uartTxInst.rClkCount_7_LC_6_9_1/in3             LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_6_9_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_5_9_3/lcout
Path End         : uartTxInst.rClkCount_6_LC_6_9_6/in3
Capture Clock    : uartTxInst.rClkCount_6_LC_6_9_6/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2381
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2381

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   2083
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5004
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_5_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_5_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__129/I                                        LocalMux                       0              2921   1683  FALL       1
I__129/O                                        LocalMux                     309              3230   1683  FALL       1
I__132/I                                        InMux                          0              3230   1683  FALL       1
I__132/O                                        InMux                        217              3447   1683  FALL       1
I__139/I                                        CascadeMux                     0              3447   1683  FALL       1
I__139/O                                        CascadeMux                     0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1683  FALL       1
uartTxInst.rClkCount_RNIC6KC_2_LC_6_10_3/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1683  RISE       1
I__115/I                                        CascadeMux                     0              3756   1683  RISE       1
I__115/O                                        CascadeMux                     0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3756   1683  RISE       1
uartTxInst.rClkCount_RNI4P8P_3_LC_6_10_4/lcout  LogicCell40_SEQ_MODE_0000    351              4107   2251  FALL       4
I__234/I                                        Odrv4                          0              4107   2623  FALL       1
I__234/O                                        Odrv4                        372              4478   2623  FALL       1
I__238/I                                        LocalMux                       0              4478   2623  FALL       1
I__238/O                                        LocalMux                     309              4787   2623  FALL       1
I__242/I                                        InMux                          0              4787   2623  FALL       1
I__242/O                                        InMux                        217              5004   2623  FALL       1
uartTxInst.rClkCount_6_LC_6_9_6/in3             LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_6_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_5_10_1/lcout
Path End         : o_UART_TX
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (corePackage|i_Clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2381
+ Clock To Q                                         540
+ Data Path Delay                                   6086
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9007
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               corePackage                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__157/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__158/I                                            GlobalMux                      0              1918  RISE       1
I__158/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_5_10_1/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_5_10_1/lcout   LogicCell40_SEQ_MODE_1001    540              2921   +INF  RISE       2
I__40/I                              Odrv4                          0              2921   +INF  RISE       1
I__40/O                              Odrv4                        351              3272   +INF  RISE       1
I__42/I                              Span4Mux_h                     0              3272   +INF  RISE       1
I__42/O                              Span4Mux_h                   302              3574   +INF  RISE       1
I__44/I                              Span4Mux_s3_h                  0              3574   +INF  RISE       1
I__44/O                              Span4Mux_s3_h                231              3805   +INF  RISE       1
I__45/I                              IoSpan4Mux                     0              3805   +INF  RISE       1
I__45/O                              IoSpan4Mux                   288              4093   +INF  RISE       1
I__46/I                              LocalMux                       0              4093   +INF  RISE       1
I__46/O                              LocalMux                     330              4422   +INF  RISE       1
I__47/I                              IoInMux                        0              4422   +INF  RISE       1
I__47/O                              IoInMux                      259              4682   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4682   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6919   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              6919   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9007   +INF  FALL       1
o_UART_TX                            corePackage                    0              9007   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

