<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><meta name="keywords" content="rust, rustlang, rust-lang"><title>List of all items in this crate</title><link rel="stylesheet" type="text/css" href="../normalize1.39.0.css"><link rel="stylesheet" type="text/css" href="../rustdoc1.39.0.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../dark1.39.0.css"><link rel="stylesheet" type="text/css" href="../light1.39.0.css" id="themeStyle"><script src="../storage1.39.0.js"></script><noscript><link rel="stylesheet" href="../noscript1.39.0.css"></noscript><link rel="shortcut icon" href="../favicon1.39.0.ico"><style type="text/css">#crate-search{background-image:url("../down-arrow1.39.0.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../core/index.html'><div class='logo-container'><img src='../rust-logo1.39.0.png' alt='logo'></div></a><p class='location'>Crate core</p><div class='block version'><p>Version 1.39.0 (4560ea788 2019-11-04)</p></div><a id='all-types' href='index.html'><p>Back to index</p></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../brush1.39.0.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../theme1.39.0.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../settings.html"><img src="../wheel1.39.0.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span>
        </span>
        <span class='in-band'>List of all items</span></h1><h3 id='Structs'>Structs</h3><ul class='structs docblock'><li><a href='alloc/struct.AllocErr.html'>alloc::AllocErr</a></li><li><a href='alloc/struct.CannotReallocInPlace.html'>alloc::CannotReallocInPlace</a></li><li><a href='alloc/struct.Excess.html'>alloc::Excess</a></li><li><a href='alloc/struct.Layout.html'>alloc::Layout</a></li><li><a href='alloc/struct.LayoutErr.html'>alloc::LayoutErr</a></li><li><a href='any/struct.TypeId.html'>any::TypeId</a></li><li><a href='arch/aarch64/struct.APSR.html'>arch::aarch64::APSR</a></li><li><a href='arch/aarch64/struct.SY.html'>arch::aarch64::SY</a></li><li><a href='arch/aarch64/struct.float32x2_t.html'>arch::aarch64::float32x2_t</a></li><li><a href='arch/aarch64/struct.float32x4_t.html'>arch::aarch64::float32x4_t</a></li><li><a href='arch/aarch64/struct.float64x1_t.html'>arch::aarch64::float64x1_t</a></li><li><a href='arch/aarch64/struct.float64x2_t.html'>arch::aarch64::float64x2_t</a></li><li><a href='arch/aarch64/struct.int16x4_t.html'>arch::aarch64::int16x4_t</a></li><li><a href='arch/aarch64/struct.int16x8_t.html'>arch::aarch64::int16x8_t</a></li><li><a href='arch/aarch64/struct.int32x2_t.html'>arch::aarch64::int32x2_t</a></li><li><a href='arch/aarch64/struct.int32x4_t.html'>arch::aarch64::int32x4_t</a></li><li><a href='arch/aarch64/struct.int64x1_t.html'>arch::aarch64::int64x1_t</a></li><li><a href='arch/aarch64/struct.int64x2_t.html'>arch::aarch64::int64x2_t</a></li><li><a href='arch/aarch64/struct.int8x16_t.html'>arch::aarch64::int8x16_t</a></li><li><a href='arch/aarch64/struct.int8x16x2_t.html'>arch::aarch64::int8x16x2_t</a></li><li><a href='arch/aarch64/struct.int8x16x3_t.html'>arch::aarch64::int8x16x3_t</a></li><li><a href='arch/aarch64/struct.int8x16x4_t.html'>arch::aarch64::int8x16x4_t</a></li><li><a href='arch/aarch64/struct.int8x8_t.html'>arch::aarch64::int8x8_t</a></li><li><a href='arch/aarch64/struct.int8x8x2_t.html'>arch::aarch64::int8x8x2_t</a></li><li><a href='arch/aarch64/struct.int8x8x3_t.html'>arch::aarch64::int8x8x3_t</a></li><li><a href='arch/aarch64/struct.int8x8x4_t.html'>arch::aarch64::int8x8x4_t</a></li><li><a href='arch/aarch64/struct.poly16x4_t.html'>arch::aarch64::poly16x4_t</a></li><li><a href='arch/aarch64/struct.poly16x8_t.html'>arch::aarch64::poly16x8_t</a></li><li><a href='arch/aarch64/struct.poly64x1_t.html'>arch::aarch64::poly64x1_t</a></li><li><a href='arch/aarch64/struct.poly64x2_t.html'>arch::aarch64::poly64x2_t</a></li><li><a href='arch/aarch64/struct.poly8x16_t.html'>arch::aarch64::poly8x16_t</a></li><li><a href='arch/aarch64/struct.poly8x16x2_t.html'>arch::aarch64::poly8x16x2_t</a></li><li><a href='arch/aarch64/struct.poly8x16x3_t.html'>arch::aarch64::poly8x16x3_t</a></li><li><a href='arch/aarch64/struct.poly8x16x4_t.html'>arch::aarch64::poly8x16x4_t</a></li><li><a href='arch/aarch64/struct.poly8x8_t.html'>arch::aarch64::poly8x8_t</a></li><li><a href='arch/aarch64/struct.poly8x8x2_t.html'>arch::aarch64::poly8x8x2_t</a></li><li><a href='arch/aarch64/struct.poly8x8x3_t.html'>arch::aarch64::poly8x8x3_t</a></li><li><a href='arch/aarch64/struct.poly8x8x4_t.html'>arch::aarch64::poly8x8x4_t</a></li><li><a href='arch/aarch64/struct.uint16x4_t.html'>arch::aarch64::uint16x4_t</a></li><li><a href='arch/aarch64/struct.uint16x8_t.html'>arch::aarch64::uint16x8_t</a></li><li><a href='arch/aarch64/struct.uint32x2_t.html'>arch::aarch64::uint32x2_t</a></li><li><a href='arch/aarch64/struct.uint32x4_t.html'>arch::aarch64::uint32x4_t</a></li><li><a href='arch/aarch64/struct.uint64x1_t.html'>arch::aarch64::uint64x1_t</a></li><li><a href='arch/aarch64/struct.uint64x2_t.html'>arch::aarch64::uint64x2_t</a></li><li><a href='arch/aarch64/struct.uint8x16_t.html'>arch::aarch64::uint8x16_t</a></li><li><a href='arch/aarch64/struct.uint8x16x2_t.html'>arch::aarch64::uint8x16x2_t</a></li><li><a href='arch/aarch64/struct.uint8x16x3_t.html'>arch::aarch64::uint8x16x3_t</a></li><li><a href='arch/aarch64/struct.uint8x16x4_t.html'>arch::aarch64::uint8x16x4_t</a></li><li><a href='arch/aarch64/struct.uint8x8_t.html'>arch::aarch64::uint8x8_t</a></li><li><a href='arch/aarch64/struct.uint8x8x2_t.html'>arch::aarch64::uint8x8x2_t</a></li><li><a href='arch/aarch64/struct.uint8x8x3_t.html'>arch::aarch64::uint8x8x3_t</a></li><li><a href='arch/aarch64/struct.uint8x8x4_t.html'>arch::aarch64::uint8x8x4_t</a></li><li><a href='arch/arm/struct.APSR.html'>arch::arm::APSR</a></li><li><a href='arch/arm/struct.SY.html'>arch::arm::SY</a></li><li><a href='arch/arm/struct.float32x2_t.html'>arch::arm::float32x2_t</a></li><li><a href='arch/arm/struct.float32x4_t.html'>arch::arm::float32x4_t</a></li><li><a href='arch/arm/struct.int16x4_t.html'>arch::arm::int16x4_t</a></li><li><a href='arch/arm/struct.int16x8_t.html'>arch::arm::int16x8_t</a></li><li><a href='arch/arm/struct.int32x2_t.html'>arch::arm::int32x2_t</a></li><li><a href='arch/arm/struct.int32x4_t.html'>arch::arm::int32x4_t</a></li><li><a href='arch/arm/struct.int64x1_t.html'>arch::arm::int64x1_t</a></li><li><a href='arch/arm/struct.int64x2_t.html'>arch::arm::int64x2_t</a></li><li><a href='arch/arm/struct.int8x16_t.html'>arch::arm::int8x16_t</a></li><li><a href='arch/arm/struct.int8x8_t.html'>arch::arm::int8x8_t</a></li><li><a href='arch/arm/struct.int8x8x2_t.html'>arch::arm::int8x8x2_t</a></li><li><a href='arch/arm/struct.int8x8x3_t.html'>arch::arm::int8x8x3_t</a></li><li><a href='arch/arm/struct.int8x8x4_t.html'>arch::arm::int8x8x4_t</a></li><li><a href='arch/arm/struct.poly16x4_t.html'>arch::arm::poly16x4_t</a></li><li><a href='arch/arm/struct.poly16x8_t.html'>arch::arm::poly16x8_t</a></li><li><a href='arch/arm/struct.poly8x16_t.html'>arch::arm::poly8x16_t</a></li><li><a href='arch/arm/struct.poly8x8_t.html'>arch::arm::poly8x8_t</a></li><li><a href='arch/arm/struct.poly8x8x2_t.html'>arch::arm::poly8x8x2_t</a></li><li><a href='arch/arm/struct.poly8x8x3_t.html'>arch::arm::poly8x8x3_t</a></li><li><a href='arch/arm/struct.poly8x8x4_t.html'>arch::arm::poly8x8x4_t</a></li><li><a href='arch/arm/struct.uint16x4_t.html'>arch::arm::uint16x4_t</a></li><li><a href='arch/arm/struct.uint16x8_t.html'>arch::arm::uint16x8_t</a></li><li><a href='arch/arm/struct.uint32x2_t.html'>arch::arm::uint32x2_t</a></li><li><a href='arch/arm/struct.uint32x4_t.html'>arch::arm::uint32x4_t</a></li><li><a href='arch/arm/struct.uint64x1_t.html'>arch::arm::uint64x1_t</a></li><li><a href='arch/arm/struct.uint64x2_t.html'>arch::arm::uint64x2_t</a></li><li><a href='arch/arm/struct.uint8x16_t.html'>arch::arm::uint8x16_t</a></li><li><a href='arch/arm/struct.uint8x8_t.html'>arch::arm::uint8x8_t</a></li><li><a href='arch/arm/struct.uint8x8x2_t.html'>arch::arm::uint8x8x2_t</a></li><li><a href='arch/arm/struct.uint8x8x3_t.html'>arch::arm::uint8x8x3_t</a></li><li><a href='arch/arm/struct.uint8x8x4_t.html'>arch::arm::uint8x8x4_t</a></li><li><a href='arch/mips64/struct.v16i8.html'>arch::mips64::v16i8</a></li><li><a href='arch/mips64/struct.v16u8.html'>arch::mips64::v16u8</a></li><li><a href='arch/mips64/struct.v2f64.html'>arch::mips64::v2f64</a></li><li><a href='arch/mips64/struct.v2i64.html'>arch::mips64::v2i64</a></li><li><a href='arch/mips64/struct.v2u64.html'>arch::mips64::v2u64</a></li><li><a href='arch/mips64/struct.v4f32.html'>arch::mips64::v4f32</a></li><li><a href='arch/mips64/struct.v4i32.html'>arch::mips64::v4i32</a></li><li><a href='arch/mips64/struct.v4u32.html'>arch::mips64::v4u32</a></li><li><a href='arch/mips64/struct.v8i16.html'>arch::mips64::v8i16</a></li><li><a href='arch/mips64/struct.v8u16.html'>arch::mips64::v8u16</a></li><li><a href='arch/mips/struct.v16i8.html'>arch::mips::v16i8</a></li><li><a href='arch/mips/struct.v16u8.html'>arch::mips::v16u8</a></li><li><a href='arch/mips/struct.v2f64.html'>arch::mips::v2f64</a></li><li><a href='arch/mips/struct.v2i64.html'>arch::mips::v2i64</a></li><li><a href='arch/mips/struct.v2u64.html'>arch::mips::v2u64</a></li><li><a href='arch/mips/struct.v4f32.html'>arch::mips::v4f32</a></li><li><a href='arch/mips/struct.v4i32.html'>arch::mips::v4i32</a></li><li><a href='arch/mips/struct.v4u32.html'>arch::mips::v4u32</a></li><li><a href='arch/mips/struct.v8i16.html'>arch::mips::v8i16</a></li><li><a href='arch/mips/struct.v8u16.html'>arch::mips::v8u16</a></li><li><a href='arch/powerpc64/struct.vector_bool_long.html'>arch::powerpc64::vector_bool_long</a></li><li><a href='arch/powerpc64/struct.vector_double.html'>arch::powerpc64::vector_double</a></li><li><a href='arch/powerpc64/struct.vector_signed_long.html'>arch::powerpc64::vector_signed_long</a></li><li><a href='arch/powerpc64/struct.vector_unsigned_long.html'>arch::powerpc64::vector_unsigned_long</a></li><li><a href='arch/powerpc/struct.vector_bool_long.html'>arch::powerpc::vector_bool_long</a></li><li><a href='arch/powerpc/struct.vector_double.html'>arch::powerpc::vector_double</a></li><li><a href='arch/powerpc/struct.vector_signed_long.html'>arch::powerpc::vector_signed_long</a></li><li><a href='arch/powerpc/struct.vector_unsigned_long.html'>arch::powerpc::vector_unsigned_long</a></li><li><a href='arch/wasm32/struct.v128.html'>arch::wasm32::v128</a></li><li><a href='arch/x86/struct.CpuidResult.html'>arch::x86::CpuidResult</a></li><li><a href='arch/x86/struct.__m128.html'>arch::x86::__m128</a></li><li><a href='arch/x86/struct.__m128d.html'>arch::x86::__m128d</a></li><li><a href='arch/x86/struct.__m128i.html'>arch::x86::__m128i</a></li><li><a href='arch/x86/struct.__m256.html'>arch::x86::__m256</a></li><li><a href='arch/x86/struct.__m256d.html'>arch::x86::__m256d</a></li><li><a href='arch/x86/struct.__m256i.html'>arch::x86::__m256i</a></li><li><a href='arch/x86/struct.__m512.html'>arch::x86::__m512</a></li><li><a href='arch/x86/struct.__m512d.html'>arch::x86::__m512d</a></li><li><a href='arch/x86/struct.__m512i.html'>arch::x86::__m512i</a></li><li><a href='arch/x86/struct.__m64.html'>arch::x86::__m64</a></li><li><a href='arch/x86_64/struct.CpuidResult.html'>arch::x86_64::CpuidResult</a></li><li><a href='arch/x86_64/struct.__m128.html'>arch::x86_64::__m128</a></li><li><a href='arch/x86_64/struct.__m128d.html'>arch::x86_64::__m128d</a></li><li><a href='arch/x86_64/struct.__m128i.html'>arch::x86_64::__m128i</a></li><li><a href='arch/x86_64/struct.__m256.html'>arch::x86_64::__m256</a></li><li><a href='arch/x86_64/struct.__m256d.html'>arch::x86_64::__m256d</a></li><li><a href='arch/x86_64/struct.__m256i.html'>arch::x86_64::__m256i</a></li><li><a href='arch/x86_64/struct.__m512.html'>arch::x86_64::__m512</a></li><li><a href='arch/x86_64/struct.__m512d.html'>arch::x86_64::__m512d</a></li><li><a href='arch/x86_64/struct.__m512i.html'>arch::x86_64::__m512i</a></li><li><a href='arch/x86_64/struct.__m64.html'>arch::x86_64::__m64</a></li><li><a href='array/struct.TryFromSliceError.html'>array::TryFromSliceError</a></li><li><a href='ascii/struct.EscapeDefault.html'>ascii::EscapeDefault</a></li><li><a href='cell/struct.BorrowError.html'>cell::BorrowError</a></li><li><a href='cell/struct.BorrowMutError.html'>cell::BorrowMutError</a></li><li><a href='cell/struct.Cell.html'>cell::Cell</a></li><li><a href='cell/struct.Ref.html'>cell::Ref</a></li><li><a href='cell/struct.RefCell.html'>cell::RefCell</a></li><li><a href='cell/struct.RefMut.html'>cell::RefMut</a></li><li><a href='cell/struct.UnsafeCell.html'>cell::UnsafeCell</a></li><li><a href='char/struct.CharTryFromError.html'>char::CharTryFromError</a></li><li><a href='char/struct.DecodeUtf16.html'>char::DecodeUtf16</a></li><li><a href='char/struct.DecodeUtf16Error.html'>char::DecodeUtf16Error</a></li><li><a href='char/struct.EscapeDebug.html'>char::EscapeDebug</a></li><li><a href='char/struct.EscapeDefault.html'>char::EscapeDefault</a></li><li><a href='char/struct.EscapeUnicode.html'>char::EscapeUnicode</a></li><li><a href='char/struct.ParseCharError.html'>char::ParseCharError</a></li><li><a href='char/struct.ToLowercase.html'>char::ToLowercase</a></li><li><a href='char/struct.ToUppercase.html'>char::ToUppercase</a></li><li><a href='char/struct.UnicodeVersion.html'>char::UnicodeVersion</a></li><li><a href='cmp/struct.Reverse.html'>cmp::Reverse</a></li><li><a href='ffi/struct.VaList.html'>ffi::VaList</a></li><li><a href='ffi/struct.VaListImpl.html'>ffi::VaListImpl</a></li><li><a href='fmt/struct.Arguments.html'>fmt::Arguments</a></li><li><a href='fmt/struct.DebugList.html'>fmt::DebugList</a></li><li><a href='fmt/struct.DebugMap.html'>fmt::DebugMap</a></li><li><a href='fmt/struct.DebugSet.html'>fmt::DebugSet</a></li><li><a href='fmt/struct.DebugStruct.html'>fmt::DebugStruct</a></li><li><a href='fmt/struct.DebugTuple.html'>fmt::DebugTuple</a></li><li><a href='fmt/struct.Error.html'>fmt::Error</a></li><li><a href='fmt/struct.Formatter.html'>fmt::Formatter</a></li><li><a href='hash/struct.BuildHasherDefault.html'>hash::BuildHasherDefault</a></li><li><a href='hash/struct.SipHasher.html'>hash::SipHasher</a></li><li><a href='iter/struct.Chain.html'>iter::Chain</a></li><li><a href='iter/struct.Cloned.html'>iter::Cloned</a></li><li><a href='iter/struct.Copied.html'>iter::Copied</a></li><li><a href='iter/struct.Cycle.html'>iter::Cycle</a></li><li><a href='iter/struct.Empty.html'>iter::Empty</a></li><li><a href='iter/struct.Enumerate.html'>iter::Enumerate</a></li><li><a href='iter/struct.Filter.html'>iter::Filter</a></li><li><a href='iter/struct.FilterMap.html'>iter::FilterMap</a></li><li><a href='iter/struct.FlatMap.html'>iter::FlatMap</a></li><li><a href='iter/struct.Flatten.html'>iter::Flatten</a></li><li><a href='iter/struct.FromFn.html'>iter::FromFn</a></li><li><a href='iter/struct.Fuse.html'>iter::Fuse</a></li><li><a href='iter/struct.Inspect.html'>iter::Inspect</a></li><li><a href='iter/struct.Map.html'>iter::Map</a></li><li><a href='iter/struct.Once.html'>iter::Once</a></li><li><a href='iter/struct.OnceWith.html'>iter::OnceWith</a></li><li><a href='iter/struct.Peekable.html'>iter::Peekable</a></li><li><a href='iter/struct.Repeat.html'>iter::Repeat</a></li><li><a href='iter/struct.RepeatWith.html'>iter::RepeatWith</a></li><li><a href='iter/struct.Rev.html'>iter::Rev</a></li><li><a href='iter/struct.Scan.html'>iter::Scan</a></li><li><a href='iter/struct.Skip.html'>iter::Skip</a></li><li><a href='iter/struct.SkipWhile.html'>iter::SkipWhile</a></li><li><a href='iter/struct.StepBy.html'>iter::StepBy</a></li><li><a href='iter/struct.Successors.html'>iter::Successors</a></li><li><a href='iter/struct.Take.html'>iter::Take</a></li><li><a href='iter/struct.TakeWhile.html'>iter::TakeWhile</a></li><li><a href='iter/struct.Zip.html'>iter::Zip</a></li><li><a href='marker/struct.PhantomData.html'>marker::PhantomData</a></li><li><a href='marker/struct.PhantomPinned.html'>marker::PhantomPinned</a></li><li><a href='mem/struct.Discriminant.html'>mem::Discriminant</a></li><li><a href='mem/struct.ManuallyDrop.html'>mem::ManuallyDrop</a></li><li><a href='num/struct.NonZeroI128.html'>num::NonZeroI128</a></li><li><a href='num/struct.NonZeroI16.html'>num::NonZeroI16</a></li><li><a href='num/struct.NonZeroI32.html'>num::NonZeroI32</a></li><li><a href='num/struct.NonZeroI64.html'>num::NonZeroI64</a></li><li><a href='num/struct.NonZeroI8.html'>num::NonZeroI8</a></li><li><a href='num/struct.NonZeroIsize.html'>num::NonZeroIsize</a></li><li><a href='num/struct.NonZeroU128.html'>num::NonZeroU128</a></li><li><a href='num/struct.NonZeroU16.html'>num::NonZeroU16</a></li><li><a href='num/struct.NonZeroU32.html'>num::NonZeroU32</a></li><li><a href='num/struct.NonZeroU64.html'>num::NonZeroU64</a></li><li><a href='num/struct.NonZeroU8.html'>num::NonZeroU8</a></li><li><a href='num/struct.NonZeroUsize.html'>num::NonZeroUsize</a></li><li><a href='num/struct.ParseFloatError.html'>num::ParseFloatError</a></li><li><a href='num/struct.ParseIntError.html'>num::ParseIntError</a></li><li><a href='num/struct.TryFromIntError.html'>num::TryFromIntError</a></li><li><a href='num/struct.Wrapping.html'>num::Wrapping</a></li><li><a href='ops/struct.Range.html'>ops::Range</a></li><li><a href='ops/struct.RangeFrom.html'>ops::RangeFrom</a></li><li><a href='ops/struct.RangeFull.html'>ops::RangeFull</a></li><li><a href='ops/struct.RangeInclusive.html'>ops::RangeInclusive</a></li><li><a href='ops/struct.RangeTo.html'>ops::RangeTo</a></li><li><a href='ops/struct.RangeToInclusive.html'>ops::RangeToInclusive</a></li><li><a href='option/struct.IntoIter.html'>option::IntoIter</a></li><li><a href='option/struct.Iter.html'>option::Iter</a></li><li><a href='option/struct.IterMut.html'>option::IterMut</a></li><li><a href='option/struct.NoneError.html'>option::NoneError</a></li><li><a href='panic/struct.Location.html'>panic::Location</a></li><li><a href='panic/struct.PanicInfo.html'>panic::PanicInfo</a></li><li><a href='pin/struct.Pin.html'>pin::Pin</a></li><li><a href='ptr/struct.NonNull.html'>ptr::NonNull</a></li><li><a href='raw/struct.TraitObject.html'>raw::TraitObject</a></li><li><a href='result/struct.IntoIter.html'>result::IntoIter</a></li><li><a href='result/struct.Iter.html'>result::Iter</a></li><li><a href='result/struct.IterMut.html'>result::IterMut</a></li><li><a href='slice/struct.Chunks.html'>slice::Chunks</a></li><li><a href='slice/struct.ChunksExact.html'>slice::ChunksExact</a></li><li><a href='slice/struct.ChunksExactMut.html'>slice::ChunksExactMut</a></li><li><a href='slice/struct.ChunksMut.html'>slice::ChunksMut</a></li><li><a href='slice/struct.Iter.html'>slice::Iter</a></li><li><a href='slice/struct.IterMut.html'>slice::IterMut</a></li><li><a href='slice/struct.RChunks.html'>slice::RChunks</a></li><li><a href='slice/struct.RChunksExact.html'>slice::RChunksExact</a></li><li><a href='slice/struct.RChunksExactMut.html'>slice::RChunksExactMut</a></li><li><a href='slice/struct.RChunksMut.html'>slice::RChunksMut</a></li><li><a href='slice/struct.RSplit.html'>slice::RSplit</a></li><li><a href='slice/struct.RSplitMut.html'>slice::RSplitMut</a></li><li><a href='slice/struct.RSplitN.html'>slice::RSplitN</a></li><li><a href='slice/struct.RSplitNMut.html'>slice::RSplitNMut</a></li><li><a href='slice/struct.Split.html'>slice::Split</a></li><li><a href='slice/struct.SplitMut.html'>slice::SplitMut</a></li><li><a href='slice/struct.SplitN.html'>slice::SplitN</a></li><li><a href='slice/struct.SplitNMut.html'>slice::SplitNMut</a></li><li><a href='slice/struct.Windows.html'>slice::Windows</a></li><li><a href='str/struct.Bytes.html'>str::Bytes</a></li><li><a href='str/struct.CharIndices.html'>str::CharIndices</a></li><li><a href='str/struct.Chars.html'>str::Chars</a></li><li><a href='str/struct.EncodeUtf16.html'>str::EncodeUtf16</a></li><li><a href='str/struct.EscapeDebug.html'>str::EscapeDebug</a></li><li><a href='str/struct.EscapeDefault.html'>str::EscapeDefault</a></li><li><a href='str/struct.EscapeUnicode.html'>str::EscapeUnicode</a></li><li><a href='str/struct.Lines.html'>str::Lines</a></li><li><a href='str/struct.LinesAny.html'>str::LinesAny</a></li><li><a href='str/struct.MatchIndices.html'>str::MatchIndices</a></li><li><a href='str/struct.Matches.html'>str::Matches</a></li><li><a href='str/struct.ParseBoolError.html'>str::ParseBoolError</a></li><li><a href='str/struct.RMatchIndices.html'>str::RMatchIndices</a></li><li><a href='str/struct.RMatches.html'>str::RMatches</a></li><li><a href='str/struct.RSplit.html'>str::RSplit</a></li><li><a href='str/struct.RSplitN.html'>str::RSplitN</a></li><li><a href='str/struct.RSplitTerminator.html'>str::RSplitTerminator</a></li><li><a href='str/struct.Split.html'>str::Split</a></li><li><a href='str/struct.SplitAsciiWhitespace.html'>str::SplitAsciiWhitespace</a></li><li><a href='str/struct.SplitN.html'>str::SplitN</a></li><li><a href='str/struct.SplitTerminator.html'>str::SplitTerminator</a></li><li><a href='str/struct.SplitWhitespace.html'>str::SplitWhitespace</a></li><li><a href='str/struct.Utf8Error.html'>str::Utf8Error</a></li><li><a href='str/lossy/struct.Utf8Lossy.html'>str::lossy::Utf8Lossy</a></li><li><a href='str/lossy/struct.Utf8LossyChunk.html'>str::lossy::Utf8LossyChunk</a></li><li><a href='str/lossy/struct.Utf8LossyChunksIter.html'>str::lossy::Utf8LossyChunksIter</a></li><li><a href='str/pattern/struct.CharPredicateSearcher.html'>str::pattern::CharPredicateSearcher</a></li><li><a href='str/pattern/struct.CharSearcher.html'>str::pattern::CharSearcher</a></li><li><a href='str/pattern/struct.CharSliceSearcher.html'>str::pattern::CharSliceSearcher</a></li><li><a href='str/pattern/struct.StrSearcher.html'>str::pattern::StrSearcher</a></li><li><a href='sync/atomic/struct.AtomicBool.html'>sync::atomic::AtomicBool</a></li><li><a href='sync/atomic/struct.AtomicI16.html'>sync::atomic::AtomicI16</a></li><li><a href='sync/atomic/struct.AtomicI32.html'>sync::atomic::AtomicI32</a></li><li><a href='sync/atomic/struct.AtomicI64.html'>sync::atomic::AtomicI64</a></li><li><a href='sync/atomic/struct.AtomicI8.html'>sync::atomic::AtomicI8</a></li><li><a href='sync/atomic/struct.AtomicIsize.html'>sync::atomic::AtomicIsize</a></li><li><a href='sync/atomic/struct.AtomicPtr.html'>sync::atomic::AtomicPtr</a></li><li><a href='sync/atomic/struct.AtomicU16.html'>sync::atomic::AtomicU16</a></li><li><a href='sync/atomic/struct.AtomicU32.html'>sync::atomic::AtomicU32</a></li><li><a href='sync/atomic/struct.AtomicU64.html'>sync::atomic::AtomicU64</a></li><li><a href='sync/atomic/struct.AtomicU8.html'>sync::atomic::AtomicU8</a></li><li><a href='sync/atomic/struct.AtomicUsize.html'>sync::atomic::AtomicUsize</a></li><li><a href='task/struct.Context.html'>task::Context</a></li><li><a href='task/struct.RawWaker.html'>task::RawWaker</a></li><li><a href='task/struct.RawWakerVTable.html'>task::RawWakerVTable</a></li><li><a href='task/struct.Waker.html'>task::Waker</a></li><li><a href='time/struct.Duration.html'>time::Duration</a></li></ul><h3 id='Enums'>Enums</h3><ul class='enums docblock'><li><a href='cmp/enum.Ordering.html'>cmp::Ordering</a></li><li><a href='convert/enum.Infallible.html'>convert::Infallible</a></li><li><a href='ffi/enum.c_void.html'>ffi::c_void</a></li><li><a href='fmt/enum.Alignment.html'>fmt::Alignment</a></li><li><a href='num/enum.FpCategory.html'>num::FpCategory</a></li><li><a href='num/enum.IntErrorKind.html'>num::IntErrorKind</a></li><li><a href='ops/enum.Bound.html'>ops::Bound</a></li><li><a href='ops/enum.GeneratorState.html'>ops::GeneratorState</a></li><li><a href='option/enum.Option.html'>option::Option</a></li><li><a href='result/enum.Result.html'>result::Result</a></li><li><a href='str/pattern/enum.SearchStep.html'>str::pattern::SearchStep</a></li><li><a href='sync/atomic/enum.Ordering.html'>sync::atomic::Ordering</a></li><li><a href='task/enum.Poll.html'>task::Poll</a></li></ul><h3 id='Unions'>Unions</h3><ul class='unions docblock'><li><a href='mem/union.MaybeUninit.html'>mem::MaybeUninit</a></li></ul><h3 id='Traits'>Traits</h3><ul class='traits docblock'><li><a href='alloc/trait.Alloc.html'>alloc::Alloc</a></li><li><a href='alloc/trait.GlobalAlloc.html'>alloc::GlobalAlloc</a></li><li><a href='any/trait.Any.html'>any::Any</a></li><li><a href='array/trait.FixedSizeArray.html'>array::FixedSizeArray</a></li><li><a href='array/trait.LengthAtMost32.html'>array::LengthAtMost32</a></li><li><a href='borrow/trait.Borrow.html'>borrow::Borrow</a></li><li><a href='borrow/trait.BorrowMut.html'>borrow::BorrowMut</a></li><li><a href='clone/trait.Clone.html'>clone::Clone</a></li><li><a href='cmp/trait.Eq.html'>cmp::Eq</a></li><li><a href='cmp/trait.Ord.html'>cmp::Ord</a></li><li><a href='cmp/trait.PartialEq.html'>cmp::PartialEq</a></li><li><a href='cmp/trait.PartialOrd.html'>cmp::PartialOrd</a></li><li><a href='convert/trait.AsMut.html'>convert::AsMut</a></li><li><a href='convert/trait.AsRef.html'>convert::AsRef</a></li><li><a href='convert/trait.From.html'>convert::From</a></li><li><a href='convert/trait.Into.html'>convert::Into</a></li><li><a href='convert/trait.TryFrom.html'>convert::TryFrom</a></li><li><a href='convert/trait.TryInto.html'>convert::TryInto</a></li><li><a href='default/trait.Default.html'>default::Default</a></li><li><a href='fmt/trait.Binary.html'>fmt::Binary</a></li><li><a href='fmt/trait.Debug.html'>fmt::Debug</a></li><li><a href='fmt/trait.Display.html'>fmt::Display</a></li><li><a href='fmt/trait.LowerExp.html'>fmt::LowerExp</a></li><li><a href='fmt/trait.LowerHex.html'>fmt::LowerHex</a></li><li><a href='fmt/trait.Octal.html'>fmt::Octal</a></li><li><a href='fmt/trait.Pointer.html'>fmt::Pointer</a></li><li><a href='fmt/trait.UpperExp.html'>fmt::UpperExp</a></li><li><a href='fmt/trait.UpperHex.html'>fmt::UpperHex</a></li><li><a href='fmt/trait.Write.html'>fmt::Write</a></li><li><a href='future/trait.Future.html'>future::Future</a></li><li><a href='hash/trait.BuildHasher.html'>hash::BuildHasher</a></li><li><a href='hash/trait.Hash.html'>hash::Hash</a></li><li><a href='hash/trait.Hasher.html'>hash::Hasher</a></li><li><a href='iter/trait.DoubleEndedIterator.html'>iter::DoubleEndedIterator</a></li><li><a href='iter/trait.ExactSizeIterator.html'>iter::ExactSizeIterator</a></li><li><a href='iter/trait.Extend.html'>iter::Extend</a></li><li><a href='iter/trait.FromIterator.html'>iter::FromIterator</a></li><li><a href='iter/trait.FusedIterator.html'>iter::FusedIterator</a></li><li><a href='iter/trait.IntoIterator.html'>iter::IntoIterator</a></li><li><a href='iter/trait.Iterator.html'>iter::Iterator</a></li><li><a href='iter/trait.Product.html'>iter::Product</a></li><li><a href='iter/trait.Step.html'>iter::Step</a></li><li><a href='iter/trait.Sum.html'>iter::Sum</a></li><li><a href='iter/trait.TrustedLen.html'>iter::TrustedLen</a></li><li><a href='marker/trait.Copy.html'>marker::Copy</a></li><li><a href='marker/trait.Send.html'>marker::Send</a></li><li><a href='marker/trait.Sized.html'>marker::Sized</a></li><li><a href='marker/trait.Sync.html'>marker::Sync</a></li><li><a href='marker/trait.Unpin.html'>marker::Unpin</a></li><li><a href='marker/trait.Unsize.html'>marker::Unsize</a></li><li><a href='ops/trait.Add.html'>ops::Add</a></li><li><a href='ops/trait.AddAssign.html'>ops::AddAssign</a></li><li><a href='ops/trait.BitAnd.html'>ops::BitAnd</a></li><li><a href='ops/trait.BitAndAssign.html'>ops::BitAndAssign</a></li><li><a href='ops/trait.BitOr.html'>ops::BitOr</a></li><li><a href='ops/trait.BitOrAssign.html'>ops::BitOrAssign</a></li><li><a href='ops/trait.BitXor.html'>ops::BitXor</a></li><li><a href='ops/trait.BitXorAssign.html'>ops::BitXorAssign</a></li><li><a href='ops/trait.CoerceUnsized.html'>ops::CoerceUnsized</a></li><li><a href='ops/trait.Deref.html'>ops::Deref</a></li><li><a href='ops/trait.DerefMut.html'>ops::DerefMut</a></li><li><a href='ops/trait.DispatchFromDyn.html'>ops::DispatchFromDyn</a></li><li><a href='ops/trait.Div.html'>ops::Div</a></li><li><a href='ops/trait.DivAssign.html'>ops::DivAssign</a></li><li><a href='ops/trait.Drop.html'>ops::Drop</a></li><li><a href='ops/trait.Fn.html'>ops::Fn</a></li><li><a href='ops/trait.FnMut.html'>ops::FnMut</a></li><li><a href='ops/trait.FnOnce.html'>ops::FnOnce</a></li><li><a href='ops/trait.Generator.html'>ops::Generator</a></li><li><a href='ops/trait.Index.html'>ops::Index</a></li><li><a href='ops/trait.IndexMut.html'>ops::IndexMut</a></li><li><a href='ops/trait.Mul.html'>ops::Mul</a></li><li><a href='ops/trait.MulAssign.html'>ops::MulAssign</a></li><li><a href='ops/trait.Neg.html'>ops::Neg</a></li><li><a href='ops/trait.Not.html'>ops::Not</a></li><li><a href='ops/trait.RangeBounds.html'>ops::RangeBounds</a></li><li><a href='ops/trait.Rem.html'>ops::Rem</a></li><li><a href='ops/trait.RemAssign.html'>ops::RemAssign</a></li><li><a href='ops/trait.Shl.html'>ops::Shl</a></li><li><a href='ops/trait.ShlAssign.html'>ops::ShlAssign</a></li><li><a href='ops/trait.Shr.html'>ops::Shr</a></li><li><a href='ops/trait.ShrAssign.html'>ops::ShrAssign</a></li><li><a href='ops/trait.Sub.html'>ops::Sub</a></li><li><a href='ops/trait.SubAssign.html'>ops::SubAssign</a></li><li><a href='ops/trait.Try.html'>ops::Try</a></li><li><a href='slice/trait.SliceIndex.html'>slice::SliceIndex</a></li><li><a href='str/trait.FromStr.html'>str::FromStr</a></li><li><a href='str/pattern/trait.DoubleEndedSearcher.html'>str::pattern::DoubleEndedSearcher</a></li><li><a href='str/pattern/trait.Pattern.html'>str::pattern::Pattern</a></li><li><a href='str/pattern/trait.ReverseSearcher.html'>str::pattern::ReverseSearcher</a></li><li><a href='str/pattern/trait.Searcher.html'>str::pattern::Searcher</a></li></ul><h3 id='Macros'>Macros</h3><ul class='macros docblock'><li><a href='macro.Clone.html'>Clone</a></li><li><a href='macro.Copy.html'>Copy</a></li><li><a href='macro.Debug.html'>Debug</a></li><li><a href='macro.Default.html'>Default</a></li><li><a href='macro.Eq.html'>Eq</a></li><li><a href='macro.Hash.html'>Hash</a></li><li><a href='macro.Ord.html'>Ord</a></li><li><a href='macro.PartialEq.html'>PartialEq</a></li><li><a href='macro.PartialOrd.html'>PartialOrd</a></li><li><a href='macro.RustcDecodable.html'>RustcDecodable</a></li><li><a href='macro.RustcEncodable.html'>RustcEncodable</a></li><li><a href='macro.asm.html'>asm</a></li><li><a href='macro.assert.html'>assert</a></li><li><a href='macro.assert_eq.html'>assert_eq</a></li><li><a href='macro.assert_ne.html'>assert_ne</a></li><li><a href='macro.bench.html'>bench</a></li><li><a href='macro.cfg.html'>cfg</a></li><li><a href='macro.column.html'>column</a></li><li><a href='macro.compile_error.html'>compile_error</a></li><li><a href='macro.concat.html'>concat</a></li><li><a href='macro.concat_idents.html'>concat_idents</a></li><li><a href='macro.debug_assert.html'>debug_assert</a></li><li><a href='macro.debug_assert_eq.html'>debug_assert_eq</a></li><li><a href='macro.debug_assert_ne.html'>debug_assert_ne</a></li><li><a href='macro.env.html'>env</a></li><li><a href='macro.file.html'>file</a></li><li><a href='fmt/macro.Debug.html'>fmt::Debug</a></li><li><a href='macro.format_args.html'>format_args</a></li><li><a href='macro.format_args_nl.html'>format_args_nl</a></li><li><a href='macro.global_allocator.html'>global_allocator</a></li><li><a href='macro.global_asm.html'>global_asm</a></li><li><a href='hash/macro.Hash.html'>hash::Hash</a></li><li><a href='macro.include.html'>include</a></li><li><a href='macro.include_bytes.html'>include_bytes</a></li><li><a href='macro.include_str.html'>include_str</a></li><li><a href='macro.line.html'>line</a></li><li><a href='macro.log_syntax.html'>log_syntax</a></li><li><a href='macro.module_path.html'>module_path</a></li><li><a href='macro.option_env.html'>option_env</a></li><li><a href='macro.panic.html'>panic</a></li><li><a href='macro.stringify.html'>stringify</a></li><li><a href='macro.test.html'>test</a></li><li><a href='macro.test_case.html'>test_case</a></li><li><a href='macro.todo.html'>todo</a></li><li><a href='macro.trace_macros.html'>trace_macros</a></li><li><a href='macro.try.html'>try</a></li><li><a href='macro.unimplemented.html'>unimplemented</a></li><li><a href='macro.unreachable.html'>unreachable</a></li><li><a href='macro.write.html'>write</a></li><li><a href='macro.writeln.html'>writeln</a></li></ul><h3 id='Functions'>Functions</h3><ul class='functions docblock'><li><a href='any/fn.type_name.html'>any::type_name</a></li><li><a href='arch/aarch64/fn.__breakpoint.html'>arch::aarch64::__breakpoint</a></li><li><a href='arch/aarch64/fn.__crc32b.html'>arch::aarch64::__crc32b</a></li><li><a href='arch/aarch64/fn.__crc32cb.html'>arch::aarch64::__crc32cb</a></li><li><a href='arch/aarch64/fn.__crc32cd.html'>arch::aarch64::__crc32cd</a></li><li><a href='arch/aarch64/fn.__crc32ch.html'>arch::aarch64::__crc32ch</a></li><li><a href='arch/aarch64/fn.__crc32cw.html'>arch::aarch64::__crc32cw</a></li><li><a href='arch/aarch64/fn.__crc32d.html'>arch::aarch64::__crc32d</a></li><li><a href='arch/aarch64/fn.__crc32h.html'>arch::aarch64::__crc32h</a></li><li><a href='arch/aarch64/fn.__crc32w.html'>arch::aarch64::__crc32w</a></li><li><a href='arch/aarch64/fn.__dmb.html'>arch::aarch64::__dmb</a></li><li><a href='arch/aarch64/fn.__dsb.html'>arch::aarch64::__dsb</a></li><li><a href='arch/aarch64/fn.__isb.html'>arch::aarch64::__isb</a></li><li><a href='arch/aarch64/fn.__nop.html'>arch::aarch64::__nop</a></li><li><a href='arch/aarch64/fn.__rsr.html'>arch::aarch64::__rsr</a></li><li><a href='arch/aarch64/fn.__rsrp.html'>arch::aarch64::__rsrp</a></li><li><a href='arch/aarch64/fn.__wsr.html'>arch::aarch64::__wsr</a></li><li><a href='arch/aarch64/fn.__wsrp.html'>arch::aarch64::__wsrp</a></li><li><a href='arch/aarch64/fn._cls_u32.html'>arch::aarch64::_cls_u32</a></li><li><a href='arch/aarch64/fn._cls_u64.html'>arch::aarch64::_cls_u64</a></li><li><a href='arch/aarch64/fn._clz_u64.html'>arch::aarch64::_clz_u64</a></li><li><a href='arch/aarch64/fn._rbit_u64.html'>arch::aarch64::_rbit_u64</a></li><li><a href='arch/aarch64/fn._rev_u16.html'>arch::aarch64::_rev_u16</a></li><li><a href='arch/aarch64/fn._rev_u32.html'>arch::aarch64::_rev_u32</a></li><li><a href='arch/aarch64/fn._rev_u64.html'>arch::aarch64::_rev_u64</a></li><li><a href='arch/aarch64/fn.brk.html'>arch::aarch64::brk</a></li><li><a href='arch/aarch64/fn.vadd_f32.html'>arch::aarch64::vadd_f32</a></li><li><a href='arch/aarch64/fn.vadd_f64.html'>arch::aarch64::vadd_f64</a></li><li><a href='arch/aarch64/fn.vadd_s16.html'>arch::aarch64::vadd_s16</a></li><li><a href='arch/aarch64/fn.vadd_s32.html'>arch::aarch64::vadd_s32</a></li><li><a href='arch/aarch64/fn.vadd_s8.html'>arch::aarch64::vadd_s8</a></li><li><a href='arch/aarch64/fn.vadd_u16.html'>arch::aarch64::vadd_u16</a></li><li><a href='arch/aarch64/fn.vadd_u32.html'>arch::aarch64::vadd_u32</a></li><li><a href='arch/aarch64/fn.vadd_u8.html'>arch::aarch64::vadd_u8</a></li><li><a href='arch/aarch64/fn.vaddd_s64.html'>arch::aarch64::vaddd_s64</a></li><li><a href='arch/aarch64/fn.vaddd_u64.html'>arch::aarch64::vaddd_u64</a></li><li><a href='arch/aarch64/fn.vaddl_s16.html'>arch::aarch64::vaddl_s16</a></li><li><a href='arch/aarch64/fn.vaddl_s32.html'>arch::aarch64::vaddl_s32</a></li><li><a href='arch/aarch64/fn.vaddl_s8.html'>arch::aarch64::vaddl_s8</a></li><li><a href='arch/aarch64/fn.vaddl_u16.html'>arch::aarch64::vaddl_u16</a></li><li><a href='arch/aarch64/fn.vaddl_u32.html'>arch::aarch64::vaddl_u32</a></li><li><a href='arch/aarch64/fn.vaddl_u8.html'>arch::aarch64::vaddl_u8</a></li><li><a href='arch/aarch64/fn.vaddq_f32.html'>arch::aarch64::vaddq_f32</a></li><li><a href='arch/aarch64/fn.vaddq_f64.html'>arch::aarch64::vaddq_f64</a></li><li><a href='arch/aarch64/fn.vaddq_s16.html'>arch::aarch64::vaddq_s16</a></li><li><a href='arch/aarch64/fn.vaddq_s32.html'>arch::aarch64::vaddq_s32</a></li><li><a href='arch/aarch64/fn.vaddq_s64.html'>arch::aarch64::vaddq_s64</a></li><li><a href='arch/aarch64/fn.vaddq_s8.html'>arch::aarch64::vaddq_s8</a></li><li><a href='arch/aarch64/fn.vaddq_u16.html'>arch::aarch64::vaddq_u16</a></li><li><a href='arch/aarch64/fn.vaddq_u32.html'>arch::aarch64::vaddq_u32</a></li><li><a href='arch/aarch64/fn.vaddq_u64.html'>arch::aarch64::vaddq_u64</a></li><li><a href='arch/aarch64/fn.vaddq_u8.html'>arch::aarch64::vaddq_u8</a></li><li><a href='arch/aarch64/fn.vaesdq_u8.html'>arch::aarch64::vaesdq_u8</a></li><li><a href='arch/aarch64/fn.vaeseq_u8.html'>arch::aarch64::vaeseq_u8</a></li><li><a href='arch/aarch64/fn.vaesimcq_u8.html'>arch::aarch64::vaesimcq_u8</a></li><li><a href='arch/aarch64/fn.vaesmcq_u8.html'>arch::aarch64::vaesmcq_u8</a></li><li><a href='arch/aarch64/fn.vcombine_f32.html'>arch::aarch64::vcombine_f32</a></li><li><a href='arch/aarch64/fn.vcombine_f64.html'>arch::aarch64::vcombine_f64</a></li><li><a href='arch/aarch64/fn.vcombine_p16.html'>arch::aarch64::vcombine_p16</a></li><li><a href='arch/aarch64/fn.vcombine_p64.html'>arch::aarch64::vcombine_p64</a></li><li><a href='arch/aarch64/fn.vcombine_p8.html'>arch::aarch64::vcombine_p8</a></li><li><a href='arch/aarch64/fn.vcombine_s16.html'>arch::aarch64::vcombine_s16</a></li><li><a href='arch/aarch64/fn.vcombine_s32.html'>arch::aarch64::vcombine_s32</a></li><li><a href='arch/aarch64/fn.vcombine_s64.html'>arch::aarch64::vcombine_s64</a></li><li><a href='arch/aarch64/fn.vcombine_s8.html'>arch::aarch64::vcombine_s8</a></li><li><a href='arch/aarch64/fn.vcombine_u16.html'>arch::aarch64::vcombine_u16</a></li><li><a href='arch/aarch64/fn.vcombine_u32.html'>arch::aarch64::vcombine_u32</a></li><li><a href='arch/aarch64/fn.vcombine_u64.html'>arch::aarch64::vcombine_u64</a></li><li><a href='arch/aarch64/fn.vcombine_u8.html'>arch::aarch64::vcombine_u8</a></li><li><a href='arch/aarch64/fn.vmaxv_f32.html'>arch::aarch64::vmaxv_f32</a></li><li><a href='arch/aarch64/fn.vmaxv_s16.html'>arch::aarch64::vmaxv_s16</a></li><li><a href='arch/aarch64/fn.vmaxv_s32.html'>arch::aarch64::vmaxv_s32</a></li><li><a href='arch/aarch64/fn.vmaxv_s8.html'>arch::aarch64::vmaxv_s8</a></li><li><a href='arch/aarch64/fn.vmaxv_u16.html'>arch::aarch64::vmaxv_u16</a></li><li><a href='arch/aarch64/fn.vmaxv_u32.html'>arch::aarch64::vmaxv_u32</a></li><li><a href='arch/aarch64/fn.vmaxv_u8.html'>arch::aarch64::vmaxv_u8</a></li><li><a href='arch/aarch64/fn.vmaxvq_f32.html'>arch::aarch64::vmaxvq_f32</a></li><li><a href='arch/aarch64/fn.vmaxvq_f64.html'>arch::aarch64::vmaxvq_f64</a></li><li><a href='arch/aarch64/fn.vmaxvq_s16.html'>arch::aarch64::vmaxvq_s16</a></li><li><a href='arch/aarch64/fn.vmaxvq_s32.html'>arch::aarch64::vmaxvq_s32</a></li><li><a href='arch/aarch64/fn.vmaxvq_s8.html'>arch::aarch64::vmaxvq_s8</a></li><li><a href='arch/aarch64/fn.vmaxvq_u16.html'>arch::aarch64::vmaxvq_u16</a></li><li><a href='arch/aarch64/fn.vmaxvq_u32.html'>arch::aarch64::vmaxvq_u32</a></li><li><a href='arch/aarch64/fn.vmaxvq_u8.html'>arch::aarch64::vmaxvq_u8</a></li><li><a href='arch/aarch64/fn.vminv_f32.html'>arch::aarch64::vminv_f32</a></li><li><a href='arch/aarch64/fn.vminv_s16.html'>arch::aarch64::vminv_s16</a></li><li><a href='arch/aarch64/fn.vminv_s32.html'>arch::aarch64::vminv_s32</a></li><li><a href='arch/aarch64/fn.vminv_s8.html'>arch::aarch64::vminv_s8</a></li><li><a href='arch/aarch64/fn.vminv_u16.html'>arch::aarch64::vminv_u16</a></li><li><a href='arch/aarch64/fn.vminv_u32.html'>arch::aarch64::vminv_u32</a></li><li><a href='arch/aarch64/fn.vminv_u8.html'>arch::aarch64::vminv_u8</a></li><li><a href='arch/aarch64/fn.vminvq_f32.html'>arch::aarch64::vminvq_f32</a></li><li><a href='arch/aarch64/fn.vminvq_f64.html'>arch::aarch64::vminvq_f64</a></li><li><a href='arch/aarch64/fn.vminvq_s16.html'>arch::aarch64::vminvq_s16</a></li><li><a href='arch/aarch64/fn.vminvq_s32.html'>arch::aarch64::vminvq_s32</a></li><li><a href='arch/aarch64/fn.vminvq_s8.html'>arch::aarch64::vminvq_s8</a></li><li><a href='arch/aarch64/fn.vminvq_u16.html'>arch::aarch64::vminvq_u16</a></li><li><a href='arch/aarch64/fn.vminvq_u32.html'>arch::aarch64::vminvq_u32</a></li><li><a href='arch/aarch64/fn.vminvq_u8.html'>arch::aarch64::vminvq_u8</a></li><li><a href='arch/aarch64/fn.vmovl_s16.html'>arch::aarch64::vmovl_s16</a></li><li><a href='arch/aarch64/fn.vmovl_s32.html'>arch::aarch64::vmovl_s32</a></li><li><a href='arch/aarch64/fn.vmovl_s8.html'>arch::aarch64::vmovl_s8</a></li><li><a href='arch/aarch64/fn.vmovl_u16.html'>arch::aarch64::vmovl_u16</a></li><li><a href='arch/aarch64/fn.vmovl_u32.html'>arch::aarch64::vmovl_u32</a></li><li><a href='arch/aarch64/fn.vmovl_u8.html'>arch::aarch64::vmovl_u8</a></li><li><a href='arch/aarch64/fn.vmovn_s16.html'>arch::aarch64::vmovn_s16</a></li><li><a href='arch/aarch64/fn.vmovn_s32.html'>arch::aarch64::vmovn_s32</a></li><li><a href='arch/aarch64/fn.vmovn_s64.html'>arch::aarch64::vmovn_s64</a></li><li><a href='arch/aarch64/fn.vmovn_u16.html'>arch::aarch64::vmovn_u16</a></li><li><a href='arch/aarch64/fn.vmovn_u32.html'>arch::aarch64::vmovn_u32</a></li><li><a href='arch/aarch64/fn.vmovn_u64.html'>arch::aarch64::vmovn_u64</a></li><li><a href='arch/aarch64/fn.vmvn_p8.html'>arch::aarch64::vmvn_p8</a></li><li><a href='arch/aarch64/fn.vmvn_s16.html'>arch::aarch64::vmvn_s16</a></li><li><a href='arch/aarch64/fn.vmvn_s32.html'>arch::aarch64::vmvn_s32</a></li><li><a href='arch/aarch64/fn.vmvn_s8.html'>arch::aarch64::vmvn_s8</a></li><li><a href='arch/aarch64/fn.vmvn_u16.html'>arch::aarch64::vmvn_u16</a></li><li><a href='arch/aarch64/fn.vmvn_u32.html'>arch::aarch64::vmvn_u32</a></li><li><a href='arch/aarch64/fn.vmvn_u8.html'>arch::aarch64::vmvn_u8</a></li><li><a href='arch/aarch64/fn.vmvnq_p8.html'>arch::aarch64::vmvnq_p8</a></li><li><a href='arch/aarch64/fn.vmvnq_s16.html'>arch::aarch64::vmvnq_s16</a></li><li><a href='arch/aarch64/fn.vmvnq_s32.html'>arch::aarch64::vmvnq_s32</a></li><li><a href='arch/aarch64/fn.vmvnq_s8.html'>arch::aarch64::vmvnq_s8</a></li><li><a href='arch/aarch64/fn.vmvnq_u16.html'>arch::aarch64::vmvnq_u16</a></li><li><a href='arch/aarch64/fn.vmvnq_u32.html'>arch::aarch64::vmvnq_u32</a></li><li><a href='arch/aarch64/fn.vmvnq_u8.html'>arch::aarch64::vmvnq_u8</a></li><li><a href='arch/aarch64/fn.vpmax_f32.html'>arch::aarch64::vpmax_f32</a></li><li><a href='arch/aarch64/fn.vpmax_s16.html'>arch::aarch64::vpmax_s16</a></li><li><a href='arch/aarch64/fn.vpmax_s32.html'>arch::aarch64::vpmax_s32</a></li><li><a href='arch/aarch64/fn.vpmax_s8.html'>arch::aarch64::vpmax_s8</a></li><li><a href='arch/aarch64/fn.vpmax_u16.html'>arch::aarch64::vpmax_u16</a></li><li><a href='arch/aarch64/fn.vpmax_u32.html'>arch::aarch64::vpmax_u32</a></li><li><a href='arch/aarch64/fn.vpmax_u8.html'>arch::aarch64::vpmax_u8</a></li><li><a href='arch/aarch64/fn.vpmaxq_f32.html'>arch::aarch64::vpmaxq_f32</a></li><li><a href='arch/aarch64/fn.vpmaxq_f64.html'>arch::aarch64::vpmaxq_f64</a></li><li><a href='arch/aarch64/fn.vpmaxq_s16.html'>arch::aarch64::vpmaxq_s16</a></li><li><a href='arch/aarch64/fn.vpmaxq_s32.html'>arch::aarch64::vpmaxq_s32</a></li><li><a href='arch/aarch64/fn.vpmaxq_s8.html'>arch::aarch64::vpmaxq_s8</a></li><li><a href='arch/aarch64/fn.vpmaxq_u16.html'>arch::aarch64::vpmaxq_u16</a></li><li><a href='arch/aarch64/fn.vpmaxq_u32.html'>arch::aarch64::vpmaxq_u32</a></li><li><a href='arch/aarch64/fn.vpmaxq_u8.html'>arch::aarch64::vpmaxq_u8</a></li><li><a href='arch/aarch64/fn.vpmin_f32.html'>arch::aarch64::vpmin_f32</a></li><li><a href='arch/aarch64/fn.vpmin_s16.html'>arch::aarch64::vpmin_s16</a></li><li><a href='arch/aarch64/fn.vpmin_s32.html'>arch::aarch64::vpmin_s32</a></li><li><a href='arch/aarch64/fn.vpmin_s8.html'>arch::aarch64::vpmin_s8</a></li><li><a href='arch/aarch64/fn.vpmin_u16.html'>arch::aarch64::vpmin_u16</a></li><li><a href='arch/aarch64/fn.vpmin_u32.html'>arch::aarch64::vpmin_u32</a></li><li><a href='arch/aarch64/fn.vpmin_u8.html'>arch::aarch64::vpmin_u8</a></li><li><a href='arch/aarch64/fn.vpminq_f32.html'>arch::aarch64::vpminq_f32</a></li><li><a href='arch/aarch64/fn.vpminq_f64.html'>arch::aarch64::vpminq_f64</a></li><li><a href='arch/aarch64/fn.vpminq_s16.html'>arch::aarch64::vpminq_s16</a></li><li><a href='arch/aarch64/fn.vpminq_s32.html'>arch::aarch64::vpminq_s32</a></li><li><a href='arch/aarch64/fn.vpminq_s8.html'>arch::aarch64::vpminq_s8</a></li><li><a href='arch/aarch64/fn.vpminq_u16.html'>arch::aarch64::vpminq_u16</a></li><li><a href='arch/aarch64/fn.vpminq_u32.html'>arch::aarch64::vpminq_u32</a></li><li><a href='arch/aarch64/fn.vpminq_u8.html'>arch::aarch64::vpminq_u8</a></li><li><a href='arch/aarch64/fn.vqtbl1_p8.html'>arch::aarch64::vqtbl1_p8</a></li><li><a href='arch/aarch64/fn.vqtbl1_s8.html'>arch::aarch64::vqtbl1_s8</a></li><li><a href='arch/aarch64/fn.vqtbl1_u8.html'>arch::aarch64::vqtbl1_u8</a></li><li><a href='arch/aarch64/fn.vqtbl1q_p8.html'>arch::aarch64::vqtbl1q_p8</a></li><li><a href='arch/aarch64/fn.vqtbl1q_s8.html'>arch::aarch64::vqtbl1q_s8</a></li><li><a href='arch/aarch64/fn.vqtbl1q_u8.html'>arch::aarch64::vqtbl1q_u8</a></li><li><a href='arch/aarch64/fn.vqtbl2_p8.html'>arch::aarch64::vqtbl2_p8</a></li><li><a href='arch/aarch64/fn.vqtbl2_s8.html'>arch::aarch64::vqtbl2_s8</a></li><li><a href='arch/aarch64/fn.vqtbl2_u8.html'>arch::aarch64::vqtbl2_u8</a></li><li><a href='arch/aarch64/fn.vqtbl2q_p8.html'>arch::aarch64::vqtbl2q_p8</a></li><li><a href='arch/aarch64/fn.vqtbl2q_s8.html'>arch::aarch64::vqtbl2q_s8</a></li><li><a href='arch/aarch64/fn.vqtbl2q_u8.html'>arch::aarch64::vqtbl2q_u8</a></li><li><a href='arch/aarch64/fn.vqtbl3_p8.html'>arch::aarch64::vqtbl3_p8</a></li><li><a href='arch/aarch64/fn.vqtbl3_s8.html'>arch::aarch64::vqtbl3_s8</a></li><li><a href='arch/aarch64/fn.vqtbl3_u8.html'>arch::aarch64::vqtbl3_u8</a></li><li><a href='arch/aarch64/fn.vqtbl3q_p8.html'>arch::aarch64::vqtbl3q_p8</a></li><li><a href='arch/aarch64/fn.vqtbl3q_s8.html'>arch::aarch64::vqtbl3q_s8</a></li><li><a href='arch/aarch64/fn.vqtbl3q_u8.html'>arch::aarch64::vqtbl3q_u8</a></li><li><a href='arch/aarch64/fn.vqtbl4_p8.html'>arch::aarch64::vqtbl4_p8</a></li><li><a href='arch/aarch64/fn.vqtbl4_s8.html'>arch::aarch64::vqtbl4_s8</a></li><li><a href='arch/aarch64/fn.vqtbl4_u8.html'>arch::aarch64::vqtbl4_u8</a></li><li><a href='arch/aarch64/fn.vqtbl4q_p8.html'>arch::aarch64::vqtbl4q_p8</a></li><li><a href='arch/aarch64/fn.vqtbl4q_s8.html'>arch::aarch64::vqtbl4q_s8</a></li><li><a href='arch/aarch64/fn.vqtbl4q_u8.html'>arch::aarch64::vqtbl4q_u8</a></li><li><a href='arch/aarch64/fn.vqtbx1_p8.html'>arch::aarch64::vqtbx1_p8</a></li><li><a href='arch/aarch64/fn.vqtbx1_s8.html'>arch::aarch64::vqtbx1_s8</a></li><li><a href='arch/aarch64/fn.vqtbx1_u8.html'>arch::aarch64::vqtbx1_u8</a></li><li><a href='arch/aarch64/fn.vqtbx1q_p8.html'>arch::aarch64::vqtbx1q_p8</a></li><li><a href='arch/aarch64/fn.vqtbx1q_s8.html'>arch::aarch64::vqtbx1q_s8</a></li><li><a href='arch/aarch64/fn.vqtbx1q_u8.html'>arch::aarch64::vqtbx1q_u8</a></li><li><a href='arch/aarch64/fn.vqtbx2_p8.html'>arch::aarch64::vqtbx2_p8</a></li><li><a href='arch/aarch64/fn.vqtbx2_s8.html'>arch::aarch64::vqtbx2_s8</a></li><li><a href='arch/aarch64/fn.vqtbx2_u8.html'>arch::aarch64::vqtbx2_u8</a></li><li><a href='arch/aarch64/fn.vqtbx2q_p8.html'>arch::aarch64::vqtbx2q_p8</a></li><li><a href='arch/aarch64/fn.vqtbx2q_s8.html'>arch::aarch64::vqtbx2q_s8</a></li><li><a href='arch/aarch64/fn.vqtbx2q_u8.html'>arch::aarch64::vqtbx2q_u8</a></li><li><a href='arch/aarch64/fn.vqtbx3_p8.html'>arch::aarch64::vqtbx3_p8</a></li><li><a href='arch/aarch64/fn.vqtbx3_s8.html'>arch::aarch64::vqtbx3_s8</a></li><li><a href='arch/aarch64/fn.vqtbx3_u8.html'>arch::aarch64::vqtbx3_u8</a></li><li><a href='arch/aarch64/fn.vqtbx3q_p8.html'>arch::aarch64::vqtbx3q_p8</a></li><li><a href='arch/aarch64/fn.vqtbx3q_s8.html'>arch::aarch64::vqtbx3q_s8</a></li><li><a href='arch/aarch64/fn.vqtbx3q_u8.html'>arch::aarch64::vqtbx3q_u8</a></li><li><a href='arch/aarch64/fn.vqtbx4_p8.html'>arch::aarch64::vqtbx4_p8</a></li><li><a href='arch/aarch64/fn.vqtbx4_s8.html'>arch::aarch64::vqtbx4_s8</a></li><li><a href='arch/aarch64/fn.vqtbx4_u8.html'>arch::aarch64::vqtbx4_u8</a></li><li><a href='arch/aarch64/fn.vqtbx4q_p8.html'>arch::aarch64::vqtbx4q_p8</a></li><li><a href='arch/aarch64/fn.vqtbx4q_s8.html'>arch::aarch64::vqtbx4q_s8</a></li><li><a href='arch/aarch64/fn.vqtbx4q_u8.html'>arch::aarch64::vqtbx4q_u8</a></li><li><a href='arch/aarch64/fn.vrsqrte_f32.html'>arch::aarch64::vrsqrte_f32</a></li><li><a href='arch/aarch64/fn.vsha1cq_u32.html'>arch::aarch64::vsha1cq_u32</a></li><li><a href='arch/aarch64/fn.vsha1h_u32.html'>arch::aarch64::vsha1h_u32</a></li><li><a href='arch/aarch64/fn.vsha1mq_u32.html'>arch::aarch64::vsha1mq_u32</a></li><li><a href='arch/aarch64/fn.vsha1pq_u32.html'>arch::aarch64::vsha1pq_u32</a></li><li><a href='arch/aarch64/fn.vsha1su0q_u32.html'>arch::aarch64::vsha1su0q_u32</a></li><li><a href='arch/aarch64/fn.vsha1su1q_u32.html'>arch::aarch64::vsha1su1q_u32</a></li><li><a href='arch/aarch64/fn.vsha256h2q_u32.html'>arch::aarch64::vsha256h2q_u32</a></li><li><a href='arch/aarch64/fn.vsha256hq_u32.html'>arch::aarch64::vsha256hq_u32</a></li><li><a href='arch/aarch64/fn.vsha256su0q_u32.html'>arch::aarch64::vsha256su0q_u32</a></li><li><a href='arch/aarch64/fn.vsha256su1q_u32.html'>arch::aarch64::vsha256su1q_u32</a></li><li><a href='arch/aarch64/fn.vtbl1_p8.html'>arch::aarch64::vtbl1_p8</a></li><li><a href='arch/aarch64/fn.vtbl1_s8.html'>arch::aarch64::vtbl1_s8</a></li><li><a href='arch/aarch64/fn.vtbl1_u8.html'>arch::aarch64::vtbl1_u8</a></li><li><a href='arch/aarch64/fn.vtbl2_p8.html'>arch::aarch64::vtbl2_p8</a></li><li><a href='arch/aarch64/fn.vtbl2_s8.html'>arch::aarch64::vtbl2_s8</a></li><li><a href='arch/aarch64/fn.vtbl2_u8.html'>arch::aarch64::vtbl2_u8</a></li><li><a href='arch/aarch64/fn.vtbl3_p8.html'>arch::aarch64::vtbl3_p8</a></li><li><a href='arch/aarch64/fn.vtbl3_s8.html'>arch::aarch64::vtbl3_s8</a></li><li><a href='arch/aarch64/fn.vtbl3_u8.html'>arch::aarch64::vtbl3_u8</a></li><li><a href='arch/aarch64/fn.vtbl4_p8.html'>arch::aarch64::vtbl4_p8</a></li><li><a href='arch/aarch64/fn.vtbl4_s8.html'>arch::aarch64::vtbl4_s8</a></li><li><a href='arch/aarch64/fn.vtbl4_u8.html'>arch::aarch64::vtbl4_u8</a></li><li><a href='arch/aarch64/fn.vtbx1_p8.html'>arch::aarch64::vtbx1_p8</a></li><li><a href='arch/aarch64/fn.vtbx1_s8.html'>arch::aarch64::vtbx1_s8</a></li><li><a href='arch/aarch64/fn.vtbx1_u8.html'>arch::aarch64::vtbx1_u8</a></li><li><a href='arch/aarch64/fn.vtbx2_p8.html'>arch::aarch64::vtbx2_p8</a></li><li><a href='arch/aarch64/fn.vtbx2_s8.html'>arch::aarch64::vtbx2_s8</a></li><li><a href='arch/aarch64/fn.vtbx2_u8.html'>arch::aarch64::vtbx2_u8</a></li><li><a href='arch/aarch64/fn.vtbx3_p8.html'>arch::aarch64::vtbx3_p8</a></li><li><a href='arch/aarch64/fn.vtbx3_s8.html'>arch::aarch64::vtbx3_s8</a></li><li><a href='arch/aarch64/fn.vtbx3_u8.html'>arch::aarch64::vtbx3_u8</a></li><li><a href='arch/aarch64/fn.vtbx4_p8.html'>arch::aarch64::vtbx4_p8</a></li><li><a href='arch/aarch64/fn.vtbx4_s8.html'>arch::aarch64::vtbx4_s8</a></li><li><a href='arch/aarch64/fn.vtbx4_u8.html'>arch::aarch64::vtbx4_u8</a></li><li><a href='arch/arm/fn.__breakpoint.html'>arch::arm::__breakpoint</a></li><li><a href='arch/arm/fn.__dmb.html'>arch::arm::__dmb</a></li><li><a href='arch/arm/fn.__dsb.html'>arch::arm::__dsb</a></li><li><a href='arch/arm/fn.__isb.html'>arch::arm::__isb</a></li><li><a href='arch/arm/fn.__nop.html'>arch::arm::__nop</a></li><li><a href='arch/arm/fn.__rsr.html'>arch::arm::__rsr</a></li><li><a href='arch/arm/fn.__rsrp.html'>arch::arm::__rsrp</a></li><li><a href='arch/arm/fn.__wsr.html'>arch::arm::__wsr</a></li><li><a href='arch/arm/fn.__wsrp.html'>arch::arm::__wsrp</a></li><li><a href='arch/arm/fn._rev_u16.html'>arch::arm::_rev_u16</a></li><li><a href='arch/arm/fn._rev_u32.html'>arch::arm::_rev_u32</a></li><li><a href='arch/arm/fn.vadd_f32.html'>arch::arm::vadd_f32</a></li><li><a href='arch/arm/fn.vadd_s16.html'>arch::arm::vadd_s16</a></li><li><a href='arch/arm/fn.vadd_s32.html'>arch::arm::vadd_s32</a></li><li><a href='arch/arm/fn.vadd_s8.html'>arch::arm::vadd_s8</a></li><li><a href='arch/arm/fn.vadd_u16.html'>arch::arm::vadd_u16</a></li><li><a href='arch/arm/fn.vadd_u32.html'>arch::arm::vadd_u32</a></li><li><a href='arch/arm/fn.vadd_u8.html'>arch::arm::vadd_u8</a></li><li><a href='arch/arm/fn.vaddl_s16.html'>arch::arm::vaddl_s16</a></li><li><a href='arch/arm/fn.vaddl_s32.html'>arch::arm::vaddl_s32</a></li><li><a href='arch/arm/fn.vaddl_s8.html'>arch::arm::vaddl_s8</a></li><li><a href='arch/arm/fn.vaddl_u16.html'>arch::arm::vaddl_u16</a></li><li><a href='arch/arm/fn.vaddl_u32.html'>arch::arm::vaddl_u32</a></li><li><a href='arch/arm/fn.vaddl_u8.html'>arch::arm::vaddl_u8</a></li><li><a href='arch/arm/fn.vaddq_f32.html'>arch::arm::vaddq_f32</a></li><li><a href='arch/arm/fn.vaddq_s16.html'>arch::arm::vaddq_s16</a></li><li><a href='arch/arm/fn.vaddq_s32.html'>arch::arm::vaddq_s32</a></li><li><a href='arch/arm/fn.vaddq_s64.html'>arch::arm::vaddq_s64</a></li><li><a href='arch/arm/fn.vaddq_s8.html'>arch::arm::vaddq_s8</a></li><li><a href='arch/arm/fn.vaddq_u16.html'>arch::arm::vaddq_u16</a></li><li><a href='arch/arm/fn.vaddq_u32.html'>arch::arm::vaddq_u32</a></li><li><a href='arch/arm/fn.vaddq_u64.html'>arch::arm::vaddq_u64</a></li><li><a href='arch/arm/fn.vaddq_u8.html'>arch::arm::vaddq_u8</a></li><li><a href='arch/arm/fn.vmovl_s16.html'>arch::arm::vmovl_s16</a></li><li><a href='arch/arm/fn.vmovl_s32.html'>arch::arm::vmovl_s32</a></li><li><a href='arch/arm/fn.vmovl_s8.html'>arch::arm::vmovl_s8</a></li><li><a href='arch/arm/fn.vmovl_u16.html'>arch::arm::vmovl_u16</a></li><li><a href='arch/arm/fn.vmovl_u32.html'>arch::arm::vmovl_u32</a></li><li><a href='arch/arm/fn.vmovl_u8.html'>arch::arm::vmovl_u8</a></li><li><a href='arch/arm/fn.vmovn_s16.html'>arch::arm::vmovn_s16</a></li><li><a href='arch/arm/fn.vmovn_s32.html'>arch::arm::vmovn_s32</a></li><li><a href='arch/arm/fn.vmovn_s64.html'>arch::arm::vmovn_s64</a></li><li><a href='arch/arm/fn.vmovn_u16.html'>arch::arm::vmovn_u16</a></li><li><a href='arch/arm/fn.vmovn_u32.html'>arch::arm::vmovn_u32</a></li><li><a href='arch/arm/fn.vmovn_u64.html'>arch::arm::vmovn_u64</a></li><li><a href='arch/arm/fn.vmvn_p8.html'>arch::arm::vmvn_p8</a></li><li><a href='arch/arm/fn.vmvn_s16.html'>arch::arm::vmvn_s16</a></li><li><a href='arch/arm/fn.vmvn_s32.html'>arch::arm::vmvn_s32</a></li><li><a href='arch/arm/fn.vmvn_s8.html'>arch::arm::vmvn_s8</a></li><li><a href='arch/arm/fn.vmvn_u16.html'>arch::arm::vmvn_u16</a></li><li><a href='arch/arm/fn.vmvn_u32.html'>arch::arm::vmvn_u32</a></li><li><a href='arch/arm/fn.vmvn_u8.html'>arch::arm::vmvn_u8</a></li><li><a href='arch/arm/fn.vmvnq_p8.html'>arch::arm::vmvnq_p8</a></li><li><a href='arch/arm/fn.vmvnq_s16.html'>arch::arm::vmvnq_s16</a></li><li><a href='arch/arm/fn.vmvnq_s32.html'>arch::arm::vmvnq_s32</a></li><li><a href='arch/arm/fn.vmvnq_s8.html'>arch::arm::vmvnq_s8</a></li><li><a href='arch/arm/fn.vmvnq_u16.html'>arch::arm::vmvnq_u16</a></li><li><a href='arch/arm/fn.vmvnq_u32.html'>arch::arm::vmvnq_u32</a></li><li><a href='arch/arm/fn.vmvnq_u8.html'>arch::arm::vmvnq_u8</a></li><li><a href='arch/arm/fn.vpmax_f32.html'>arch::arm::vpmax_f32</a></li><li><a href='arch/arm/fn.vpmax_s16.html'>arch::arm::vpmax_s16</a></li><li><a href='arch/arm/fn.vpmax_s32.html'>arch::arm::vpmax_s32</a></li><li><a href='arch/arm/fn.vpmax_s8.html'>arch::arm::vpmax_s8</a></li><li><a href='arch/arm/fn.vpmax_u16.html'>arch::arm::vpmax_u16</a></li><li><a href='arch/arm/fn.vpmax_u32.html'>arch::arm::vpmax_u32</a></li><li><a href='arch/arm/fn.vpmax_u8.html'>arch::arm::vpmax_u8</a></li><li><a href='arch/arm/fn.vpmin_f32.html'>arch::arm::vpmin_f32</a></li><li><a href='arch/arm/fn.vpmin_s16.html'>arch::arm::vpmin_s16</a></li><li><a href='arch/arm/fn.vpmin_s32.html'>arch::arm::vpmin_s32</a></li><li><a href='arch/arm/fn.vpmin_s8.html'>arch::arm::vpmin_s8</a></li><li><a href='arch/arm/fn.vpmin_u16.html'>arch::arm::vpmin_u16</a></li><li><a href='arch/arm/fn.vpmin_u32.html'>arch::arm::vpmin_u32</a></li><li><a href='arch/arm/fn.vpmin_u8.html'>arch::arm::vpmin_u8</a></li><li><a href='arch/arm/fn.vrsqrte_f32.html'>arch::arm::vrsqrte_f32</a></li><li><a href='arch/mips64/fn.__msa_add_a_b.html'>arch::mips64::__msa_add_a_b</a></li><li><a href='arch/mips64/fn.__msa_add_a_d.html'>arch::mips64::__msa_add_a_d</a></li><li><a href='arch/mips64/fn.__msa_add_a_h.html'>arch::mips64::__msa_add_a_h</a></li><li><a href='arch/mips64/fn.__msa_add_a_w.html'>arch::mips64::__msa_add_a_w</a></li><li><a href='arch/mips64/fn.__msa_adds_a_b.html'>arch::mips64::__msa_adds_a_b</a></li><li><a href='arch/mips64/fn.__msa_adds_a_d.html'>arch::mips64::__msa_adds_a_d</a></li><li><a href='arch/mips64/fn.__msa_adds_a_h.html'>arch::mips64::__msa_adds_a_h</a></li><li><a href='arch/mips64/fn.__msa_adds_a_w.html'>arch::mips64::__msa_adds_a_w</a></li><li><a href='arch/mips64/fn.__msa_adds_s_b.html'>arch::mips64::__msa_adds_s_b</a></li><li><a href='arch/mips64/fn.__msa_adds_s_d.html'>arch::mips64::__msa_adds_s_d</a></li><li><a href='arch/mips64/fn.__msa_adds_s_h.html'>arch::mips64::__msa_adds_s_h</a></li><li><a href='arch/mips64/fn.__msa_adds_s_w.html'>arch::mips64::__msa_adds_s_w</a></li><li><a href='arch/mips64/fn.__msa_adds_u_b.html'>arch::mips64::__msa_adds_u_b</a></li><li><a href='arch/mips64/fn.__msa_adds_u_d.html'>arch::mips64::__msa_adds_u_d</a></li><li><a href='arch/mips64/fn.__msa_adds_u_h.html'>arch::mips64::__msa_adds_u_h</a></li><li><a href='arch/mips64/fn.__msa_adds_u_w.html'>arch::mips64::__msa_adds_u_w</a></li><li><a href='arch/mips64/fn.__msa_addv_b.html'>arch::mips64::__msa_addv_b</a></li><li><a href='arch/mips64/fn.__msa_addv_d.html'>arch::mips64::__msa_addv_d</a></li><li><a href='arch/mips64/fn.__msa_addv_h.html'>arch::mips64::__msa_addv_h</a></li><li><a href='arch/mips64/fn.__msa_addv_w.html'>arch::mips64::__msa_addv_w</a></li><li><a href='arch/mips64/fn.__msa_addvi_b.html'>arch::mips64::__msa_addvi_b</a></li><li><a href='arch/mips64/fn.__msa_addvi_d.html'>arch::mips64::__msa_addvi_d</a></li><li><a href='arch/mips64/fn.__msa_addvi_h.html'>arch::mips64::__msa_addvi_h</a></li><li><a href='arch/mips64/fn.__msa_addvi_w.html'>arch::mips64::__msa_addvi_w</a></li><li><a href='arch/mips64/fn.__msa_and_v.html'>arch::mips64::__msa_and_v</a></li><li><a href='arch/mips64/fn.__msa_andi_b.html'>arch::mips64::__msa_andi_b</a></li><li><a href='arch/mips64/fn.__msa_asub_s_b.html'>arch::mips64::__msa_asub_s_b</a></li><li><a href='arch/mips64/fn.__msa_asub_s_d.html'>arch::mips64::__msa_asub_s_d</a></li><li><a href='arch/mips64/fn.__msa_asub_s_h.html'>arch::mips64::__msa_asub_s_h</a></li><li><a href='arch/mips64/fn.__msa_asub_s_w.html'>arch::mips64::__msa_asub_s_w</a></li><li><a href='arch/mips64/fn.__msa_asub_u_b.html'>arch::mips64::__msa_asub_u_b</a></li><li><a href='arch/mips64/fn.__msa_asub_u_d.html'>arch::mips64::__msa_asub_u_d</a></li><li><a href='arch/mips64/fn.__msa_asub_u_h.html'>arch::mips64::__msa_asub_u_h</a></li><li><a href='arch/mips64/fn.__msa_asub_u_w.html'>arch::mips64::__msa_asub_u_w</a></li><li><a href='arch/mips64/fn.__msa_ave_s_b.html'>arch::mips64::__msa_ave_s_b</a></li><li><a href='arch/mips64/fn.__msa_ave_s_d.html'>arch::mips64::__msa_ave_s_d</a></li><li><a href='arch/mips64/fn.__msa_ave_s_h.html'>arch::mips64::__msa_ave_s_h</a></li><li><a href='arch/mips64/fn.__msa_ave_s_w.html'>arch::mips64::__msa_ave_s_w</a></li><li><a href='arch/mips64/fn.__msa_ave_u_b.html'>arch::mips64::__msa_ave_u_b</a></li><li><a href='arch/mips64/fn.__msa_ave_u_d.html'>arch::mips64::__msa_ave_u_d</a></li><li><a href='arch/mips64/fn.__msa_ave_u_h.html'>arch::mips64::__msa_ave_u_h</a></li><li><a href='arch/mips64/fn.__msa_ave_u_w.html'>arch::mips64::__msa_ave_u_w</a></li><li><a href='arch/mips64/fn.__msa_aver_s_b.html'>arch::mips64::__msa_aver_s_b</a></li><li><a href='arch/mips64/fn.__msa_aver_s_d.html'>arch::mips64::__msa_aver_s_d</a></li><li><a href='arch/mips64/fn.__msa_aver_s_h.html'>arch::mips64::__msa_aver_s_h</a></li><li><a href='arch/mips64/fn.__msa_aver_s_w.html'>arch::mips64::__msa_aver_s_w</a></li><li><a href='arch/mips64/fn.__msa_aver_u_b.html'>arch::mips64::__msa_aver_u_b</a></li><li><a href='arch/mips64/fn.__msa_aver_u_d.html'>arch::mips64::__msa_aver_u_d</a></li><li><a href='arch/mips64/fn.__msa_aver_u_h.html'>arch::mips64::__msa_aver_u_h</a></li><li><a href='arch/mips64/fn.__msa_aver_u_w.html'>arch::mips64::__msa_aver_u_w</a></li><li><a href='arch/mips64/fn.__msa_bclr_b.html'>arch::mips64::__msa_bclr_b</a></li><li><a href='arch/mips64/fn.__msa_bclr_d.html'>arch::mips64::__msa_bclr_d</a></li><li><a href='arch/mips64/fn.__msa_bclr_h.html'>arch::mips64::__msa_bclr_h</a></li><li><a href='arch/mips64/fn.__msa_bclr_w.html'>arch::mips64::__msa_bclr_w</a></li><li><a href='arch/mips64/fn.__msa_bclri_b.html'>arch::mips64::__msa_bclri_b</a></li><li><a href='arch/mips64/fn.__msa_bclri_d.html'>arch::mips64::__msa_bclri_d</a></li><li><a href='arch/mips64/fn.__msa_bclri_h.html'>arch::mips64::__msa_bclri_h</a></li><li><a href='arch/mips64/fn.__msa_bclri_w.html'>arch::mips64::__msa_bclri_w</a></li><li><a href='arch/mips64/fn.__msa_binsl_b.html'>arch::mips64::__msa_binsl_b</a></li><li><a href='arch/mips64/fn.__msa_binsl_d.html'>arch::mips64::__msa_binsl_d</a></li><li><a href='arch/mips64/fn.__msa_binsl_h.html'>arch::mips64::__msa_binsl_h</a></li><li><a href='arch/mips64/fn.__msa_binsl_w.html'>arch::mips64::__msa_binsl_w</a></li><li><a href='arch/mips64/fn.__msa_binsli_b.html'>arch::mips64::__msa_binsli_b</a></li><li><a href='arch/mips64/fn.__msa_binsli_d.html'>arch::mips64::__msa_binsli_d</a></li><li><a href='arch/mips64/fn.__msa_binsli_h.html'>arch::mips64::__msa_binsli_h</a></li><li><a href='arch/mips64/fn.__msa_binsli_w.html'>arch::mips64::__msa_binsli_w</a></li><li><a href='arch/mips64/fn.__msa_binsr_b.html'>arch::mips64::__msa_binsr_b</a></li><li><a href='arch/mips64/fn.__msa_binsr_d.html'>arch::mips64::__msa_binsr_d</a></li><li><a href='arch/mips64/fn.__msa_binsr_h.html'>arch::mips64::__msa_binsr_h</a></li><li><a href='arch/mips64/fn.__msa_binsr_w.html'>arch::mips64::__msa_binsr_w</a></li><li><a href='arch/mips64/fn.__msa_binsri_b.html'>arch::mips64::__msa_binsri_b</a></li><li><a href='arch/mips64/fn.__msa_binsri_d.html'>arch::mips64::__msa_binsri_d</a></li><li><a href='arch/mips64/fn.__msa_binsri_h.html'>arch::mips64::__msa_binsri_h</a></li><li><a href='arch/mips64/fn.__msa_binsri_w.html'>arch::mips64::__msa_binsri_w</a></li><li><a href='arch/mips64/fn.__msa_bmnz_v.html'>arch::mips64::__msa_bmnz_v</a></li><li><a href='arch/mips64/fn.__msa_bmnzi_b.html'>arch::mips64::__msa_bmnzi_b</a></li><li><a href='arch/mips64/fn.__msa_bmz_v.html'>arch::mips64::__msa_bmz_v</a></li><li><a href='arch/mips64/fn.__msa_bmzi_b.html'>arch::mips64::__msa_bmzi_b</a></li><li><a href='arch/mips64/fn.__msa_bneg_b.html'>arch::mips64::__msa_bneg_b</a></li><li><a href='arch/mips64/fn.__msa_bneg_d.html'>arch::mips64::__msa_bneg_d</a></li><li><a href='arch/mips64/fn.__msa_bneg_h.html'>arch::mips64::__msa_bneg_h</a></li><li><a href='arch/mips64/fn.__msa_bneg_w.html'>arch::mips64::__msa_bneg_w</a></li><li><a href='arch/mips64/fn.__msa_bnegi_b.html'>arch::mips64::__msa_bnegi_b</a></li><li><a href='arch/mips64/fn.__msa_bnegi_d.html'>arch::mips64::__msa_bnegi_d</a></li><li><a href='arch/mips64/fn.__msa_bnegi_h.html'>arch::mips64::__msa_bnegi_h</a></li><li><a href='arch/mips64/fn.__msa_bnegi_w.html'>arch::mips64::__msa_bnegi_w</a></li><li><a href='arch/mips64/fn.__msa_bnz_b.html'>arch::mips64::__msa_bnz_b</a></li><li><a href='arch/mips64/fn.__msa_bnz_d.html'>arch::mips64::__msa_bnz_d</a></li><li><a href='arch/mips64/fn.__msa_bnz_h.html'>arch::mips64::__msa_bnz_h</a></li><li><a href='arch/mips64/fn.__msa_bnz_v.html'>arch::mips64::__msa_bnz_v</a></li><li><a href='arch/mips64/fn.__msa_bnz_w.html'>arch::mips64::__msa_bnz_w</a></li><li><a href='arch/mips64/fn.__msa_bsel_v.html'>arch::mips64::__msa_bsel_v</a></li><li><a href='arch/mips64/fn.__msa_bseli_b.html'>arch::mips64::__msa_bseli_b</a></li><li><a href='arch/mips64/fn.__msa_bset_b.html'>arch::mips64::__msa_bset_b</a></li><li><a href='arch/mips64/fn.__msa_bset_d.html'>arch::mips64::__msa_bset_d</a></li><li><a href='arch/mips64/fn.__msa_bset_h.html'>arch::mips64::__msa_bset_h</a></li><li><a href='arch/mips64/fn.__msa_bset_w.html'>arch::mips64::__msa_bset_w</a></li><li><a href='arch/mips64/fn.__msa_bseti_b.html'>arch::mips64::__msa_bseti_b</a></li><li><a href='arch/mips64/fn.__msa_bseti_d.html'>arch::mips64::__msa_bseti_d</a></li><li><a href='arch/mips64/fn.__msa_bseti_h.html'>arch::mips64::__msa_bseti_h</a></li><li><a href='arch/mips64/fn.__msa_bseti_w.html'>arch::mips64::__msa_bseti_w</a></li><li><a href='arch/mips64/fn.__msa_bz_b.html'>arch::mips64::__msa_bz_b</a></li><li><a href='arch/mips64/fn.__msa_bz_d.html'>arch::mips64::__msa_bz_d</a></li><li><a href='arch/mips64/fn.__msa_bz_h.html'>arch::mips64::__msa_bz_h</a></li><li><a href='arch/mips64/fn.__msa_bz_v.html'>arch::mips64::__msa_bz_v</a></li><li><a href='arch/mips64/fn.__msa_bz_w.html'>arch::mips64::__msa_bz_w</a></li><li><a href='arch/mips64/fn.__msa_ceq_b.html'>arch::mips64::__msa_ceq_b</a></li><li><a href='arch/mips64/fn.__msa_ceq_d.html'>arch::mips64::__msa_ceq_d</a></li><li><a href='arch/mips64/fn.__msa_ceq_h.html'>arch::mips64::__msa_ceq_h</a></li><li><a href='arch/mips64/fn.__msa_ceq_w.html'>arch::mips64::__msa_ceq_w</a></li><li><a href='arch/mips64/fn.__msa_ceqi_b.html'>arch::mips64::__msa_ceqi_b</a></li><li><a href='arch/mips64/fn.__msa_ceqi_d.html'>arch::mips64::__msa_ceqi_d</a></li><li><a href='arch/mips64/fn.__msa_ceqi_h.html'>arch::mips64::__msa_ceqi_h</a></li><li><a href='arch/mips64/fn.__msa_ceqi_w.html'>arch::mips64::__msa_ceqi_w</a></li><li><a href='arch/mips64/fn.__msa_cfcmsa.html'>arch::mips64::__msa_cfcmsa</a></li><li><a href='arch/mips64/fn.__msa_cle_s_b.html'>arch::mips64::__msa_cle_s_b</a></li><li><a href='arch/mips64/fn.__msa_cle_s_d.html'>arch::mips64::__msa_cle_s_d</a></li><li><a href='arch/mips64/fn.__msa_cle_s_h.html'>arch::mips64::__msa_cle_s_h</a></li><li><a href='arch/mips64/fn.__msa_cle_s_w.html'>arch::mips64::__msa_cle_s_w</a></li><li><a href='arch/mips64/fn.__msa_cle_u_b.html'>arch::mips64::__msa_cle_u_b</a></li><li><a href='arch/mips64/fn.__msa_cle_u_d.html'>arch::mips64::__msa_cle_u_d</a></li><li><a href='arch/mips64/fn.__msa_cle_u_h.html'>arch::mips64::__msa_cle_u_h</a></li><li><a href='arch/mips64/fn.__msa_cle_u_w.html'>arch::mips64::__msa_cle_u_w</a></li><li><a href='arch/mips64/fn.__msa_clei_s_b.html'>arch::mips64::__msa_clei_s_b</a></li><li><a href='arch/mips64/fn.__msa_clei_s_d.html'>arch::mips64::__msa_clei_s_d</a></li><li><a href='arch/mips64/fn.__msa_clei_s_h.html'>arch::mips64::__msa_clei_s_h</a></li><li><a href='arch/mips64/fn.__msa_clei_s_w.html'>arch::mips64::__msa_clei_s_w</a></li><li><a href='arch/mips64/fn.__msa_clei_u_b.html'>arch::mips64::__msa_clei_u_b</a></li><li><a href='arch/mips64/fn.__msa_clei_u_d.html'>arch::mips64::__msa_clei_u_d</a></li><li><a href='arch/mips64/fn.__msa_clei_u_h.html'>arch::mips64::__msa_clei_u_h</a></li><li><a href='arch/mips64/fn.__msa_clei_u_w.html'>arch::mips64::__msa_clei_u_w</a></li><li><a href='arch/mips64/fn.__msa_clt_s_b.html'>arch::mips64::__msa_clt_s_b</a></li><li><a href='arch/mips64/fn.__msa_clt_s_d.html'>arch::mips64::__msa_clt_s_d</a></li><li><a href='arch/mips64/fn.__msa_clt_s_h.html'>arch::mips64::__msa_clt_s_h</a></li><li><a href='arch/mips64/fn.__msa_clt_s_w.html'>arch::mips64::__msa_clt_s_w</a></li><li><a href='arch/mips64/fn.__msa_clt_u_b.html'>arch::mips64::__msa_clt_u_b</a></li><li><a href='arch/mips64/fn.__msa_clt_u_d.html'>arch::mips64::__msa_clt_u_d</a></li><li><a href='arch/mips64/fn.__msa_clt_u_h.html'>arch::mips64::__msa_clt_u_h</a></li><li><a href='arch/mips64/fn.__msa_clt_u_w.html'>arch::mips64::__msa_clt_u_w</a></li><li><a href='arch/mips64/fn.__msa_clti_s_b.html'>arch::mips64::__msa_clti_s_b</a></li><li><a href='arch/mips64/fn.__msa_clti_s_d.html'>arch::mips64::__msa_clti_s_d</a></li><li><a href='arch/mips64/fn.__msa_clti_s_h.html'>arch::mips64::__msa_clti_s_h</a></li><li><a href='arch/mips64/fn.__msa_clti_s_w.html'>arch::mips64::__msa_clti_s_w</a></li><li><a href='arch/mips64/fn.__msa_clti_u_b.html'>arch::mips64::__msa_clti_u_b</a></li><li><a href='arch/mips64/fn.__msa_clti_u_d.html'>arch::mips64::__msa_clti_u_d</a></li><li><a href='arch/mips64/fn.__msa_clti_u_h.html'>arch::mips64::__msa_clti_u_h</a></li><li><a href='arch/mips64/fn.__msa_clti_u_w.html'>arch::mips64::__msa_clti_u_w</a></li><li><a href='arch/mips64/fn.__msa_copy_s_b.html'>arch::mips64::__msa_copy_s_b</a></li><li><a href='arch/mips64/fn.__msa_copy_s_d.html'>arch::mips64::__msa_copy_s_d</a></li><li><a href='arch/mips64/fn.__msa_copy_s_h.html'>arch::mips64::__msa_copy_s_h</a></li><li><a href='arch/mips64/fn.__msa_copy_s_w.html'>arch::mips64::__msa_copy_s_w</a></li><li><a href='arch/mips64/fn.__msa_copy_u_b.html'>arch::mips64::__msa_copy_u_b</a></li><li><a href='arch/mips64/fn.__msa_copy_u_d.html'>arch::mips64::__msa_copy_u_d</a></li><li><a href='arch/mips64/fn.__msa_copy_u_h.html'>arch::mips64::__msa_copy_u_h</a></li><li><a href='arch/mips64/fn.__msa_copy_u_w.html'>arch::mips64::__msa_copy_u_w</a></li><li><a href='arch/mips64/fn.__msa_ctcmsa.html'>arch::mips64::__msa_ctcmsa</a></li><li><a href='arch/mips64/fn.__msa_div_s_b.html'>arch::mips64::__msa_div_s_b</a></li><li><a href='arch/mips64/fn.__msa_div_s_d.html'>arch::mips64::__msa_div_s_d</a></li><li><a href='arch/mips64/fn.__msa_div_s_h.html'>arch::mips64::__msa_div_s_h</a></li><li><a href='arch/mips64/fn.__msa_div_s_w.html'>arch::mips64::__msa_div_s_w</a></li><li><a href='arch/mips64/fn.__msa_div_u_b.html'>arch::mips64::__msa_div_u_b</a></li><li><a href='arch/mips64/fn.__msa_div_u_d.html'>arch::mips64::__msa_div_u_d</a></li><li><a href='arch/mips64/fn.__msa_div_u_h.html'>arch::mips64::__msa_div_u_h</a></li><li><a href='arch/mips64/fn.__msa_div_u_w.html'>arch::mips64::__msa_div_u_w</a></li><li><a href='arch/mips64/fn.__msa_dotp_s_d.html'>arch::mips64::__msa_dotp_s_d</a></li><li><a href='arch/mips64/fn.__msa_dotp_s_h.html'>arch::mips64::__msa_dotp_s_h</a></li><li><a href='arch/mips64/fn.__msa_dotp_s_w.html'>arch::mips64::__msa_dotp_s_w</a></li><li><a href='arch/mips64/fn.__msa_dotp_u_d.html'>arch::mips64::__msa_dotp_u_d</a></li><li><a href='arch/mips64/fn.__msa_dotp_u_h.html'>arch::mips64::__msa_dotp_u_h</a></li><li><a href='arch/mips64/fn.__msa_dotp_u_w.html'>arch::mips64::__msa_dotp_u_w</a></li><li><a href='arch/mips64/fn.__msa_dpadd_s_d.html'>arch::mips64::__msa_dpadd_s_d</a></li><li><a href='arch/mips64/fn.__msa_dpadd_s_h.html'>arch::mips64::__msa_dpadd_s_h</a></li><li><a href='arch/mips64/fn.__msa_dpadd_s_w.html'>arch::mips64::__msa_dpadd_s_w</a></li><li><a href='arch/mips64/fn.__msa_dpadd_u_d.html'>arch::mips64::__msa_dpadd_u_d</a></li><li><a href='arch/mips64/fn.__msa_dpadd_u_h.html'>arch::mips64::__msa_dpadd_u_h</a></li><li><a href='arch/mips64/fn.__msa_dpadd_u_w.html'>arch::mips64::__msa_dpadd_u_w</a></li><li><a href='arch/mips64/fn.__msa_dpsub_s_d.html'>arch::mips64::__msa_dpsub_s_d</a></li><li><a href='arch/mips64/fn.__msa_dpsub_s_h.html'>arch::mips64::__msa_dpsub_s_h</a></li><li><a href='arch/mips64/fn.__msa_dpsub_s_w.html'>arch::mips64::__msa_dpsub_s_w</a></li><li><a href='arch/mips64/fn.__msa_dpsub_u_d.html'>arch::mips64::__msa_dpsub_u_d</a></li><li><a href='arch/mips64/fn.__msa_dpsub_u_h.html'>arch::mips64::__msa_dpsub_u_h</a></li><li><a href='arch/mips64/fn.__msa_dpsub_u_w.html'>arch::mips64::__msa_dpsub_u_w</a></li><li><a href='arch/mips64/fn.__msa_fadd_d.html'>arch::mips64::__msa_fadd_d</a></li><li><a href='arch/mips64/fn.__msa_fadd_w.html'>arch::mips64::__msa_fadd_w</a></li><li><a href='arch/mips64/fn.__msa_fcaf_d.html'>arch::mips64::__msa_fcaf_d</a></li><li><a href='arch/mips64/fn.__msa_fcaf_w.html'>arch::mips64::__msa_fcaf_w</a></li><li><a href='arch/mips64/fn.__msa_fceq_d.html'>arch::mips64::__msa_fceq_d</a></li><li><a href='arch/mips64/fn.__msa_fceq_w.html'>arch::mips64::__msa_fceq_w</a></li><li><a href='arch/mips64/fn.__msa_fclass_d.html'>arch::mips64::__msa_fclass_d</a></li><li><a href='arch/mips64/fn.__msa_fclass_w.html'>arch::mips64::__msa_fclass_w</a></li><li><a href='arch/mips64/fn.__msa_fcle_d.html'>arch::mips64::__msa_fcle_d</a></li><li><a href='arch/mips64/fn.__msa_fcle_w.html'>arch::mips64::__msa_fcle_w</a></li><li><a href='arch/mips64/fn.__msa_fclt_d.html'>arch::mips64::__msa_fclt_d</a></li><li><a href='arch/mips64/fn.__msa_fclt_w.html'>arch::mips64::__msa_fclt_w</a></li><li><a href='arch/mips64/fn.__msa_fcne_d.html'>arch::mips64::__msa_fcne_d</a></li><li><a href='arch/mips64/fn.__msa_fcne_w.html'>arch::mips64::__msa_fcne_w</a></li><li><a href='arch/mips64/fn.__msa_fcor_d.html'>arch::mips64::__msa_fcor_d</a></li><li><a href='arch/mips64/fn.__msa_fcor_w.html'>arch::mips64::__msa_fcor_w</a></li><li><a href='arch/mips64/fn.__msa_fcueq_d.html'>arch::mips64::__msa_fcueq_d</a></li><li><a href='arch/mips64/fn.__msa_fcueq_w.html'>arch::mips64::__msa_fcueq_w</a></li><li><a href='arch/mips64/fn.__msa_fcule_d.html'>arch::mips64::__msa_fcule_d</a></li><li><a href='arch/mips64/fn.__msa_fcule_w.html'>arch::mips64::__msa_fcule_w</a></li><li><a href='arch/mips64/fn.__msa_fcult_d.html'>arch::mips64::__msa_fcult_d</a></li><li><a href='arch/mips64/fn.__msa_fcult_w.html'>arch::mips64::__msa_fcult_w</a></li><li><a href='arch/mips64/fn.__msa_fcun_d.html'>arch::mips64::__msa_fcun_d</a></li><li><a href='arch/mips64/fn.__msa_fcun_w.html'>arch::mips64::__msa_fcun_w</a></li><li><a href='arch/mips64/fn.__msa_fcune_d.html'>arch::mips64::__msa_fcune_d</a></li><li><a href='arch/mips64/fn.__msa_fcune_w.html'>arch::mips64::__msa_fcune_w</a></li><li><a href='arch/mips64/fn.__msa_fdiv_d.html'>arch::mips64::__msa_fdiv_d</a></li><li><a href='arch/mips64/fn.__msa_fdiv_w.html'>arch::mips64::__msa_fdiv_w</a></li><li><a href='arch/mips64/fn.__msa_fexdo_w.html'>arch::mips64::__msa_fexdo_w</a></li><li><a href='arch/mips64/fn.__msa_fexp2_d.html'>arch::mips64::__msa_fexp2_d</a></li><li><a href='arch/mips64/fn.__msa_fexp2_w.html'>arch::mips64::__msa_fexp2_w</a></li><li><a href='arch/mips64/fn.__msa_fexupl_d.html'>arch::mips64::__msa_fexupl_d</a></li><li><a href='arch/mips64/fn.__msa_fexupr_d.html'>arch::mips64::__msa_fexupr_d</a></li><li><a href='arch/mips64/fn.__msa_ffint_s_d.html'>arch::mips64::__msa_ffint_s_d</a></li><li><a href='arch/mips64/fn.__msa_ffint_s_w.html'>arch::mips64::__msa_ffint_s_w</a></li><li><a href='arch/mips64/fn.__msa_ffint_u_d.html'>arch::mips64::__msa_ffint_u_d</a></li><li><a href='arch/mips64/fn.__msa_ffint_u_w.html'>arch::mips64::__msa_ffint_u_w</a></li><li><a href='arch/mips64/fn.__msa_ffql_d.html'>arch::mips64::__msa_ffql_d</a></li><li><a href='arch/mips64/fn.__msa_ffql_w.html'>arch::mips64::__msa_ffql_w</a></li><li><a href='arch/mips64/fn.__msa_ffqr_d.html'>arch::mips64::__msa_ffqr_d</a></li><li><a href='arch/mips64/fn.__msa_ffqr_w.html'>arch::mips64::__msa_ffqr_w</a></li><li><a href='arch/mips64/fn.__msa_fill_b.html'>arch::mips64::__msa_fill_b</a></li><li><a href='arch/mips64/fn.__msa_fill_d.html'>arch::mips64::__msa_fill_d</a></li><li><a href='arch/mips64/fn.__msa_fill_h.html'>arch::mips64::__msa_fill_h</a></li><li><a href='arch/mips64/fn.__msa_fill_w.html'>arch::mips64::__msa_fill_w</a></li><li><a href='arch/mips64/fn.__msa_flog2_d.html'>arch::mips64::__msa_flog2_d</a></li><li><a href='arch/mips64/fn.__msa_flog2_w.html'>arch::mips64::__msa_flog2_w</a></li><li><a href='arch/mips64/fn.__msa_fmadd_d.html'>arch::mips64::__msa_fmadd_d</a></li><li><a href='arch/mips64/fn.__msa_fmadd_w.html'>arch::mips64::__msa_fmadd_w</a></li><li><a href='arch/mips64/fn.__msa_fmax_a_d.html'>arch::mips64::__msa_fmax_a_d</a></li><li><a href='arch/mips64/fn.__msa_fmax_a_w.html'>arch::mips64::__msa_fmax_a_w</a></li><li><a href='arch/mips64/fn.__msa_fmax_d.html'>arch::mips64::__msa_fmax_d</a></li><li><a href='arch/mips64/fn.__msa_fmax_w.html'>arch::mips64::__msa_fmax_w</a></li><li><a href='arch/mips64/fn.__msa_fmin_a_d.html'>arch::mips64::__msa_fmin_a_d</a></li><li><a href='arch/mips64/fn.__msa_fmin_a_w.html'>arch::mips64::__msa_fmin_a_w</a></li><li><a href='arch/mips64/fn.__msa_fmin_d.html'>arch::mips64::__msa_fmin_d</a></li><li><a href='arch/mips64/fn.__msa_fmin_w.html'>arch::mips64::__msa_fmin_w</a></li><li><a href='arch/mips64/fn.__msa_fmsub_d.html'>arch::mips64::__msa_fmsub_d</a></li><li><a href='arch/mips64/fn.__msa_fmsub_w.html'>arch::mips64::__msa_fmsub_w</a></li><li><a href='arch/mips64/fn.__msa_fmul_d.html'>arch::mips64::__msa_fmul_d</a></li><li><a href='arch/mips64/fn.__msa_fmul_w.html'>arch::mips64::__msa_fmul_w</a></li><li><a href='arch/mips64/fn.__msa_frcp_d.html'>arch::mips64::__msa_frcp_d</a></li><li><a href='arch/mips64/fn.__msa_frcp_w.html'>arch::mips64::__msa_frcp_w</a></li><li><a href='arch/mips64/fn.__msa_frint_d.html'>arch::mips64::__msa_frint_d</a></li><li><a href='arch/mips64/fn.__msa_frint_w.html'>arch::mips64::__msa_frint_w</a></li><li><a href='arch/mips64/fn.__msa_frsqrt_d.html'>arch::mips64::__msa_frsqrt_d</a></li><li><a href='arch/mips64/fn.__msa_frsqrt_w.html'>arch::mips64::__msa_frsqrt_w</a></li><li><a href='arch/mips64/fn.__msa_fsaf_d.html'>arch::mips64::__msa_fsaf_d</a></li><li><a href='arch/mips64/fn.__msa_fsaf_w.html'>arch::mips64::__msa_fsaf_w</a></li><li><a href='arch/mips64/fn.__msa_fseq_d.html'>arch::mips64::__msa_fseq_d</a></li><li><a href='arch/mips64/fn.__msa_fseq_w.html'>arch::mips64::__msa_fseq_w</a></li><li><a href='arch/mips64/fn.__msa_fsle_d.html'>arch::mips64::__msa_fsle_d</a></li><li><a href='arch/mips64/fn.__msa_fsle_w.html'>arch::mips64::__msa_fsle_w</a></li><li><a href='arch/mips64/fn.__msa_fslt_d.html'>arch::mips64::__msa_fslt_d</a></li><li><a href='arch/mips64/fn.__msa_fslt_w.html'>arch::mips64::__msa_fslt_w</a></li><li><a href='arch/mips64/fn.__msa_fsne_d.html'>arch::mips64::__msa_fsne_d</a></li><li><a href='arch/mips64/fn.__msa_fsne_w.html'>arch::mips64::__msa_fsne_w</a></li><li><a href='arch/mips64/fn.__msa_fsor_d.html'>arch::mips64::__msa_fsor_d</a></li><li><a href='arch/mips64/fn.__msa_fsor_w.html'>arch::mips64::__msa_fsor_w</a></li><li><a href='arch/mips64/fn.__msa_fsqrt_d.html'>arch::mips64::__msa_fsqrt_d</a></li><li><a href='arch/mips64/fn.__msa_fsqrt_w.html'>arch::mips64::__msa_fsqrt_w</a></li><li><a href='arch/mips64/fn.__msa_fsub_d.html'>arch::mips64::__msa_fsub_d</a></li><li><a href='arch/mips64/fn.__msa_fsub_w.html'>arch::mips64::__msa_fsub_w</a></li><li><a href='arch/mips64/fn.__msa_fsueq_d.html'>arch::mips64::__msa_fsueq_d</a></li><li><a href='arch/mips64/fn.__msa_fsueq_w.html'>arch::mips64::__msa_fsueq_w</a></li><li><a href='arch/mips64/fn.__msa_fsule_d.html'>arch::mips64::__msa_fsule_d</a></li><li><a href='arch/mips64/fn.__msa_fsule_w.html'>arch::mips64::__msa_fsule_w</a></li><li><a href='arch/mips64/fn.__msa_fsult_d.html'>arch::mips64::__msa_fsult_d</a></li><li><a href='arch/mips64/fn.__msa_fsult_w.html'>arch::mips64::__msa_fsult_w</a></li><li><a href='arch/mips64/fn.__msa_fsun_d.html'>arch::mips64::__msa_fsun_d</a></li><li><a href='arch/mips64/fn.__msa_fsun_w.html'>arch::mips64::__msa_fsun_w</a></li><li><a href='arch/mips64/fn.__msa_fsune_d.html'>arch::mips64::__msa_fsune_d</a></li><li><a href='arch/mips64/fn.__msa_fsune_w.html'>arch::mips64::__msa_fsune_w</a></li><li><a href='arch/mips64/fn.__msa_ftint_s_d.html'>arch::mips64::__msa_ftint_s_d</a></li><li><a href='arch/mips64/fn.__msa_ftint_s_w.html'>arch::mips64::__msa_ftint_s_w</a></li><li><a href='arch/mips64/fn.__msa_ftint_u_d.html'>arch::mips64::__msa_ftint_u_d</a></li><li><a href='arch/mips64/fn.__msa_ftint_u_w.html'>arch::mips64::__msa_ftint_u_w</a></li><li><a href='arch/mips64/fn.__msa_ftq_h.html'>arch::mips64::__msa_ftq_h</a></li><li><a href='arch/mips64/fn.__msa_ftq_w.html'>arch::mips64::__msa_ftq_w</a></li><li><a href='arch/mips64/fn.__msa_ftrunc_s_d.html'>arch::mips64::__msa_ftrunc_s_d</a></li><li><a href='arch/mips64/fn.__msa_ftrunc_s_w.html'>arch::mips64::__msa_ftrunc_s_w</a></li><li><a href='arch/mips64/fn.__msa_ftrunc_u_d.html'>arch::mips64::__msa_ftrunc_u_d</a></li><li><a href='arch/mips64/fn.__msa_ftrunc_u_w.html'>arch::mips64::__msa_ftrunc_u_w</a></li><li><a href='arch/mips64/fn.__msa_hadd_s_d.html'>arch::mips64::__msa_hadd_s_d</a></li><li><a href='arch/mips64/fn.__msa_hadd_s_h.html'>arch::mips64::__msa_hadd_s_h</a></li><li><a href='arch/mips64/fn.__msa_hadd_s_w.html'>arch::mips64::__msa_hadd_s_w</a></li><li><a href='arch/mips64/fn.__msa_hadd_u_d.html'>arch::mips64::__msa_hadd_u_d</a></li><li><a href='arch/mips64/fn.__msa_hadd_u_h.html'>arch::mips64::__msa_hadd_u_h</a></li><li><a href='arch/mips64/fn.__msa_hadd_u_w.html'>arch::mips64::__msa_hadd_u_w</a></li><li><a href='arch/mips64/fn.__msa_hsub_s_d.html'>arch::mips64::__msa_hsub_s_d</a></li><li><a href='arch/mips64/fn.__msa_hsub_s_h.html'>arch::mips64::__msa_hsub_s_h</a></li><li><a href='arch/mips64/fn.__msa_hsub_s_w.html'>arch::mips64::__msa_hsub_s_w</a></li><li><a href='arch/mips64/fn.__msa_hsub_u_d.html'>arch::mips64::__msa_hsub_u_d</a></li><li><a href='arch/mips64/fn.__msa_hsub_u_h.html'>arch::mips64::__msa_hsub_u_h</a></li><li><a href='arch/mips64/fn.__msa_hsub_u_w.html'>arch::mips64::__msa_hsub_u_w</a></li><li><a href='arch/mips64/fn.__msa_ilvev_b.html'>arch::mips64::__msa_ilvev_b</a></li><li><a href='arch/mips64/fn.__msa_ilvev_d.html'>arch::mips64::__msa_ilvev_d</a></li><li><a href='arch/mips64/fn.__msa_ilvev_h.html'>arch::mips64::__msa_ilvev_h</a></li><li><a href='arch/mips64/fn.__msa_ilvev_w.html'>arch::mips64::__msa_ilvev_w</a></li><li><a href='arch/mips64/fn.__msa_ilvl_b.html'>arch::mips64::__msa_ilvl_b</a></li><li><a href='arch/mips64/fn.__msa_ilvl_d.html'>arch::mips64::__msa_ilvl_d</a></li><li><a href='arch/mips64/fn.__msa_ilvl_h.html'>arch::mips64::__msa_ilvl_h</a></li><li><a href='arch/mips64/fn.__msa_ilvl_w.html'>arch::mips64::__msa_ilvl_w</a></li><li><a href='arch/mips64/fn.__msa_ilvod_b.html'>arch::mips64::__msa_ilvod_b</a></li><li><a href='arch/mips64/fn.__msa_ilvod_d.html'>arch::mips64::__msa_ilvod_d</a></li><li><a href='arch/mips64/fn.__msa_ilvod_h.html'>arch::mips64::__msa_ilvod_h</a></li><li><a href='arch/mips64/fn.__msa_ilvod_w.html'>arch::mips64::__msa_ilvod_w</a></li><li><a href='arch/mips64/fn.__msa_ilvr_b.html'>arch::mips64::__msa_ilvr_b</a></li><li><a href='arch/mips64/fn.__msa_ilvr_d.html'>arch::mips64::__msa_ilvr_d</a></li><li><a href='arch/mips64/fn.__msa_ilvr_h.html'>arch::mips64::__msa_ilvr_h</a></li><li><a href='arch/mips64/fn.__msa_ilvr_w.html'>arch::mips64::__msa_ilvr_w</a></li><li><a href='arch/mips64/fn.__msa_insert_b.html'>arch::mips64::__msa_insert_b</a></li><li><a href='arch/mips64/fn.__msa_insert_d.html'>arch::mips64::__msa_insert_d</a></li><li><a href='arch/mips64/fn.__msa_insert_h.html'>arch::mips64::__msa_insert_h</a></li><li><a href='arch/mips64/fn.__msa_insert_w.html'>arch::mips64::__msa_insert_w</a></li><li><a href='arch/mips64/fn.__msa_insve_b.html'>arch::mips64::__msa_insve_b</a></li><li><a href='arch/mips64/fn.__msa_insve_d.html'>arch::mips64::__msa_insve_d</a></li><li><a href='arch/mips64/fn.__msa_insve_h.html'>arch::mips64::__msa_insve_h</a></li><li><a href='arch/mips64/fn.__msa_insve_w.html'>arch::mips64::__msa_insve_w</a></li><li><a href='arch/mips64/fn.__msa_ld_b.html'>arch::mips64::__msa_ld_b</a></li><li><a href='arch/mips64/fn.__msa_ld_d.html'>arch::mips64::__msa_ld_d</a></li><li><a href='arch/mips64/fn.__msa_ld_h.html'>arch::mips64::__msa_ld_h</a></li><li><a href='arch/mips64/fn.__msa_ld_w.html'>arch::mips64::__msa_ld_w</a></li><li><a href='arch/mips64/fn.__msa_ldi_b.html'>arch::mips64::__msa_ldi_b</a></li><li><a href='arch/mips64/fn.__msa_ldi_d.html'>arch::mips64::__msa_ldi_d</a></li><li><a href='arch/mips64/fn.__msa_ldi_h.html'>arch::mips64::__msa_ldi_h</a></li><li><a href='arch/mips64/fn.__msa_ldi_w.html'>arch::mips64::__msa_ldi_w</a></li><li><a href='arch/mips64/fn.__msa_madd_q_h.html'>arch::mips64::__msa_madd_q_h</a></li><li><a href='arch/mips64/fn.__msa_madd_q_w.html'>arch::mips64::__msa_madd_q_w</a></li><li><a href='arch/mips64/fn.__msa_maddr_q_h.html'>arch::mips64::__msa_maddr_q_h</a></li><li><a href='arch/mips64/fn.__msa_maddr_q_w.html'>arch::mips64::__msa_maddr_q_w</a></li><li><a href='arch/mips64/fn.__msa_maddv_b.html'>arch::mips64::__msa_maddv_b</a></li><li><a href='arch/mips64/fn.__msa_maddv_d.html'>arch::mips64::__msa_maddv_d</a></li><li><a href='arch/mips64/fn.__msa_maddv_h.html'>arch::mips64::__msa_maddv_h</a></li><li><a href='arch/mips64/fn.__msa_maddv_w.html'>arch::mips64::__msa_maddv_w</a></li><li><a href='arch/mips64/fn.__msa_max_a_b.html'>arch::mips64::__msa_max_a_b</a></li><li><a href='arch/mips64/fn.__msa_max_a_d.html'>arch::mips64::__msa_max_a_d</a></li><li><a href='arch/mips64/fn.__msa_max_a_h.html'>arch::mips64::__msa_max_a_h</a></li><li><a href='arch/mips64/fn.__msa_max_a_w.html'>arch::mips64::__msa_max_a_w</a></li><li><a href='arch/mips64/fn.__msa_max_s_b.html'>arch::mips64::__msa_max_s_b</a></li><li><a href='arch/mips64/fn.__msa_max_s_d.html'>arch::mips64::__msa_max_s_d</a></li><li><a href='arch/mips64/fn.__msa_max_s_h.html'>arch::mips64::__msa_max_s_h</a></li><li><a href='arch/mips64/fn.__msa_max_s_w.html'>arch::mips64::__msa_max_s_w</a></li><li><a href='arch/mips64/fn.__msa_max_u_b.html'>arch::mips64::__msa_max_u_b</a></li><li><a href='arch/mips64/fn.__msa_max_u_d.html'>arch::mips64::__msa_max_u_d</a></li><li><a href='arch/mips64/fn.__msa_max_u_h.html'>arch::mips64::__msa_max_u_h</a></li><li><a href='arch/mips64/fn.__msa_max_u_w.html'>arch::mips64::__msa_max_u_w</a></li><li><a href='arch/mips64/fn.__msa_maxi_s_b.html'>arch::mips64::__msa_maxi_s_b</a></li><li><a href='arch/mips64/fn.__msa_maxi_s_d.html'>arch::mips64::__msa_maxi_s_d</a></li><li><a href='arch/mips64/fn.__msa_maxi_s_h.html'>arch::mips64::__msa_maxi_s_h</a></li><li><a href='arch/mips64/fn.__msa_maxi_s_w.html'>arch::mips64::__msa_maxi_s_w</a></li><li><a href='arch/mips64/fn.__msa_maxi_u_b.html'>arch::mips64::__msa_maxi_u_b</a></li><li><a href='arch/mips64/fn.__msa_maxi_u_d.html'>arch::mips64::__msa_maxi_u_d</a></li><li><a href='arch/mips64/fn.__msa_maxi_u_h.html'>arch::mips64::__msa_maxi_u_h</a></li><li><a href='arch/mips64/fn.__msa_maxi_u_w.html'>arch::mips64::__msa_maxi_u_w</a></li><li><a href='arch/mips64/fn.__msa_min_a_b.html'>arch::mips64::__msa_min_a_b</a></li><li><a href='arch/mips64/fn.__msa_min_a_d.html'>arch::mips64::__msa_min_a_d</a></li><li><a href='arch/mips64/fn.__msa_min_a_h.html'>arch::mips64::__msa_min_a_h</a></li><li><a href='arch/mips64/fn.__msa_min_a_w.html'>arch::mips64::__msa_min_a_w</a></li><li><a href='arch/mips64/fn.__msa_min_s_b.html'>arch::mips64::__msa_min_s_b</a></li><li><a href='arch/mips64/fn.__msa_min_s_d.html'>arch::mips64::__msa_min_s_d</a></li><li><a href='arch/mips64/fn.__msa_min_s_h.html'>arch::mips64::__msa_min_s_h</a></li><li><a href='arch/mips64/fn.__msa_min_s_w.html'>arch::mips64::__msa_min_s_w</a></li><li><a href='arch/mips64/fn.__msa_min_u_b.html'>arch::mips64::__msa_min_u_b</a></li><li><a href='arch/mips64/fn.__msa_min_u_d.html'>arch::mips64::__msa_min_u_d</a></li><li><a href='arch/mips64/fn.__msa_min_u_h.html'>arch::mips64::__msa_min_u_h</a></li><li><a href='arch/mips64/fn.__msa_min_u_w.html'>arch::mips64::__msa_min_u_w</a></li><li><a href='arch/mips64/fn.__msa_mini_s_b.html'>arch::mips64::__msa_mini_s_b</a></li><li><a href='arch/mips64/fn.__msa_mini_s_d.html'>arch::mips64::__msa_mini_s_d</a></li><li><a href='arch/mips64/fn.__msa_mini_s_h.html'>arch::mips64::__msa_mini_s_h</a></li><li><a href='arch/mips64/fn.__msa_mini_s_w.html'>arch::mips64::__msa_mini_s_w</a></li><li><a href='arch/mips64/fn.__msa_mini_u_b.html'>arch::mips64::__msa_mini_u_b</a></li><li><a href='arch/mips64/fn.__msa_mini_u_d.html'>arch::mips64::__msa_mini_u_d</a></li><li><a href='arch/mips64/fn.__msa_mini_u_h.html'>arch::mips64::__msa_mini_u_h</a></li><li><a href='arch/mips64/fn.__msa_mini_u_w.html'>arch::mips64::__msa_mini_u_w</a></li><li><a href='arch/mips64/fn.__msa_mod_s_b.html'>arch::mips64::__msa_mod_s_b</a></li><li><a href='arch/mips64/fn.__msa_mod_s_d.html'>arch::mips64::__msa_mod_s_d</a></li><li><a href='arch/mips64/fn.__msa_mod_s_h.html'>arch::mips64::__msa_mod_s_h</a></li><li><a href='arch/mips64/fn.__msa_mod_s_w.html'>arch::mips64::__msa_mod_s_w</a></li><li><a href='arch/mips64/fn.__msa_mod_u_b.html'>arch::mips64::__msa_mod_u_b</a></li><li><a href='arch/mips64/fn.__msa_mod_u_d.html'>arch::mips64::__msa_mod_u_d</a></li><li><a href='arch/mips64/fn.__msa_mod_u_h.html'>arch::mips64::__msa_mod_u_h</a></li><li><a href='arch/mips64/fn.__msa_mod_u_w.html'>arch::mips64::__msa_mod_u_w</a></li><li><a href='arch/mips64/fn.__msa_move_v.html'>arch::mips64::__msa_move_v</a></li><li><a href='arch/mips64/fn.__msa_msub_q_h.html'>arch::mips64::__msa_msub_q_h</a></li><li><a href='arch/mips64/fn.__msa_msub_q_w.html'>arch::mips64::__msa_msub_q_w</a></li><li><a href='arch/mips64/fn.__msa_msubr_q_h.html'>arch::mips64::__msa_msubr_q_h</a></li><li><a href='arch/mips64/fn.__msa_msubr_q_w.html'>arch::mips64::__msa_msubr_q_w</a></li><li><a href='arch/mips64/fn.__msa_msubv_b.html'>arch::mips64::__msa_msubv_b</a></li><li><a href='arch/mips64/fn.__msa_msubv_d.html'>arch::mips64::__msa_msubv_d</a></li><li><a href='arch/mips64/fn.__msa_msubv_h.html'>arch::mips64::__msa_msubv_h</a></li><li><a href='arch/mips64/fn.__msa_msubv_w.html'>arch::mips64::__msa_msubv_w</a></li><li><a href='arch/mips64/fn.__msa_mul_q_h.html'>arch::mips64::__msa_mul_q_h</a></li><li><a href='arch/mips64/fn.__msa_mul_q_w.html'>arch::mips64::__msa_mul_q_w</a></li><li><a href='arch/mips64/fn.__msa_mulr_q_h.html'>arch::mips64::__msa_mulr_q_h</a></li><li><a href='arch/mips64/fn.__msa_mulr_q_w.html'>arch::mips64::__msa_mulr_q_w</a></li><li><a href='arch/mips64/fn.__msa_mulv_b.html'>arch::mips64::__msa_mulv_b</a></li><li><a href='arch/mips64/fn.__msa_mulv_d.html'>arch::mips64::__msa_mulv_d</a></li><li><a href='arch/mips64/fn.__msa_mulv_h.html'>arch::mips64::__msa_mulv_h</a></li><li><a href='arch/mips64/fn.__msa_mulv_w.html'>arch::mips64::__msa_mulv_w</a></li><li><a href='arch/mips64/fn.__msa_nloc_b.html'>arch::mips64::__msa_nloc_b</a></li><li><a href='arch/mips64/fn.__msa_nloc_d.html'>arch::mips64::__msa_nloc_d</a></li><li><a href='arch/mips64/fn.__msa_nloc_h.html'>arch::mips64::__msa_nloc_h</a></li><li><a href='arch/mips64/fn.__msa_nloc_w.html'>arch::mips64::__msa_nloc_w</a></li><li><a href='arch/mips64/fn.__msa_nlzc_b.html'>arch::mips64::__msa_nlzc_b</a></li><li><a href='arch/mips64/fn.__msa_nlzc_d.html'>arch::mips64::__msa_nlzc_d</a></li><li><a href='arch/mips64/fn.__msa_nlzc_h.html'>arch::mips64::__msa_nlzc_h</a></li><li><a href='arch/mips64/fn.__msa_nlzc_w.html'>arch::mips64::__msa_nlzc_w</a></li><li><a href='arch/mips64/fn.__msa_nor_v.html'>arch::mips64::__msa_nor_v</a></li><li><a href='arch/mips64/fn.__msa_nori_b.html'>arch::mips64::__msa_nori_b</a></li><li><a href='arch/mips64/fn.__msa_or_v.html'>arch::mips64::__msa_or_v</a></li><li><a href='arch/mips64/fn.__msa_ori_b.html'>arch::mips64::__msa_ori_b</a></li><li><a href='arch/mips64/fn.__msa_pckev_b.html'>arch::mips64::__msa_pckev_b</a></li><li><a href='arch/mips64/fn.__msa_pckev_d.html'>arch::mips64::__msa_pckev_d</a></li><li><a href='arch/mips64/fn.__msa_pckev_h.html'>arch::mips64::__msa_pckev_h</a></li><li><a href='arch/mips64/fn.__msa_pckev_w.html'>arch::mips64::__msa_pckev_w</a></li><li><a href='arch/mips64/fn.__msa_pckod_b.html'>arch::mips64::__msa_pckod_b</a></li><li><a href='arch/mips64/fn.__msa_pckod_d.html'>arch::mips64::__msa_pckod_d</a></li><li><a href='arch/mips64/fn.__msa_pckod_h.html'>arch::mips64::__msa_pckod_h</a></li><li><a href='arch/mips64/fn.__msa_pckod_w.html'>arch::mips64::__msa_pckod_w</a></li><li><a href='arch/mips64/fn.__msa_pcnt_b.html'>arch::mips64::__msa_pcnt_b</a></li><li><a href='arch/mips64/fn.__msa_pcnt_d.html'>arch::mips64::__msa_pcnt_d</a></li><li><a href='arch/mips64/fn.__msa_pcnt_h.html'>arch::mips64::__msa_pcnt_h</a></li><li><a href='arch/mips64/fn.__msa_pcnt_w.html'>arch::mips64::__msa_pcnt_w</a></li><li><a href='arch/mips64/fn.__msa_sat_s_b.html'>arch::mips64::__msa_sat_s_b</a></li><li><a href='arch/mips64/fn.__msa_sat_s_d.html'>arch::mips64::__msa_sat_s_d</a></li><li><a href='arch/mips64/fn.__msa_sat_s_h.html'>arch::mips64::__msa_sat_s_h</a></li><li><a href='arch/mips64/fn.__msa_sat_s_w.html'>arch::mips64::__msa_sat_s_w</a></li><li><a href='arch/mips64/fn.__msa_sat_u_b.html'>arch::mips64::__msa_sat_u_b</a></li><li><a href='arch/mips64/fn.__msa_sat_u_d.html'>arch::mips64::__msa_sat_u_d</a></li><li><a href='arch/mips64/fn.__msa_sat_u_h.html'>arch::mips64::__msa_sat_u_h</a></li><li><a href='arch/mips64/fn.__msa_sat_u_w.html'>arch::mips64::__msa_sat_u_w</a></li><li><a href='arch/mips64/fn.__msa_shf_b.html'>arch::mips64::__msa_shf_b</a></li><li><a href='arch/mips64/fn.__msa_shf_h.html'>arch::mips64::__msa_shf_h</a></li><li><a href='arch/mips64/fn.__msa_shf_w.html'>arch::mips64::__msa_shf_w</a></li><li><a href='arch/mips64/fn.__msa_sld_b.html'>arch::mips64::__msa_sld_b</a></li><li><a href='arch/mips64/fn.__msa_sld_d.html'>arch::mips64::__msa_sld_d</a></li><li><a href='arch/mips64/fn.__msa_sld_h.html'>arch::mips64::__msa_sld_h</a></li><li><a href='arch/mips64/fn.__msa_sld_w.html'>arch::mips64::__msa_sld_w</a></li><li><a href='arch/mips64/fn.__msa_sldi_b.html'>arch::mips64::__msa_sldi_b</a></li><li><a href='arch/mips64/fn.__msa_sldi_d.html'>arch::mips64::__msa_sldi_d</a></li><li><a href='arch/mips64/fn.__msa_sldi_h.html'>arch::mips64::__msa_sldi_h</a></li><li><a href='arch/mips64/fn.__msa_sldi_w.html'>arch::mips64::__msa_sldi_w</a></li><li><a href='arch/mips64/fn.__msa_sll_b.html'>arch::mips64::__msa_sll_b</a></li><li><a href='arch/mips64/fn.__msa_sll_d.html'>arch::mips64::__msa_sll_d</a></li><li><a href='arch/mips64/fn.__msa_sll_h.html'>arch::mips64::__msa_sll_h</a></li><li><a href='arch/mips64/fn.__msa_sll_w.html'>arch::mips64::__msa_sll_w</a></li><li><a href='arch/mips64/fn.__msa_slli_b.html'>arch::mips64::__msa_slli_b</a></li><li><a href='arch/mips64/fn.__msa_slli_d.html'>arch::mips64::__msa_slli_d</a></li><li><a href='arch/mips64/fn.__msa_slli_h.html'>arch::mips64::__msa_slli_h</a></li><li><a href='arch/mips64/fn.__msa_slli_w.html'>arch::mips64::__msa_slli_w</a></li><li><a href='arch/mips64/fn.__msa_splat_b.html'>arch::mips64::__msa_splat_b</a></li><li><a href='arch/mips64/fn.__msa_splat_d.html'>arch::mips64::__msa_splat_d</a></li><li><a href='arch/mips64/fn.__msa_splat_h.html'>arch::mips64::__msa_splat_h</a></li><li><a href='arch/mips64/fn.__msa_splat_w.html'>arch::mips64::__msa_splat_w</a></li><li><a href='arch/mips64/fn.__msa_splati_b.html'>arch::mips64::__msa_splati_b</a></li><li><a href='arch/mips64/fn.__msa_splati_d.html'>arch::mips64::__msa_splati_d</a></li><li><a href='arch/mips64/fn.__msa_splati_h.html'>arch::mips64::__msa_splati_h</a></li><li><a href='arch/mips64/fn.__msa_splati_w.html'>arch::mips64::__msa_splati_w</a></li><li><a href='arch/mips64/fn.__msa_sra_b.html'>arch::mips64::__msa_sra_b</a></li><li><a href='arch/mips64/fn.__msa_sra_d.html'>arch::mips64::__msa_sra_d</a></li><li><a href='arch/mips64/fn.__msa_sra_h.html'>arch::mips64::__msa_sra_h</a></li><li><a href='arch/mips64/fn.__msa_sra_w.html'>arch::mips64::__msa_sra_w</a></li><li><a href='arch/mips64/fn.__msa_srai_b.html'>arch::mips64::__msa_srai_b</a></li><li><a href='arch/mips64/fn.__msa_srai_d.html'>arch::mips64::__msa_srai_d</a></li><li><a href='arch/mips64/fn.__msa_srai_h.html'>arch::mips64::__msa_srai_h</a></li><li><a href='arch/mips64/fn.__msa_srai_w.html'>arch::mips64::__msa_srai_w</a></li><li><a href='arch/mips64/fn.__msa_srar_b.html'>arch::mips64::__msa_srar_b</a></li><li><a href='arch/mips64/fn.__msa_srar_d.html'>arch::mips64::__msa_srar_d</a></li><li><a href='arch/mips64/fn.__msa_srar_h.html'>arch::mips64::__msa_srar_h</a></li><li><a href='arch/mips64/fn.__msa_srar_w.html'>arch::mips64::__msa_srar_w</a></li><li><a href='arch/mips64/fn.__msa_srari_b.html'>arch::mips64::__msa_srari_b</a></li><li><a href='arch/mips64/fn.__msa_srari_d.html'>arch::mips64::__msa_srari_d</a></li><li><a href='arch/mips64/fn.__msa_srari_h.html'>arch::mips64::__msa_srari_h</a></li><li><a href='arch/mips64/fn.__msa_srari_w.html'>arch::mips64::__msa_srari_w</a></li><li><a href='arch/mips64/fn.__msa_srl_b.html'>arch::mips64::__msa_srl_b</a></li><li><a href='arch/mips64/fn.__msa_srl_d.html'>arch::mips64::__msa_srl_d</a></li><li><a href='arch/mips64/fn.__msa_srl_h.html'>arch::mips64::__msa_srl_h</a></li><li><a href='arch/mips64/fn.__msa_srl_w.html'>arch::mips64::__msa_srl_w</a></li><li><a href='arch/mips64/fn.__msa_srli_b.html'>arch::mips64::__msa_srli_b</a></li><li><a href='arch/mips64/fn.__msa_srli_d.html'>arch::mips64::__msa_srli_d</a></li><li><a href='arch/mips64/fn.__msa_srli_h.html'>arch::mips64::__msa_srli_h</a></li><li><a href='arch/mips64/fn.__msa_srli_w.html'>arch::mips64::__msa_srli_w</a></li><li><a href='arch/mips64/fn.__msa_srlr_b.html'>arch::mips64::__msa_srlr_b</a></li><li><a href='arch/mips64/fn.__msa_srlr_d.html'>arch::mips64::__msa_srlr_d</a></li><li><a href='arch/mips64/fn.__msa_srlr_h.html'>arch::mips64::__msa_srlr_h</a></li><li><a href='arch/mips64/fn.__msa_srlr_w.html'>arch::mips64::__msa_srlr_w</a></li><li><a href='arch/mips64/fn.__msa_srlri_b.html'>arch::mips64::__msa_srlri_b</a></li><li><a href='arch/mips64/fn.__msa_srlri_d.html'>arch::mips64::__msa_srlri_d</a></li><li><a href='arch/mips64/fn.__msa_srlri_h.html'>arch::mips64::__msa_srlri_h</a></li><li><a href='arch/mips64/fn.__msa_srlri_w.html'>arch::mips64::__msa_srlri_w</a></li><li><a href='arch/mips64/fn.__msa_st_b.html'>arch::mips64::__msa_st_b</a></li><li><a href='arch/mips64/fn.__msa_st_d.html'>arch::mips64::__msa_st_d</a></li><li><a href='arch/mips64/fn.__msa_st_h.html'>arch::mips64::__msa_st_h</a></li><li><a href='arch/mips64/fn.__msa_st_w.html'>arch::mips64::__msa_st_w</a></li><li><a href='arch/mips64/fn.__msa_subs_s_b.html'>arch::mips64::__msa_subs_s_b</a></li><li><a href='arch/mips64/fn.__msa_subs_s_d.html'>arch::mips64::__msa_subs_s_d</a></li><li><a href='arch/mips64/fn.__msa_subs_s_h.html'>arch::mips64::__msa_subs_s_h</a></li><li><a href='arch/mips64/fn.__msa_subs_s_w.html'>arch::mips64::__msa_subs_s_w</a></li><li><a href='arch/mips64/fn.__msa_subs_u_b.html'>arch::mips64::__msa_subs_u_b</a></li><li><a href='arch/mips64/fn.__msa_subs_u_d.html'>arch::mips64::__msa_subs_u_d</a></li><li><a href='arch/mips64/fn.__msa_subs_u_h.html'>arch::mips64::__msa_subs_u_h</a></li><li><a href='arch/mips64/fn.__msa_subs_u_w.html'>arch::mips64::__msa_subs_u_w</a></li><li><a href='arch/mips64/fn.__msa_subsus_u_b.html'>arch::mips64::__msa_subsus_u_b</a></li><li><a href='arch/mips64/fn.__msa_subsus_u_d.html'>arch::mips64::__msa_subsus_u_d</a></li><li><a href='arch/mips64/fn.__msa_subsus_u_h.html'>arch::mips64::__msa_subsus_u_h</a></li><li><a href='arch/mips64/fn.__msa_subsus_u_w.html'>arch::mips64::__msa_subsus_u_w</a></li><li><a href='arch/mips64/fn.__msa_subsuu_s_b.html'>arch::mips64::__msa_subsuu_s_b</a></li><li><a href='arch/mips64/fn.__msa_subsuu_s_d.html'>arch::mips64::__msa_subsuu_s_d</a></li><li><a href='arch/mips64/fn.__msa_subsuu_s_h.html'>arch::mips64::__msa_subsuu_s_h</a></li><li><a href='arch/mips64/fn.__msa_subsuu_s_w.html'>arch::mips64::__msa_subsuu_s_w</a></li><li><a href='arch/mips64/fn.__msa_subv_b.html'>arch::mips64::__msa_subv_b</a></li><li><a href='arch/mips64/fn.__msa_subv_d.html'>arch::mips64::__msa_subv_d</a></li><li><a href='arch/mips64/fn.__msa_subv_h.html'>arch::mips64::__msa_subv_h</a></li><li><a href='arch/mips64/fn.__msa_subv_w.html'>arch::mips64::__msa_subv_w</a></li><li><a href='arch/mips64/fn.__msa_subvi_b.html'>arch::mips64::__msa_subvi_b</a></li><li><a href='arch/mips64/fn.__msa_subvi_d.html'>arch::mips64::__msa_subvi_d</a></li><li><a href='arch/mips64/fn.__msa_subvi_h.html'>arch::mips64::__msa_subvi_h</a></li><li><a href='arch/mips64/fn.__msa_subvi_w.html'>arch::mips64::__msa_subvi_w</a></li><li><a href='arch/mips64/fn.__msa_vshf_b.html'>arch::mips64::__msa_vshf_b</a></li><li><a href='arch/mips64/fn.__msa_vshf_d.html'>arch::mips64::__msa_vshf_d</a></li><li><a href='arch/mips64/fn.__msa_vshf_h.html'>arch::mips64::__msa_vshf_h</a></li><li><a href='arch/mips64/fn.__msa_vshf_w.html'>arch::mips64::__msa_vshf_w</a></li><li><a href='arch/mips64/fn.__msa_xor_v.html'>arch::mips64::__msa_xor_v</a></li><li><a href='arch/mips64/fn.__msa_xori_b.html'>arch::mips64::__msa_xori_b</a></li><li><a href='arch/mips64/fn.break_.html'>arch::mips64::break_</a></li><li><a href='arch/mips/fn.__msa_add_a_b.html'>arch::mips::__msa_add_a_b</a></li><li><a href='arch/mips/fn.__msa_add_a_d.html'>arch::mips::__msa_add_a_d</a></li><li><a href='arch/mips/fn.__msa_add_a_h.html'>arch::mips::__msa_add_a_h</a></li><li><a href='arch/mips/fn.__msa_add_a_w.html'>arch::mips::__msa_add_a_w</a></li><li><a href='arch/mips/fn.__msa_adds_a_b.html'>arch::mips::__msa_adds_a_b</a></li><li><a href='arch/mips/fn.__msa_adds_a_d.html'>arch::mips::__msa_adds_a_d</a></li><li><a href='arch/mips/fn.__msa_adds_a_h.html'>arch::mips::__msa_adds_a_h</a></li><li><a href='arch/mips/fn.__msa_adds_a_w.html'>arch::mips::__msa_adds_a_w</a></li><li><a href='arch/mips/fn.__msa_adds_s_b.html'>arch::mips::__msa_adds_s_b</a></li><li><a href='arch/mips/fn.__msa_adds_s_d.html'>arch::mips::__msa_adds_s_d</a></li><li><a href='arch/mips/fn.__msa_adds_s_h.html'>arch::mips::__msa_adds_s_h</a></li><li><a href='arch/mips/fn.__msa_adds_s_w.html'>arch::mips::__msa_adds_s_w</a></li><li><a href='arch/mips/fn.__msa_adds_u_b.html'>arch::mips::__msa_adds_u_b</a></li><li><a href='arch/mips/fn.__msa_adds_u_d.html'>arch::mips::__msa_adds_u_d</a></li><li><a href='arch/mips/fn.__msa_adds_u_h.html'>arch::mips::__msa_adds_u_h</a></li><li><a href='arch/mips/fn.__msa_adds_u_w.html'>arch::mips::__msa_adds_u_w</a></li><li><a href='arch/mips/fn.__msa_addv_b.html'>arch::mips::__msa_addv_b</a></li><li><a href='arch/mips/fn.__msa_addv_d.html'>arch::mips::__msa_addv_d</a></li><li><a href='arch/mips/fn.__msa_addv_h.html'>arch::mips::__msa_addv_h</a></li><li><a href='arch/mips/fn.__msa_addv_w.html'>arch::mips::__msa_addv_w</a></li><li><a href='arch/mips/fn.__msa_addvi_b.html'>arch::mips::__msa_addvi_b</a></li><li><a href='arch/mips/fn.__msa_addvi_d.html'>arch::mips::__msa_addvi_d</a></li><li><a href='arch/mips/fn.__msa_addvi_h.html'>arch::mips::__msa_addvi_h</a></li><li><a href='arch/mips/fn.__msa_addvi_w.html'>arch::mips::__msa_addvi_w</a></li><li><a href='arch/mips/fn.__msa_and_v.html'>arch::mips::__msa_and_v</a></li><li><a href='arch/mips/fn.__msa_andi_b.html'>arch::mips::__msa_andi_b</a></li><li><a href='arch/mips/fn.__msa_asub_s_b.html'>arch::mips::__msa_asub_s_b</a></li><li><a href='arch/mips/fn.__msa_asub_s_d.html'>arch::mips::__msa_asub_s_d</a></li><li><a href='arch/mips/fn.__msa_asub_s_h.html'>arch::mips::__msa_asub_s_h</a></li><li><a href='arch/mips/fn.__msa_asub_s_w.html'>arch::mips::__msa_asub_s_w</a></li><li><a href='arch/mips/fn.__msa_asub_u_b.html'>arch::mips::__msa_asub_u_b</a></li><li><a href='arch/mips/fn.__msa_asub_u_d.html'>arch::mips::__msa_asub_u_d</a></li><li><a href='arch/mips/fn.__msa_asub_u_h.html'>arch::mips::__msa_asub_u_h</a></li><li><a href='arch/mips/fn.__msa_asub_u_w.html'>arch::mips::__msa_asub_u_w</a></li><li><a href='arch/mips/fn.__msa_ave_s_b.html'>arch::mips::__msa_ave_s_b</a></li><li><a href='arch/mips/fn.__msa_ave_s_d.html'>arch::mips::__msa_ave_s_d</a></li><li><a href='arch/mips/fn.__msa_ave_s_h.html'>arch::mips::__msa_ave_s_h</a></li><li><a href='arch/mips/fn.__msa_ave_s_w.html'>arch::mips::__msa_ave_s_w</a></li><li><a href='arch/mips/fn.__msa_ave_u_b.html'>arch::mips::__msa_ave_u_b</a></li><li><a href='arch/mips/fn.__msa_ave_u_d.html'>arch::mips::__msa_ave_u_d</a></li><li><a href='arch/mips/fn.__msa_ave_u_h.html'>arch::mips::__msa_ave_u_h</a></li><li><a href='arch/mips/fn.__msa_ave_u_w.html'>arch::mips::__msa_ave_u_w</a></li><li><a href='arch/mips/fn.__msa_aver_s_b.html'>arch::mips::__msa_aver_s_b</a></li><li><a href='arch/mips/fn.__msa_aver_s_d.html'>arch::mips::__msa_aver_s_d</a></li><li><a href='arch/mips/fn.__msa_aver_s_h.html'>arch::mips::__msa_aver_s_h</a></li><li><a href='arch/mips/fn.__msa_aver_s_w.html'>arch::mips::__msa_aver_s_w</a></li><li><a href='arch/mips/fn.__msa_aver_u_b.html'>arch::mips::__msa_aver_u_b</a></li><li><a href='arch/mips/fn.__msa_aver_u_d.html'>arch::mips::__msa_aver_u_d</a></li><li><a href='arch/mips/fn.__msa_aver_u_h.html'>arch::mips::__msa_aver_u_h</a></li><li><a href='arch/mips/fn.__msa_aver_u_w.html'>arch::mips::__msa_aver_u_w</a></li><li><a href='arch/mips/fn.__msa_bclr_b.html'>arch::mips::__msa_bclr_b</a></li><li><a href='arch/mips/fn.__msa_bclr_d.html'>arch::mips::__msa_bclr_d</a></li><li><a href='arch/mips/fn.__msa_bclr_h.html'>arch::mips::__msa_bclr_h</a></li><li><a href='arch/mips/fn.__msa_bclr_w.html'>arch::mips::__msa_bclr_w</a></li><li><a href='arch/mips/fn.__msa_bclri_b.html'>arch::mips::__msa_bclri_b</a></li><li><a href='arch/mips/fn.__msa_bclri_d.html'>arch::mips::__msa_bclri_d</a></li><li><a href='arch/mips/fn.__msa_bclri_h.html'>arch::mips::__msa_bclri_h</a></li><li><a href='arch/mips/fn.__msa_bclri_w.html'>arch::mips::__msa_bclri_w</a></li><li><a href='arch/mips/fn.__msa_binsl_b.html'>arch::mips::__msa_binsl_b</a></li><li><a href='arch/mips/fn.__msa_binsl_d.html'>arch::mips::__msa_binsl_d</a></li><li><a href='arch/mips/fn.__msa_binsl_h.html'>arch::mips::__msa_binsl_h</a></li><li><a href='arch/mips/fn.__msa_binsl_w.html'>arch::mips::__msa_binsl_w</a></li><li><a href='arch/mips/fn.__msa_binsli_b.html'>arch::mips::__msa_binsli_b</a></li><li><a href='arch/mips/fn.__msa_binsli_d.html'>arch::mips::__msa_binsli_d</a></li><li><a href='arch/mips/fn.__msa_binsli_h.html'>arch::mips::__msa_binsli_h</a></li><li><a href='arch/mips/fn.__msa_binsli_w.html'>arch::mips::__msa_binsli_w</a></li><li><a href='arch/mips/fn.__msa_binsr_b.html'>arch::mips::__msa_binsr_b</a></li><li><a href='arch/mips/fn.__msa_binsr_d.html'>arch::mips::__msa_binsr_d</a></li><li><a href='arch/mips/fn.__msa_binsr_h.html'>arch::mips::__msa_binsr_h</a></li><li><a href='arch/mips/fn.__msa_binsr_w.html'>arch::mips::__msa_binsr_w</a></li><li><a href='arch/mips/fn.__msa_binsri_b.html'>arch::mips::__msa_binsri_b</a></li><li><a href='arch/mips/fn.__msa_binsri_d.html'>arch::mips::__msa_binsri_d</a></li><li><a href='arch/mips/fn.__msa_binsri_h.html'>arch::mips::__msa_binsri_h</a></li><li><a href='arch/mips/fn.__msa_binsri_w.html'>arch::mips::__msa_binsri_w</a></li><li><a href='arch/mips/fn.__msa_bmnz_v.html'>arch::mips::__msa_bmnz_v</a></li><li><a href='arch/mips/fn.__msa_bmnzi_b.html'>arch::mips::__msa_bmnzi_b</a></li><li><a href='arch/mips/fn.__msa_bmz_v.html'>arch::mips::__msa_bmz_v</a></li><li><a href='arch/mips/fn.__msa_bmzi_b.html'>arch::mips::__msa_bmzi_b</a></li><li><a href='arch/mips/fn.__msa_bneg_b.html'>arch::mips::__msa_bneg_b</a></li><li><a href='arch/mips/fn.__msa_bneg_d.html'>arch::mips::__msa_bneg_d</a></li><li><a href='arch/mips/fn.__msa_bneg_h.html'>arch::mips::__msa_bneg_h</a></li><li><a href='arch/mips/fn.__msa_bneg_w.html'>arch::mips::__msa_bneg_w</a></li><li><a href='arch/mips/fn.__msa_bnegi_b.html'>arch::mips::__msa_bnegi_b</a></li><li><a href='arch/mips/fn.__msa_bnegi_d.html'>arch::mips::__msa_bnegi_d</a></li><li><a href='arch/mips/fn.__msa_bnegi_h.html'>arch::mips::__msa_bnegi_h</a></li><li><a href='arch/mips/fn.__msa_bnegi_w.html'>arch::mips::__msa_bnegi_w</a></li><li><a href='arch/mips/fn.__msa_bnz_b.html'>arch::mips::__msa_bnz_b</a></li><li><a href='arch/mips/fn.__msa_bnz_d.html'>arch::mips::__msa_bnz_d</a></li><li><a href='arch/mips/fn.__msa_bnz_h.html'>arch::mips::__msa_bnz_h</a></li><li><a href='arch/mips/fn.__msa_bnz_v.html'>arch::mips::__msa_bnz_v</a></li><li><a href='arch/mips/fn.__msa_bnz_w.html'>arch::mips::__msa_bnz_w</a></li><li><a href='arch/mips/fn.__msa_bsel_v.html'>arch::mips::__msa_bsel_v</a></li><li><a href='arch/mips/fn.__msa_bseli_b.html'>arch::mips::__msa_bseli_b</a></li><li><a href='arch/mips/fn.__msa_bset_b.html'>arch::mips::__msa_bset_b</a></li><li><a href='arch/mips/fn.__msa_bset_d.html'>arch::mips::__msa_bset_d</a></li><li><a href='arch/mips/fn.__msa_bset_h.html'>arch::mips::__msa_bset_h</a></li><li><a href='arch/mips/fn.__msa_bset_w.html'>arch::mips::__msa_bset_w</a></li><li><a href='arch/mips/fn.__msa_bseti_b.html'>arch::mips::__msa_bseti_b</a></li><li><a href='arch/mips/fn.__msa_bseti_d.html'>arch::mips::__msa_bseti_d</a></li><li><a href='arch/mips/fn.__msa_bseti_h.html'>arch::mips::__msa_bseti_h</a></li><li><a href='arch/mips/fn.__msa_bseti_w.html'>arch::mips::__msa_bseti_w</a></li><li><a href='arch/mips/fn.__msa_bz_b.html'>arch::mips::__msa_bz_b</a></li><li><a href='arch/mips/fn.__msa_bz_d.html'>arch::mips::__msa_bz_d</a></li><li><a href='arch/mips/fn.__msa_bz_h.html'>arch::mips::__msa_bz_h</a></li><li><a href='arch/mips/fn.__msa_bz_v.html'>arch::mips::__msa_bz_v</a></li><li><a href='arch/mips/fn.__msa_bz_w.html'>arch::mips::__msa_bz_w</a></li><li><a href='arch/mips/fn.__msa_ceq_b.html'>arch::mips::__msa_ceq_b</a></li><li><a href='arch/mips/fn.__msa_ceq_d.html'>arch::mips::__msa_ceq_d</a></li><li><a href='arch/mips/fn.__msa_ceq_h.html'>arch::mips::__msa_ceq_h</a></li><li><a href='arch/mips/fn.__msa_ceq_w.html'>arch::mips::__msa_ceq_w</a></li><li><a href='arch/mips/fn.__msa_ceqi_b.html'>arch::mips::__msa_ceqi_b</a></li><li><a href='arch/mips/fn.__msa_ceqi_d.html'>arch::mips::__msa_ceqi_d</a></li><li><a href='arch/mips/fn.__msa_ceqi_h.html'>arch::mips::__msa_ceqi_h</a></li><li><a href='arch/mips/fn.__msa_ceqi_w.html'>arch::mips::__msa_ceqi_w</a></li><li><a href='arch/mips/fn.__msa_cfcmsa.html'>arch::mips::__msa_cfcmsa</a></li><li><a href='arch/mips/fn.__msa_cle_s_b.html'>arch::mips::__msa_cle_s_b</a></li><li><a href='arch/mips/fn.__msa_cle_s_d.html'>arch::mips::__msa_cle_s_d</a></li><li><a href='arch/mips/fn.__msa_cle_s_h.html'>arch::mips::__msa_cle_s_h</a></li><li><a href='arch/mips/fn.__msa_cle_s_w.html'>arch::mips::__msa_cle_s_w</a></li><li><a href='arch/mips/fn.__msa_cle_u_b.html'>arch::mips::__msa_cle_u_b</a></li><li><a href='arch/mips/fn.__msa_cle_u_d.html'>arch::mips::__msa_cle_u_d</a></li><li><a href='arch/mips/fn.__msa_cle_u_h.html'>arch::mips::__msa_cle_u_h</a></li><li><a href='arch/mips/fn.__msa_cle_u_w.html'>arch::mips::__msa_cle_u_w</a></li><li><a href='arch/mips/fn.__msa_clei_s_b.html'>arch::mips::__msa_clei_s_b</a></li><li><a href='arch/mips/fn.__msa_clei_s_d.html'>arch::mips::__msa_clei_s_d</a></li><li><a href='arch/mips/fn.__msa_clei_s_h.html'>arch::mips::__msa_clei_s_h</a></li><li><a href='arch/mips/fn.__msa_clei_s_w.html'>arch::mips::__msa_clei_s_w</a></li><li><a href='arch/mips/fn.__msa_clei_u_b.html'>arch::mips::__msa_clei_u_b</a></li><li><a href='arch/mips/fn.__msa_clei_u_d.html'>arch::mips::__msa_clei_u_d</a></li><li><a href='arch/mips/fn.__msa_clei_u_h.html'>arch::mips::__msa_clei_u_h</a></li><li><a href='arch/mips/fn.__msa_clei_u_w.html'>arch::mips::__msa_clei_u_w</a></li><li><a href='arch/mips/fn.__msa_clt_s_b.html'>arch::mips::__msa_clt_s_b</a></li><li><a href='arch/mips/fn.__msa_clt_s_d.html'>arch::mips::__msa_clt_s_d</a></li><li><a href='arch/mips/fn.__msa_clt_s_h.html'>arch::mips::__msa_clt_s_h</a></li><li><a href='arch/mips/fn.__msa_clt_s_w.html'>arch::mips::__msa_clt_s_w</a></li><li><a href='arch/mips/fn.__msa_clt_u_b.html'>arch::mips::__msa_clt_u_b</a></li><li><a href='arch/mips/fn.__msa_clt_u_d.html'>arch::mips::__msa_clt_u_d</a></li><li><a href='arch/mips/fn.__msa_clt_u_h.html'>arch::mips::__msa_clt_u_h</a></li><li><a href='arch/mips/fn.__msa_clt_u_w.html'>arch::mips::__msa_clt_u_w</a></li><li><a href='arch/mips/fn.__msa_clti_s_b.html'>arch::mips::__msa_clti_s_b</a></li><li><a href='arch/mips/fn.__msa_clti_s_d.html'>arch::mips::__msa_clti_s_d</a></li><li><a href='arch/mips/fn.__msa_clti_s_h.html'>arch::mips::__msa_clti_s_h</a></li><li><a href='arch/mips/fn.__msa_clti_s_w.html'>arch::mips::__msa_clti_s_w</a></li><li><a href='arch/mips/fn.__msa_clti_u_b.html'>arch::mips::__msa_clti_u_b</a></li><li><a href='arch/mips/fn.__msa_clti_u_d.html'>arch::mips::__msa_clti_u_d</a></li><li><a href='arch/mips/fn.__msa_clti_u_h.html'>arch::mips::__msa_clti_u_h</a></li><li><a href='arch/mips/fn.__msa_clti_u_w.html'>arch::mips::__msa_clti_u_w</a></li><li><a href='arch/mips/fn.__msa_copy_s_b.html'>arch::mips::__msa_copy_s_b</a></li><li><a href='arch/mips/fn.__msa_copy_s_d.html'>arch::mips::__msa_copy_s_d</a></li><li><a href='arch/mips/fn.__msa_copy_s_h.html'>arch::mips::__msa_copy_s_h</a></li><li><a href='arch/mips/fn.__msa_copy_s_w.html'>arch::mips::__msa_copy_s_w</a></li><li><a href='arch/mips/fn.__msa_copy_u_b.html'>arch::mips::__msa_copy_u_b</a></li><li><a href='arch/mips/fn.__msa_copy_u_d.html'>arch::mips::__msa_copy_u_d</a></li><li><a href='arch/mips/fn.__msa_copy_u_h.html'>arch::mips::__msa_copy_u_h</a></li><li><a href='arch/mips/fn.__msa_copy_u_w.html'>arch::mips::__msa_copy_u_w</a></li><li><a href='arch/mips/fn.__msa_ctcmsa.html'>arch::mips::__msa_ctcmsa</a></li><li><a href='arch/mips/fn.__msa_div_s_b.html'>arch::mips::__msa_div_s_b</a></li><li><a href='arch/mips/fn.__msa_div_s_d.html'>arch::mips::__msa_div_s_d</a></li><li><a href='arch/mips/fn.__msa_div_s_h.html'>arch::mips::__msa_div_s_h</a></li><li><a href='arch/mips/fn.__msa_div_s_w.html'>arch::mips::__msa_div_s_w</a></li><li><a href='arch/mips/fn.__msa_div_u_b.html'>arch::mips::__msa_div_u_b</a></li><li><a href='arch/mips/fn.__msa_div_u_d.html'>arch::mips::__msa_div_u_d</a></li><li><a href='arch/mips/fn.__msa_div_u_h.html'>arch::mips::__msa_div_u_h</a></li><li><a href='arch/mips/fn.__msa_div_u_w.html'>arch::mips::__msa_div_u_w</a></li><li><a href='arch/mips/fn.__msa_dotp_s_d.html'>arch::mips::__msa_dotp_s_d</a></li><li><a href='arch/mips/fn.__msa_dotp_s_h.html'>arch::mips::__msa_dotp_s_h</a></li><li><a href='arch/mips/fn.__msa_dotp_s_w.html'>arch::mips::__msa_dotp_s_w</a></li><li><a href='arch/mips/fn.__msa_dotp_u_d.html'>arch::mips::__msa_dotp_u_d</a></li><li><a href='arch/mips/fn.__msa_dotp_u_h.html'>arch::mips::__msa_dotp_u_h</a></li><li><a href='arch/mips/fn.__msa_dotp_u_w.html'>arch::mips::__msa_dotp_u_w</a></li><li><a href='arch/mips/fn.__msa_dpadd_s_d.html'>arch::mips::__msa_dpadd_s_d</a></li><li><a href='arch/mips/fn.__msa_dpadd_s_h.html'>arch::mips::__msa_dpadd_s_h</a></li><li><a href='arch/mips/fn.__msa_dpadd_s_w.html'>arch::mips::__msa_dpadd_s_w</a></li><li><a href='arch/mips/fn.__msa_dpadd_u_d.html'>arch::mips::__msa_dpadd_u_d</a></li><li><a href='arch/mips/fn.__msa_dpadd_u_h.html'>arch::mips::__msa_dpadd_u_h</a></li><li><a href='arch/mips/fn.__msa_dpadd_u_w.html'>arch::mips::__msa_dpadd_u_w</a></li><li><a href='arch/mips/fn.__msa_dpsub_s_d.html'>arch::mips::__msa_dpsub_s_d</a></li><li><a href='arch/mips/fn.__msa_dpsub_s_h.html'>arch::mips::__msa_dpsub_s_h</a></li><li><a href='arch/mips/fn.__msa_dpsub_s_w.html'>arch::mips::__msa_dpsub_s_w</a></li><li><a href='arch/mips/fn.__msa_dpsub_u_d.html'>arch::mips::__msa_dpsub_u_d</a></li><li><a href='arch/mips/fn.__msa_dpsub_u_h.html'>arch::mips::__msa_dpsub_u_h</a></li><li><a href='arch/mips/fn.__msa_dpsub_u_w.html'>arch::mips::__msa_dpsub_u_w</a></li><li><a href='arch/mips/fn.__msa_fadd_d.html'>arch::mips::__msa_fadd_d</a></li><li><a href='arch/mips/fn.__msa_fadd_w.html'>arch::mips::__msa_fadd_w</a></li><li><a href='arch/mips/fn.__msa_fcaf_d.html'>arch::mips::__msa_fcaf_d</a></li><li><a href='arch/mips/fn.__msa_fcaf_w.html'>arch::mips::__msa_fcaf_w</a></li><li><a href='arch/mips/fn.__msa_fceq_d.html'>arch::mips::__msa_fceq_d</a></li><li><a href='arch/mips/fn.__msa_fceq_w.html'>arch::mips::__msa_fceq_w</a></li><li><a href='arch/mips/fn.__msa_fclass_d.html'>arch::mips::__msa_fclass_d</a></li><li><a href='arch/mips/fn.__msa_fclass_w.html'>arch::mips::__msa_fclass_w</a></li><li><a href='arch/mips/fn.__msa_fcle_d.html'>arch::mips::__msa_fcle_d</a></li><li><a href='arch/mips/fn.__msa_fcle_w.html'>arch::mips::__msa_fcle_w</a></li><li><a href='arch/mips/fn.__msa_fclt_d.html'>arch::mips::__msa_fclt_d</a></li><li><a href='arch/mips/fn.__msa_fclt_w.html'>arch::mips::__msa_fclt_w</a></li><li><a href='arch/mips/fn.__msa_fcne_d.html'>arch::mips::__msa_fcne_d</a></li><li><a href='arch/mips/fn.__msa_fcne_w.html'>arch::mips::__msa_fcne_w</a></li><li><a href='arch/mips/fn.__msa_fcor_d.html'>arch::mips::__msa_fcor_d</a></li><li><a href='arch/mips/fn.__msa_fcor_w.html'>arch::mips::__msa_fcor_w</a></li><li><a href='arch/mips/fn.__msa_fcueq_d.html'>arch::mips::__msa_fcueq_d</a></li><li><a href='arch/mips/fn.__msa_fcueq_w.html'>arch::mips::__msa_fcueq_w</a></li><li><a href='arch/mips/fn.__msa_fcule_d.html'>arch::mips::__msa_fcule_d</a></li><li><a href='arch/mips/fn.__msa_fcule_w.html'>arch::mips::__msa_fcule_w</a></li><li><a href='arch/mips/fn.__msa_fcult_d.html'>arch::mips::__msa_fcult_d</a></li><li><a href='arch/mips/fn.__msa_fcult_w.html'>arch::mips::__msa_fcult_w</a></li><li><a href='arch/mips/fn.__msa_fcun_d.html'>arch::mips::__msa_fcun_d</a></li><li><a href='arch/mips/fn.__msa_fcun_w.html'>arch::mips::__msa_fcun_w</a></li><li><a href='arch/mips/fn.__msa_fcune_d.html'>arch::mips::__msa_fcune_d</a></li><li><a href='arch/mips/fn.__msa_fcune_w.html'>arch::mips::__msa_fcune_w</a></li><li><a href='arch/mips/fn.__msa_fdiv_d.html'>arch::mips::__msa_fdiv_d</a></li><li><a href='arch/mips/fn.__msa_fdiv_w.html'>arch::mips::__msa_fdiv_w</a></li><li><a href='arch/mips/fn.__msa_fexdo_w.html'>arch::mips::__msa_fexdo_w</a></li><li><a href='arch/mips/fn.__msa_fexp2_d.html'>arch::mips::__msa_fexp2_d</a></li><li><a href='arch/mips/fn.__msa_fexp2_w.html'>arch::mips::__msa_fexp2_w</a></li><li><a href='arch/mips/fn.__msa_fexupl_d.html'>arch::mips::__msa_fexupl_d</a></li><li><a href='arch/mips/fn.__msa_fexupr_d.html'>arch::mips::__msa_fexupr_d</a></li><li><a href='arch/mips/fn.__msa_ffint_s_d.html'>arch::mips::__msa_ffint_s_d</a></li><li><a href='arch/mips/fn.__msa_ffint_s_w.html'>arch::mips::__msa_ffint_s_w</a></li><li><a href='arch/mips/fn.__msa_ffint_u_d.html'>arch::mips::__msa_ffint_u_d</a></li><li><a href='arch/mips/fn.__msa_ffint_u_w.html'>arch::mips::__msa_ffint_u_w</a></li><li><a href='arch/mips/fn.__msa_ffql_d.html'>arch::mips::__msa_ffql_d</a></li><li><a href='arch/mips/fn.__msa_ffql_w.html'>arch::mips::__msa_ffql_w</a></li><li><a href='arch/mips/fn.__msa_ffqr_d.html'>arch::mips::__msa_ffqr_d</a></li><li><a href='arch/mips/fn.__msa_ffqr_w.html'>arch::mips::__msa_ffqr_w</a></li><li><a href='arch/mips/fn.__msa_fill_b.html'>arch::mips::__msa_fill_b</a></li><li><a href='arch/mips/fn.__msa_fill_d.html'>arch::mips::__msa_fill_d</a></li><li><a href='arch/mips/fn.__msa_fill_h.html'>arch::mips::__msa_fill_h</a></li><li><a href='arch/mips/fn.__msa_fill_w.html'>arch::mips::__msa_fill_w</a></li><li><a href='arch/mips/fn.__msa_flog2_d.html'>arch::mips::__msa_flog2_d</a></li><li><a href='arch/mips/fn.__msa_flog2_w.html'>arch::mips::__msa_flog2_w</a></li><li><a href='arch/mips/fn.__msa_fmadd_d.html'>arch::mips::__msa_fmadd_d</a></li><li><a href='arch/mips/fn.__msa_fmadd_w.html'>arch::mips::__msa_fmadd_w</a></li><li><a href='arch/mips/fn.__msa_fmax_a_d.html'>arch::mips::__msa_fmax_a_d</a></li><li><a href='arch/mips/fn.__msa_fmax_a_w.html'>arch::mips::__msa_fmax_a_w</a></li><li><a href='arch/mips/fn.__msa_fmax_d.html'>arch::mips::__msa_fmax_d</a></li><li><a href='arch/mips/fn.__msa_fmax_w.html'>arch::mips::__msa_fmax_w</a></li><li><a href='arch/mips/fn.__msa_fmin_a_d.html'>arch::mips::__msa_fmin_a_d</a></li><li><a href='arch/mips/fn.__msa_fmin_a_w.html'>arch::mips::__msa_fmin_a_w</a></li><li><a href='arch/mips/fn.__msa_fmin_d.html'>arch::mips::__msa_fmin_d</a></li><li><a href='arch/mips/fn.__msa_fmin_w.html'>arch::mips::__msa_fmin_w</a></li><li><a href='arch/mips/fn.__msa_fmsub_d.html'>arch::mips::__msa_fmsub_d</a></li><li><a href='arch/mips/fn.__msa_fmsub_w.html'>arch::mips::__msa_fmsub_w</a></li><li><a href='arch/mips/fn.__msa_fmul_d.html'>arch::mips::__msa_fmul_d</a></li><li><a href='arch/mips/fn.__msa_fmul_w.html'>arch::mips::__msa_fmul_w</a></li><li><a href='arch/mips/fn.__msa_frcp_d.html'>arch::mips::__msa_frcp_d</a></li><li><a href='arch/mips/fn.__msa_frcp_w.html'>arch::mips::__msa_frcp_w</a></li><li><a href='arch/mips/fn.__msa_frint_d.html'>arch::mips::__msa_frint_d</a></li><li><a href='arch/mips/fn.__msa_frint_w.html'>arch::mips::__msa_frint_w</a></li><li><a href='arch/mips/fn.__msa_frsqrt_d.html'>arch::mips::__msa_frsqrt_d</a></li><li><a href='arch/mips/fn.__msa_frsqrt_w.html'>arch::mips::__msa_frsqrt_w</a></li><li><a href='arch/mips/fn.__msa_fsaf_d.html'>arch::mips::__msa_fsaf_d</a></li><li><a href='arch/mips/fn.__msa_fsaf_w.html'>arch::mips::__msa_fsaf_w</a></li><li><a href='arch/mips/fn.__msa_fseq_d.html'>arch::mips::__msa_fseq_d</a></li><li><a href='arch/mips/fn.__msa_fseq_w.html'>arch::mips::__msa_fseq_w</a></li><li><a href='arch/mips/fn.__msa_fsle_d.html'>arch::mips::__msa_fsle_d</a></li><li><a href='arch/mips/fn.__msa_fsle_w.html'>arch::mips::__msa_fsle_w</a></li><li><a href='arch/mips/fn.__msa_fslt_d.html'>arch::mips::__msa_fslt_d</a></li><li><a href='arch/mips/fn.__msa_fslt_w.html'>arch::mips::__msa_fslt_w</a></li><li><a href='arch/mips/fn.__msa_fsne_d.html'>arch::mips::__msa_fsne_d</a></li><li><a href='arch/mips/fn.__msa_fsne_w.html'>arch::mips::__msa_fsne_w</a></li><li><a href='arch/mips/fn.__msa_fsor_d.html'>arch::mips::__msa_fsor_d</a></li><li><a href='arch/mips/fn.__msa_fsor_w.html'>arch::mips::__msa_fsor_w</a></li><li><a href='arch/mips/fn.__msa_fsqrt_d.html'>arch::mips::__msa_fsqrt_d</a></li><li><a href='arch/mips/fn.__msa_fsqrt_w.html'>arch::mips::__msa_fsqrt_w</a></li><li><a href='arch/mips/fn.__msa_fsub_d.html'>arch::mips::__msa_fsub_d</a></li><li><a href='arch/mips/fn.__msa_fsub_w.html'>arch::mips::__msa_fsub_w</a></li><li><a href='arch/mips/fn.__msa_fsueq_d.html'>arch::mips::__msa_fsueq_d</a></li><li><a href='arch/mips/fn.__msa_fsueq_w.html'>arch::mips::__msa_fsueq_w</a></li><li><a href='arch/mips/fn.__msa_fsule_d.html'>arch::mips::__msa_fsule_d</a></li><li><a href='arch/mips/fn.__msa_fsule_w.html'>arch::mips::__msa_fsule_w</a></li><li><a href='arch/mips/fn.__msa_fsult_d.html'>arch::mips::__msa_fsult_d</a></li><li><a href='arch/mips/fn.__msa_fsult_w.html'>arch::mips::__msa_fsult_w</a></li><li><a href='arch/mips/fn.__msa_fsun_d.html'>arch::mips::__msa_fsun_d</a></li><li><a href='arch/mips/fn.__msa_fsun_w.html'>arch::mips::__msa_fsun_w</a></li><li><a href='arch/mips/fn.__msa_fsune_d.html'>arch::mips::__msa_fsune_d</a></li><li><a href='arch/mips/fn.__msa_fsune_w.html'>arch::mips::__msa_fsune_w</a></li><li><a href='arch/mips/fn.__msa_ftint_s_d.html'>arch::mips::__msa_ftint_s_d</a></li><li><a href='arch/mips/fn.__msa_ftint_s_w.html'>arch::mips::__msa_ftint_s_w</a></li><li><a href='arch/mips/fn.__msa_ftint_u_d.html'>arch::mips::__msa_ftint_u_d</a></li><li><a href='arch/mips/fn.__msa_ftint_u_w.html'>arch::mips::__msa_ftint_u_w</a></li><li><a href='arch/mips/fn.__msa_ftq_h.html'>arch::mips::__msa_ftq_h</a></li><li><a href='arch/mips/fn.__msa_ftq_w.html'>arch::mips::__msa_ftq_w</a></li><li><a href='arch/mips/fn.__msa_ftrunc_s_d.html'>arch::mips::__msa_ftrunc_s_d</a></li><li><a href='arch/mips/fn.__msa_ftrunc_s_w.html'>arch::mips::__msa_ftrunc_s_w</a></li><li><a href='arch/mips/fn.__msa_ftrunc_u_d.html'>arch::mips::__msa_ftrunc_u_d</a></li><li><a href='arch/mips/fn.__msa_ftrunc_u_w.html'>arch::mips::__msa_ftrunc_u_w</a></li><li><a href='arch/mips/fn.__msa_hadd_s_d.html'>arch::mips::__msa_hadd_s_d</a></li><li><a href='arch/mips/fn.__msa_hadd_s_h.html'>arch::mips::__msa_hadd_s_h</a></li><li><a href='arch/mips/fn.__msa_hadd_s_w.html'>arch::mips::__msa_hadd_s_w</a></li><li><a href='arch/mips/fn.__msa_hadd_u_d.html'>arch::mips::__msa_hadd_u_d</a></li><li><a href='arch/mips/fn.__msa_hadd_u_h.html'>arch::mips::__msa_hadd_u_h</a></li><li><a href='arch/mips/fn.__msa_hadd_u_w.html'>arch::mips::__msa_hadd_u_w</a></li><li><a href='arch/mips/fn.__msa_hsub_s_d.html'>arch::mips::__msa_hsub_s_d</a></li><li><a href='arch/mips/fn.__msa_hsub_s_h.html'>arch::mips::__msa_hsub_s_h</a></li><li><a href='arch/mips/fn.__msa_hsub_s_w.html'>arch::mips::__msa_hsub_s_w</a></li><li><a href='arch/mips/fn.__msa_hsub_u_d.html'>arch::mips::__msa_hsub_u_d</a></li><li><a href='arch/mips/fn.__msa_hsub_u_h.html'>arch::mips::__msa_hsub_u_h</a></li><li><a href='arch/mips/fn.__msa_hsub_u_w.html'>arch::mips::__msa_hsub_u_w</a></li><li><a href='arch/mips/fn.__msa_ilvev_b.html'>arch::mips::__msa_ilvev_b</a></li><li><a href='arch/mips/fn.__msa_ilvev_d.html'>arch::mips::__msa_ilvev_d</a></li><li><a href='arch/mips/fn.__msa_ilvev_h.html'>arch::mips::__msa_ilvev_h</a></li><li><a href='arch/mips/fn.__msa_ilvev_w.html'>arch::mips::__msa_ilvev_w</a></li><li><a href='arch/mips/fn.__msa_ilvl_b.html'>arch::mips::__msa_ilvl_b</a></li><li><a href='arch/mips/fn.__msa_ilvl_d.html'>arch::mips::__msa_ilvl_d</a></li><li><a href='arch/mips/fn.__msa_ilvl_h.html'>arch::mips::__msa_ilvl_h</a></li><li><a href='arch/mips/fn.__msa_ilvl_w.html'>arch::mips::__msa_ilvl_w</a></li><li><a href='arch/mips/fn.__msa_ilvod_b.html'>arch::mips::__msa_ilvod_b</a></li><li><a href='arch/mips/fn.__msa_ilvod_d.html'>arch::mips::__msa_ilvod_d</a></li><li><a href='arch/mips/fn.__msa_ilvod_h.html'>arch::mips::__msa_ilvod_h</a></li><li><a href='arch/mips/fn.__msa_ilvod_w.html'>arch::mips::__msa_ilvod_w</a></li><li><a href='arch/mips/fn.__msa_ilvr_b.html'>arch::mips::__msa_ilvr_b</a></li><li><a href='arch/mips/fn.__msa_ilvr_d.html'>arch::mips::__msa_ilvr_d</a></li><li><a href='arch/mips/fn.__msa_ilvr_h.html'>arch::mips::__msa_ilvr_h</a></li><li><a href='arch/mips/fn.__msa_ilvr_w.html'>arch::mips::__msa_ilvr_w</a></li><li><a href='arch/mips/fn.__msa_insert_b.html'>arch::mips::__msa_insert_b</a></li><li><a href='arch/mips/fn.__msa_insert_d.html'>arch::mips::__msa_insert_d</a></li><li><a href='arch/mips/fn.__msa_insert_h.html'>arch::mips::__msa_insert_h</a></li><li><a href='arch/mips/fn.__msa_insert_w.html'>arch::mips::__msa_insert_w</a></li><li><a href='arch/mips/fn.__msa_insve_b.html'>arch::mips::__msa_insve_b</a></li><li><a href='arch/mips/fn.__msa_insve_d.html'>arch::mips::__msa_insve_d</a></li><li><a href='arch/mips/fn.__msa_insve_h.html'>arch::mips::__msa_insve_h</a></li><li><a href='arch/mips/fn.__msa_insve_w.html'>arch::mips::__msa_insve_w</a></li><li><a href='arch/mips/fn.__msa_ld_b.html'>arch::mips::__msa_ld_b</a></li><li><a href='arch/mips/fn.__msa_ld_d.html'>arch::mips::__msa_ld_d</a></li><li><a href='arch/mips/fn.__msa_ld_h.html'>arch::mips::__msa_ld_h</a></li><li><a href='arch/mips/fn.__msa_ld_w.html'>arch::mips::__msa_ld_w</a></li><li><a href='arch/mips/fn.__msa_ldi_b.html'>arch::mips::__msa_ldi_b</a></li><li><a href='arch/mips/fn.__msa_ldi_d.html'>arch::mips::__msa_ldi_d</a></li><li><a href='arch/mips/fn.__msa_ldi_h.html'>arch::mips::__msa_ldi_h</a></li><li><a href='arch/mips/fn.__msa_ldi_w.html'>arch::mips::__msa_ldi_w</a></li><li><a href='arch/mips/fn.__msa_madd_q_h.html'>arch::mips::__msa_madd_q_h</a></li><li><a href='arch/mips/fn.__msa_madd_q_w.html'>arch::mips::__msa_madd_q_w</a></li><li><a href='arch/mips/fn.__msa_maddr_q_h.html'>arch::mips::__msa_maddr_q_h</a></li><li><a href='arch/mips/fn.__msa_maddr_q_w.html'>arch::mips::__msa_maddr_q_w</a></li><li><a href='arch/mips/fn.__msa_maddv_b.html'>arch::mips::__msa_maddv_b</a></li><li><a href='arch/mips/fn.__msa_maddv_d.html'>arch::mips::__msa_maddv_d</a></li><li><a href='arch/mips/fn.__msa_maddv_h.html'>arch::mips::__msa_maddv_h</a></li><li><a href='arch/mips/fn.__msa_maddv_w.html'>arch::mips::__msa_maddv_w</a></li><li><a href='arch/mips/fn.__msa_max_a_b.html'>arch::mips::__msa_max_a_b</a></li><li><a href='arch/mips/fn.__msa_max_a_d.html'>arch::mips::__msa_max_a_d</a></li><li><a href='arch/mips/fn.__msa_max_a_h.html'>arch::mips::__msa_max_a_h</a></li><li><a href='arch/mips/fn.__msa_max_a_w.html'>arch::mips::__msa_max_a_w</a></li><li><a href='arch/mips/fn.__msa_max_s_b.html'>arch::mips::__msa_max_s_b</a></li><li><a href='arch/mips/fn.__msa_max_s_d.html'>arch::mips::__msa_max_s_d</a></li><li><a href='arch/mips/fn.__msa_max_s_h.html'>arch::mips::__msa_max_s_h</a></li><li><a href='arch/mips/fn.__msa_max_s_w.html'>arch::mips::__msa_max_s_w</a></li><li><a href='arch/mips/fn.__msa_max_u_b.html'>arch::mips::__msa_max_u_b</a></li><li><a href='arch/mips/fn.__msa_max_u_d.html'>arch::mips::__msa_max_u_d</a></li><li><a href='arch/mips/fn.__msa_max_u_h.html'>arch::mips::__msa_max_u_h</a></li><li><a href='arch/mips/fn.__msa_max_u_w.html'>arch::mips::__msa_max_u_w</a></li><li><a href='arch/mips/fn.__msa_maxi_s_b.html'>arch::mips::__msa_maxi_s_b</a></li><li><a href='arch/mips/fn.__msa_maxi_s_d.html'>arch::mips::__msa_maxi_s_d</a></li><li><a href='arch/mips/fn.__msa_maxi_s_h.html'>arch::mips::__msa_maxi_s_h</a></li><li><a href='arch/mips/fn.__msa_maxi_s_w.html'>arch::mips::__msa_maxi_s_w</a></li><li><a href='arch/mips/fn.__msa_maxi_u_b.html'>arch::mips::__msa_maxi_u_b</a></li><li><a href='arch/mips/fn.__msa_maxi_u_d.html'>arch::mips::__msa_maxi_u_d</a></li><li><a href='arch/mips/fn.__msa_maxi_u_h.html'>arch::mips::__msa_maxi_u_h</a></li><li><a href='arch/mips/fn.__msa_maxi_u_w.html'>arch::mips::__msa_maxi_u_w</a></li><li><a href='arch/mips/fn.__msa_min_a_b.html'>arch::mips::__msa_min_a_b</a></li><li><a href='arch/mips/fn.__msa_min_a_d.html'>arch::mips::__msa_min_a_d</a></li><li><a href='arch/mips/fn.__msa_min_a_h.html'>arch::mips::__msa_min_a_h</a></li><li><a href='arch/mips/fn.__msa_min_a_w.html'>arch::mips::__msa_min_a_w</a></li><li><a href='arch/mips/fn.__msa_min_s_b.html'>arch::mips::__msa_min_s_b</a></li><li><a href='arch/mips/fn.__msa_min_s_d.html'>arch::mips::__msa_min_s_d</a></li><li><a href='arch/mips/fn.__msa_min_s_h.html'>arch::mips::__msa_min_s_h</a></li><li><a href='arch/mips/fn.__msa_min_s_w.html'>arch::mips::__msa_min_s_w</a></li><li><a href='arch/mips/fn.__msa_min_u_b.html'>arch::mips::__msa_min_u_b</a></li><li><a href='arch/mips/fn.__msa_min_u_d.html'>arch::mips::__msa_min_u_d</a></li><li><a href='arch/mips/fn.__msa_min_u_h.html'>arch::mips::__msa_min_u_h</a></li><li><a href='arch/mips/fn.__msa_min_u_w.html'>arch::mips::__msa_min_u_w</a></li><li><a href='arch/mips/fn.__msa_mini_s_b.html'>arch::mips::__msa_mini_s_b</a></li><li><a href='arch/mips/fn.__msa_mini_s_d.html'>arch::mips::__msa_mini_s_d</a></li><li><a href='arch/mips/fn.__msa_mini_s_h.html'>arch::mips::__msa_mini_s_h</a></li><li><a href='arch/mips/fn.__msa_mini_s_w.html'>arch::mips::__msa_mini_s_w</a></li><li><a href='arch/mips/fn.__msa_mini_u_b.html'>arch::mips::__msa_mini_u_b</a></li><li><a href='arch/mips/fn.__msa_mini_u_d.html'>arch::mips::__msa_mini_u_d</a></li><li><a href='arch/mips/fn.__msa_mini_u_h.html'>arch::mips::__msa_mini_u_h</a></li><li><a href='arch/mips/fn.__msa_mini_u_w.html'>arch::mips::__msa_mini_u_w</a></li><li><a href='arch/mips/fn.__msa_mod_s_b.html'>arch::mips::__msa_mod_s_b</a></li><li><a href='arch/mips/fn.__msa_mod_s_d.html'>arch::mips::__msa_mod_s_d</a></li><li><a href='arch/mips/fn.__msa_mod_s_h.html'>arch::mips::__msa_mod_s_h</a></li><li><a href='arch/mips/fn.__msa_mod_s_w.html'>arch::mips::__msa_mod_s_w</a></li><li><a href='arch/mips/fn.__msa_mod_u_b.html'>arch::mips::__msa_mod_u_b</a></li><li><a href='arch/mips/fn.__msa_mod_u_d.html'>arch::mips::__msa_mod_u_d</a></li><li><a href='arch/mips/fn.__msa_mod_u_h.html'>arch::mips::__msa_mod_u_h</a></li><li><a href='arch/mips/fn.__msa_mod_u_w.html'>arch::mips::__msa_mod_u_w</a></li><li><a href='arch/mips/fn.__msa_move_v.html'>arch::mips::__msa_move_v</a></li><li><a href='arch/mips/fn.__msa_msub_q_h.html'>arch::mips::__msa_msub_q_h</a></li><li><a href='arch/mips/fn.__msa_msub_q_w.html'>arch::mips::__msa_msub_q_w</a></li><li><a href='arch/mips/fn.__msa_msubr_q_h.html'>arch::mips::__msa_msubr_q_h</a></li><li><a href='arch/mips/fn.__msa_msubr_q_w.html'>arch::mips::__msa_msubr_q_w</a></li><li><a href='arch/mips/fn.__msa_msubv_b.html'>arch::mips::__msa_msubv_b</a></li><li><a href='arch/mips/fn.__msa_msubv_d.html'>arch::mips::__msa_msubv_d</a></li><li><a href='arch/mips/fn.__msa_msubv_h.html'>arch::mips::__msa_msubv_h</a></li><li><a href='arch/mips/fn.__msa_msubv_w.html'>arch::mips::__msa_msubv_w</a></li><li><a href='arch/mips/fn.__msa_mul_q_h.html'>arch::mips::__msa_mul_q_h</a></li><li><a href='arch/mips/fn.__msa_mul_q_w.html'>arch::mips::__msa_mul_q_w</a></li><li><a href='arch/mips/fn.__msa_mulr_q_h.html'>arch::mips::__msa_mulr_q_h</a></li><li><a href='arch/mips/fn.__msa_mulr_q_w.html'>arch::mips::__msa_mulr_q_w</a></li><li><a href='arch/mips/fn.__msa_mulv_b.html'>arch::mips::__msa_mulv_b</a></li><li><a href='arch/mips/fn.__msa_mulv_d.html'>arch::mips::__msa_mulv_d</a></li><li><a href='arch/mips/fn.__msa_mulv_h.html'>arch::mips::__msa_mulv_h</a></li><li><a href='arch/mips/fn.__msa_mulv_w.html'>arch::mips::__msa_mulv_w</a></li><li><a href='arch/mips/fn.__msa_nloc_b.html'>arch::mips::__msa_nloc_b</a></li><li><a href='arch/mips/fn.__msa_nloc_d.html'>arch::mips::__msa_nloc_d</a></li><li><a href='arch/mips/fn.__msa_nloc_h.html'>arch::mips::__msa_nloc_h</a></li><li><a href='arch/mips/fn.__msa_nloc_w.html'>arch::mips::__msa_nloc_w</a></li><li><a href='arch/mips/fn.__msa_nlzc_b.html'>arch::mips::__msa_nlzc_b</a></li><li><a href='arch/mips/fn.__msa_nlzc_d.html'>arch::mips::__msa_nlzc_d</a></li><li><a href='arch/mips/fn.__msa_nlzc_h.html'>arch::mips::__msa_nlzc_h</a></li><li><a href='arch/mips/fn.__msa_nlzc_w.html'>arch::mips::__msa_nlzc_w</a></li><li><a href='arch/mips/fn.__msa_nor_v.html'>arch::mips::__msa_nor_v</a></li><li><a href='arch/mips/fn.__msa_nori_b.html'>arch::mips::__msa_nori_b</a></li><li><a href='arch/mips/fn.__msa_or_v.html'>arch::mips::__msa_or_v</a></li><li><a href='arch/mips/fn.__msa_ori_b.html'>arch::mips::__msa_ori_b</a></li><li><a href='arch/mips/fn.__msa_pckev_b.html'>arch::mips::__msa_pckev_b</a></li><li><a href='arch/mips/fn.__msa_pckev_d.html'>arch::mips::__msa_pckev_d</a></li><li><a href='arch/mips/fn.__msa_pckev_h.html'>arch::mips::__msa_pckev_h</a></li><li><a href='arch/mips/fn.__msa_pckev_w.html'>arch::mips::__msa_pckev_w</a></li><li><a href='arch/mips/fn.__msa_pckod_b.html'>arch::mips::__msa_pckod_b</a></li><li><a href='arch/mips/fn.__msa_pckod_d.html'>arch::mips::__msa_pckod_d</a></li><li><a href='arch/mips/fn.__msa_pckod_h.html'>arch::mips::__msa_pckod_h</a></li><li><a href='arch/mips/fn.__msa_pckod_w.html'>arch::mips::__msa_pckod_w</a></li><li><a href='arch/mips/fn.__msa_pcnt_b.html'>arch::mips::__msa_pcnt_b</a></li><li><a href='arch/mips/fn.__msa_pcnt_d.html'>arch::mips::__msa_pcnt_d</a></li><li><a href='arch/mips/fn.__msa_pcnt_h.html'>arch::mips::__msa_pcnt_h</a></li><li><a href='arch/mips/fn.__msa_pcnt_w.html'>arch::mips::__msa_pcnt_w</a></li><li><a href='arch/mips/fn.__msa_sat_s_b.html'>arch::mips::__msa_sat_s_b</a></li><li><a href='arch/mips/fn.__msa_sat_s_d.html'>arch::mips::__msa_sat_s_d</a></li><li><a href='arch/mips/fn.__msa_sat_s_h.html'>arch::mips::__msa_sat_s_h</a></li><li><a href='arch/mips/fn.__msa_sat_s_w.html'>arch::mips::__msa_sat_s_w</a></li><li><a href='arch/mips/fn.__msa_sat_u_b.html'>arch::mips::__msa_sat_u_b</a></li><li><a href='arch/mips/fn.__msa_sat_u_d.html'>arch::mips::__msa_sat_u_d</a></li><li><a href='arch/mips/fn.__msa_sat_u_h.html'>arch::mips::__msa_sat_u_h</a></li><li><a href='arch/mips/fn.__msa_sat_u_w.html'>arch::mips::__msa_sat_u_w</a></li><li><a href='arch/mips/fn.__msa_shf_b.html'>arch::mips::__msa_shf_b</a></li><li><a href='arch/mips/fn.__msa_shf_h.html'>arch::mips::__msa_shf_h</a></li><li><a href='arch/mips/fn.__msa_shf_w.html'>arch::mips::__msa_shf_w</a></li><li><a href='arch/mips/fn.__msa_sld_b.html'>arch::mips::__msa_sld_b</a></li><li><a href='arch/mips/fn.__msa_sld_d.html'>arch::mips::__msa_sld_d</a></li><li><a href='arch/mips/fn.__msa_sld_h.html'>arch::mips::__msa_sld_h</a></li><li><a href='arch/mips/fn.__msa_sld_w.html'>arch::mips::__msa_sld_w</a></li><li><a href='arch/mips/fn.__msa_sldi_b.html'>arch::mips::__msa_sldi_b</a></li><li><a href='arch/mips/fn.__msa_sldi_d.html'>arch::mips::__msa_sldi_d</a></li><li><a href='arch/mips/fn.__msa_sldi_h.html'>arch::mips::__msa_sldi_h</a></li><li><a href='arch/mips/fn.__msa_sldi_w.html'>arch::mips::__msa_sldi_w</a></li><li><a href='arch/mips/fn.__msa_sll_b.html'>arch::mips::__msa_sll_b</a></li><li><a href='arch/mips/fn.__msa_sll_d.html'>arch::mips::__msa_sll_d</a></li><li><a href='arch/mips/fn.__msa_sll_h.html'>arch::mips::__msa_sll_h</a></li><li><a href='arch/mips/fn.__msa_sll_w.html'>arch::mips::__msa_sll_w</a></li><li><a href='arch/mips/fn.__msa_slli_b.html'>arch::mips::__msa_slli_b</a></li><li><a href='arch/mips/fn.__msa_slli_d.html'>arch::mips::__msa_slli_d</a></li><li><a href='arch/mips/fn.__msa_slli_h.html'>arch::mips::__msa_slli_h</a></li><li><a href='arch/mips/fn.__msa_slli_w.html'>arch::mips::__msa_slli_w</a></li><li><a href='arch/mips/fn.__msa_splat_b.html'>arch::mips::__msa_splat_b</a></li><li><a href='arch/mips/fn.__msa_splat_d.html'>arch::mips::__msa_splat_d</a></li><li><a href='arch/mips/fn.__msa_splat_h.html'>arch::mips::__msa_splat_h</a></li><li><a href='arch/mips/fn.__msa_splat_w.html'>arch::mips::__msa_splat_w</a></li><li><a href='arch/mips/fn.__msa_splati_b.html'>arch::mips::__msa_splati_b</a></li><li><a href='arch/mips/fn.__msa_splati_d.html'>arch::mips::__msa_splati_d</a></li><li><a href='arch/mips/fn.__msa_splati_h.html'>arch::mips::__msa_splati_h</a></li><li><a href='arch/mips/fn.__msa_splati_w.html'>arch::mips::__msa_splati_w</a></li><li><a href='arch/mips/fn.__msa_sra_b.html'>arch::mips::__msa_sra_b</a></li><li><a href='arch/mips/fn.__msa_sra_d.html'>arch::mips::__msa_sra_d</a></li><li><a href='arch/mips/fn.__msa_sra_h.html'>arch::mips::__msa_sra_h</a></li><li><a href='arch/mips/fn.__msa_sra_w.html'>arch::mips::__msa_sra_w</a></li><li><a href='arch/mips/fn.__msa_srai_b.html'>arch::mips::__msa_srai_b</a></li><li><a href='arch/mips/fn.__msa_srai_d.html'>arch::mips::__msa_srai_d</a></li><li><a href='arch/mips/fn.__msa_srai_h.html'>arch::mips::__msa_srai_h</a></li><li><a href='arch/mips/fn.__msa_srai_w.html'>arch::mips::__msa_srai_w</a></li><li><a href='arch/mips/fn.__msa_srar_b.html'>arch::mips::__msa_srar_b</a></li><li><a href='arch/mips/fn.__msa_srar_d.html'>arch::mips::__msa_srar_d</a></li><li><a href='arch/mips/fn.__msa_srar_h.html'>arch::mips::__msa_srar_h</a></li><li><a href='arch/mips/fn.__msa_srar_w.html'>arch::mips::__msa_srar_w</a></li><li><a href='arch/mips/fn.__msa_srari_b.html'>arch::mips::__msa_srari_b</a></li><li><a href='arch/mips/fn.__msa_srari_d.html'>arch::mips::__msa_srari_d</a></li><li><a href='arch/mips/fn.__msa_srari_h.html'>arch::mips::__msa_srari_h</a></li><li><a href='arch/mips/fn.__msa_srari_w.html'>arch::mips::__msa_srari_w</a></li><li><a href='arch/mips/fn.__msa_srl_b.html'>arch::mips::__msa_srl_b</a></li><li><a href='arch/mips/fn.__msa_srl_d.html'>arch::mips::__msa_srl_d</a></li><li><a href='arch/mips/fn.__msa_srl_h.html'>arch::mips::__msa_srl_h</a></li><li><a href='arch/mips/fn.__msa_srl_w.html'>arch::mips::__msa_srl_w</a></li><li><a href='arch/mips/fn.__msa_srli_b.html'>arch::mips::__msa_srli_b</a></li><li><a href='arch/mips/fn.__msa_srli_d.html'>arch::mips::__msa_srli_d</a></li><li><a href='arch/mips/fn.__msa_srli_h.html'>arch::mips::__msa_srli_h</a></li><li><a href='arch/mips/fn.__msa_srli_w.html'>arch::mips::__msa_srli_w</a></li><li><a href='arch/mips/fn.__msa_srlr_b.html'>arch::mips::__msa_srlr_b</a></li><li><a href='arch/mips/fn.__msa_srlr_d.html'>arch::mips::__msa_srlr_d</a></li><li><a href='arch/mips/fn.__msa_srlr_h.html'>arch::mips::__msa_srlr_h</a></li><li><a href='arch/mips/fn.__msa_srlr_w.html'>arch::mips::__msa_srlr_w</a></li><li><a href='arch/mips/fn.__msa_srlri_b.html'>arch::mips::__msa_srlri_b</a></li><li><a href='arch/mips/fn.__msa_srlri_d.html'>arch::mips::__msa_srlri_d</a></li><li><a href='arch/mips/fn.__msa_srlri_h.html'>arch::mips::__msa_srlri_h</a></li><li><a href='arch/mips/fn.__msa_srlri_w.html'>arch::mips::__msa_srlri_w</a></li><li><a href='arch/mips/fn.__msa_st_b.html'>arch::mips::__msa_st_b</a></li><li><a href='arch/mips/fn.__msa_st_d.html'>arch::mips::__msa_st_d</a></li><li><a href='arch/mips/fn.__msa_st_h.html'>arch::mips::__msa_st_h</a></li><li><a href='arch/mips/fn.__msa_st_w.html'>arch::mips::__msa_st_w</a></li><li><a href='arch/mips/fn.__msa_subs_s_b.html'>arch::mips::__msa_subs_s_b</a></li><li><a href='arch/mips/fn.__msa_subs_s_d.html'>arch::mips::__msa_subs_s_d</a></li><li><a href='arch/mips/fn.__msa_subs_s_h.html'>arch::mips::__msa_subs_s_h</a></li><li><a href='arch/mips/fn.__msa_subs_s_w.html'>arch::mips::__msa_subs_s_w</a></li><li><a href='arch/mips/fn.__msa_subs_u_b.html'>arch::mips::__msa_subs_u_b</a></li><li><a href='arch/mips/fn.__msa_subs_u_d.html'>arch::mips::__msa_subs_u_d</a></li><li><a href='arch/mips/fn.__msa_subs_u_h.html'>arch::mips::__msa_subs_u_h</a></li><li><a href='arch/mips/fn.__msa_subs_u_w.html'>arch::mips::__msa_subs_u_w</a></li><li><a href='arch/mips/fn.__msa_subsus_u_b.html'>arch::mips::__msa_subsus_u_b</a></li><li><a href='arch/mips/fn.__msa_subsus_u_d.html'>arch::mips::__msa_subsus_u_d</a></li><li><a href='arch/mips/fn.__msa_subsus_u_h.html'>arch::mips::__msa_subsus_u_h</a></li><li><a href='arch/mips/fn.__msa_subsus_u_w.html'>arch::mips::__msa_subsus_u_w</a></li><li><a href='arch/mips/fn.__msa_subsuu_s_b.html'>arch::mips::__msa_subsuu_s_b</a></li><li><a href='arch/mips/fn.__msa_subsuu_s_d.html'>arch::mips::__msa_subsuu_s_d</a></li><li><a href='arch/mips/fn.__msa_subsuu_s_h.html'>arch::mips::__msa_subsuu_s_h</a></li><li><a href='arch/mips/fn.__msa_subsuu_s_w.html'>arch::mips::__msa_subsuu_s_w</a></li><li><a href='arch/mips/fn.__msa_subv_b.html'>arch::mips::__msa_subv_b</a></li><li><a href='arch/mips/fn.__msa_subv_d.html'>arch::mips::__msa_subv_d</a></li><li><a href='arch/mips/fn.__msa_subv_h.html'>arch::mips::__msa_subv_h</a></li><li><a href='arch/mips/fn.__msa_subv_w.html'>arch::mips::__msa_subv_w</a></li><li><a href='arch/mips/fn.__msa_subvi_b.html'>arch::mips::__msa_subvi_b</a></li><li><a href='arch/mips/fn.__msa_subvi_d.html'>arch::mips::__msa_subvi_d</a></li><li><a href='arch/mips/fn.__msa_subvi_h.html'>arch::mips::__msa_subvi_h</a></li><li><a href='arch/mips/fn.__msa_subvi_w.html'>arch::mips::__msa_subvi_w</a></li><li><a href='arch/mips/fn.__msa_vshf_b.html'>arch::mips::__msa_vshf_b</a></li><li><a href='arch/mips/fn.__msa_vshf_d.html'>arch::mips::__msa_vshf_d</a></li><li><a href='arch/mips/fn.__msa_vshf_h.html'>arch::mips::__msa_vshf_h</a></li><li><a href='arch/mips/fn.__msa_vshf_w.html'>arch::mips::__msa_vshf_w</a></li><li><a href='arch/mips/fn.__msa_xor_v.html'>arch::mips::__msa_xor_v</a></li><li><a href='arch/mips/fn.__msa_xori_b.html'>arch::mips::__msa_xori_b</a></li><li><a href='arch/mips/fn.break_.html'>arch::mips::break_</a></li><li><a href='arch/nvptx/fn.__assert_fail.html'>arch::nvptx::__assert_fail</a></li><li><a href='arch/nvptx/fn._block_dim_x.html'>arch::nvptx::_block_dim_x</a></li><li><a href='arch/nvptx/fn._block_dim_y.html'>arch::nvptx::_block_dim_y</a></li><li><a href='arch/nvptx/fn._block_dim_z.html'>arch::nvptx::_block_dim_z</a></li><li><a href='arch/nvptx/fn._block_idx_x.html'>arch::nvptx::_block_idx_x</a></li><li><a href='arch/nvptx/fn._block_idx_y.html'>arch::nvptx::_block_idx_y</a></li><li><a href='arch/nvptx/fn._block_idx_z.html'>arch::nvptx::_block_idx_z</a></li><li><a href='arch/nvptx/fn._grid_dim_x.html'>arch::nvptx::_grid_dim_x</a></li><li><a href='arch/nvptx/fn._grid_dim_y.html'>arch::nvptx::_grid_dim_y</a></li><li><a href='arch/nvptx/fn._grid_dim_z.html'>arch::nvptx::_grid_dim_z</a></li><li><a href='arch/nvptx/fn._syncthreads.html'>arch::nvptx::_syncthreads</a></li><li><a href='arch/nvptx/fn._thread_idx_x.html'>arch::nvptx::_thread_idx_x</a></li><li><a href='arch/nvptx/fn._thread_idx_y.html'>arch::nvptx::_thread_idx_y</a></li><li><a href='arch/nvptx/fn._thread_idx_z.html'>arch::nvptx::_thread_idx_z</a></li><li><a href='arch/nvptx/fn.free.html'>arch::nvptx::free</a></li><li><a href='arch/nvptx/fn.malloc.html'>arch::nvptx::malloc</a></li><li><a href='arch/nvptx/fn.trap.html'>arch::nvptx::trap</a></li><li><a href='arch/nvptx/fn.vprintf.html'>arch::nvptx::vprintf</a></li><li><a href='arch/powerpc64/fn.trap.html'>arch::powerpc64::trap</a></li><li><a href='arch/powerpc64/fn.vec_xxpermdi.html'>arch::powerpc64::vec_xxpermdi</a></li><li><a href='arch/powerpc/fn.trap.html'>arch::powerpc::trap</a></li><li><a href='arch/powerpc/fn.vec_xxpermdi.html'>arch::powerpc::vec_xxpermdi</a></li><li><a href='arch/wasm32/fn.atomic_notify.html'>arch::wasm32::atomic_notify</a></li><li><a href='arch/wasm32/fn.f32x4_abs.html'>arch::wasm32::f32x4_abs</a></li><li><a href='arch/wasm32/fn.f32x4_add.html'>arch::wasm32::f32x4_add</a></li><li><a href='arch/wasm32/fn.f32x4_convert_i32x4_s.html'>arch::wasm32::f32x4_convert_i32x4_s</a></li><li><a href='arch/wasm32/fn.f32x4_convert_i32x4_u.html'>arch::wasm32::f32x4_convert_i32x4_u</a></li><li><a href='arch/wasm32/fn.f32x4_div.html'>arch::wasm32::f32x4_div</a></li><li><a href='arch/wasm32/fn.f32x4_eq.html'>arch::wasm32::f32x4_eq</a></li><li><a href='arch/wasm32/fn.f32x4_extract_lane.html'>arch::wasm32::f32x4_extract_lane</a></li><li><a href='arch/wasm32/fn.f32x4_ge.html'>arch::wasm32::f32x4_ge</a></li><li><a href='arch/wasm32/fn.f32x4_gt.html'>arch::wasm32::f32x4_gt</a></li><li><a href='arch/wasm32/fn.f32x4_le.html'>arch::wasm32::f32x4_le</a></li><li><a href='arch/wasm32/fn.f32x4_lt.html'>arch::wasm32::f32x4_lt</a></li><li><a href='arch/wasm32/fn.f32x4_max.html'>arch::wasm32::f32x4_max</a></li><li><a href='arch/wasm32/fn.f32x4_min.html'>arch::wasm32::f32x4_min</a></li><li><a href='arch/wasm32/fn.f32x4_mul.html'>arch::wasm32::f32x4_mul</a></li><li><a href='arch/wasm32/fn.f32x4_ne.html'>arch::wasm32::f32x4_ne</a></li><li><a href='arch/wasm32/fn.f32x4_neg.html'>arch::wasm32::f32x4_neg</a></li><li><a href='arch/wasm32/fn.f32x4_replace_lane.html'>arch::wasm32::f32x4_replace_lane</a></li><li><a href='arch/wasm32/fn.f32x4_splat.html'>arch::wasm32::f32x4_splat</a></li><li><a href='arch/wasm32/fn.f32x4_sqrt.html'>arch::wasm32::f32x4_sqrt</a></li><li><a href='arch/wasm32/fn.f32x4_sub.html'>arch::wasm32::f32x4_sub</a></li><li><a href='arch/wasm32/fn.f64x2_abs.html'>arch::wasm32::f64x2_abs</a></li><li><a href='arch/wasm32/fn.f64x2_add.html'>arch::wasm32::f64x2_add</a></li><li><a href='arch/wasm32/fn.f64x2_convert_s_i64x2.html'>arch::wasm32::f64x2_convert_s_i64x2</a></li><li><a href='arch/wasm32/fn.f64x2_convert_u_i64x2.html'>arch::wasm32::f64x2_convert_u_i64x2</a></li><li><a href='arch/wasm32/fn.f64x2_div.html'>arch::wasm32::f64x2_div</a></li><li><a href='arch/wasm32/fn.f64x2_eq.html'>arch::wasm32::f64x2_eq</a></li><li><a href='arch/wasm32/fn.f64x2_extract_lane.html'>arch::wasm32::f64x2_extract_lane</a></li><li><a href='arch/wasm32/fn.f64x2_ge.html'>arch::wasm32::f64x2_ge</a></li><li><a href='arch/wasm32/fn.f64x2_gt.html'>arch::wasm32::f64x2_gt</a></li><li><a href='arch/wasm32/fn.f64x2_le.html'>arch::wasm32::f64x2_le</a></li><li><a href='arch/wasm32/fn.f64x2_lt.html'>arch::wasm32::f64x2_lt</a></li><li><a href='arch/wasm32/fn.f64x2_max.html'>arch::wasm32::f64x2_max</a></li><li><a href='arch/wasm32/fn.f64x2_min.html'>arch::wasm32::f64x2_min</a></li><li><a href='arch/wasm32/fn.f64x2_mul.html'>arch::wasm32::f64x2_mul</a></li><li><a href='arch/wasm32/fn.f64x2_ne.html'>arch::wasm32::f64x2_ne</a></li><li><a href='arch/wasm32/fn.f64x2_neg.html'>arch::wasm32::f64x2_neg</a></li><li><a href='arch/wasm32/fn.f64x2_replace_lane.html'>arch::wasm32::f64x2_replace_lane</a></li><li><a href='arch/wasm32/fn.f64x2_splat.html'>arch::wasm32::f64x2_splat</a></li><li><a href='arch/wasm32/fn.f64x2_sqrt.html'>arch::wasm32::f64x2_sqrt</a></li><li><a href='arch/wasm32/fn.f64x2_sub.html'>arch::wasm32::f64x2_sub</a></li><li><a href='arch/wasm32/fn.i16x8_add.html'>arch::wasm32::i16x8_add</a></li><li><a href='arch/wasm32/fn.i16x8_add_saturate_s.html'>arch::wasm32::i16x8_add_saturate_s</a></li><li><a href='arch/wasm32/fn.i16x8_add_saturate_u.html'>arch::wasm32::i16x8_add_saturate_u</a></li><li><a href='arch/wasm32/fn.i16x8_all_true.html'>arch::wasm32::i16x8_all_true</a></li><li><a href='arch/wasm32/fn.i16x8_any_true.html'>arch::wasm32::i16x8_any_true</a></li><li><a href='arch/wasm32/fn.i16x8_eq.html'>arch::wasm32::i16x8_eq</a></li><li><a href='arch/wasm32/fn.i16x8_extract_lane.html'>arch::wasm32::i16x8_extract_lane</a></li><li><a href='arch/wasm32/fn.i16x8_ge_s.html'>arch::wasm32::i16x8_ge_s</a></li><li><a href='arch/wasm32/fn.i16x8_ge_u.html'>arch::wasm32::i16x8_ge_u</a></li><li><a href='arch/wasm32/fn.i16x8_gt_s.html'>arch::wasm32::i16x8_gt_s</a></li><li><a href='arch/wasm32/fn.i16x8_gt_u.html'>arch::wasm32::i16x8_gt_u</a></li><li><a href='arch/wasm32/fn.i16x8_le_s.html'>arch::wasm32::i16x8_le_s</a></li><li><a href='arch/wasm32/fn.i16x8_le_u.html'>arch::wasm32::i16x8_le_u</a></li><li><a href='arch/wasm32/fn.i16x8_lt_s.html'>arch::wasm32::i16x8_lt_s</a></li><li><a href='arch/wasm32/fn.i16x8_lt_u.html'>arch::wasm32::i16x8_lt_u</a></li><li><a href='arch/wasm32/fn.i16x8_mul.html'>arch::wasm32::i16x8_mul</a></li><li><a href='arch/wasm32/fn.i16x8_ne.html'>arch::wasm32::i16x8_ne</a></li><li><a href='arch/wasm32/fn.i16x8_neg.html'>arch::wasm32::i16x8_neg</a></li><li><a href='arch/wasm32/fn.i16x8_replace_lane.html'>arch::wasm32::i16x8_replace_lane</a></li><li><a href='arch/wasm32/fn.i16x8_shl.html'>arch::wasm32::i16x8_shl</a></li><li><a href='arch/wasm32/fn.i16x8_shr_s.html'>arch::wasm32::i16x8_shr_s</a></li><li><a href='arch/wasm32/fn.i16x8_shr_u.html'>arch::wasm32::i16x8_shr_u</a></li><li><a href='arch/wasm32/fn.i16x8_splat.html'>arch::wasm32::i16x8_splat</a></li><li><a href='arch/wasm32/fn.i16x8_sub.html'>arch::wasm32::i16x8_sub</a></li><li><a href='arch/wasm32/fn.i16x8_sub_saturate_s.html'>arch::wasm32::i16x8_sub_saturate_s</a></li><li><a href='arch/wasm32/fn.i16x8_sub_saturate_u.html'>arch::wasm32::i16x8_sub_saturate_u</a></li><li><a href='arch/wasm32/fn.i32_atomic_wait.html'>arch::wasm32::i32_atomic_wait</a></li><li><a href='arch/wasm32/fn.i32x4_add.html'>arch::wasm32::i32x4_add</a></li><li><a href='arch/wasm32/fn.i32x4_all_true.html'>arch::wasm32::i32x4_all_true</a></li><li><a href='arch/wasm32/fn.i32x4_any_true.html'>arch::wasm32::i32x4_any_true</a></li><li><a href='arch/wasm32/fn.i32x4_eq.html'>arch::wasm32::i32x4_eq</a></li><li><a href='arch/wasm32/fn.i32x4_extract_lane.html'>arch::wasm32::i32x4_extract_lane</a></li><li><a href='arch/wasm32/fn.i32x4_ge_s.html'>arch::wasm32::i32x4_ge_s</a></li><li><a href='arch/wasm32/fn.i32x4_ge_u.html'>arch::wasm32::i32x4_ge_u</a></li><li><a href='arch/wasm32/fn.i32x4_gt_s.html'>arch::wasm32::i32x4_gt_s</a></li><li><a href='arch/wasm32/fn.i32x4_gt_u.html'>arch::wasm32::i32x4_gt_u</a></li><li><a href='arch/wasm32/fn.i32x4_le_s.html'>arch::wasm32::i32x4_le_s</a></li><li><a href='arch/wasm32/fn.i32x4_le_u.html'>arch::wasm32::i32x4_le_u</a></li><li><a href='arch/wasm32/fn.i32x4_lt_s.html'>arch::wasm32::i32x4_lt_s</a></li><li><a href='arch/wasm32/fn.i32x4_lt_u.html'>arch::wasm32::i32x4_lt_u</a></li><li><a href='arch/wasm32/fn.i32x4_mul.html'>arch::wasm32::i32x4_mul</a></li><li><a href='arch/wasm32/fn.i32x4_ne.html'>arch::wasm32::i32x4_ne</a></li><li><a href='arch/wasm32/fn.i32x4_neg.html'>arch::wasm32::i32x4_neg</a></li><li><a href='arch/wasm32/fn.i32x4_replace_lane.html'>arch::wasm32::i32x4_replace_lane</a></li><li><a href='arch/wasm32/fn.i32x4_shl.html'>arch::wasm32::i32x4_shl</a></li><li><a href='arch/wasm32/fn.i32x4_shr_s.html'>arch::wasm32::i32x4_shr_s</a></li><li><a href='arch/wasm32/fn.i32x4_shr_u.html'>arch::wasm32::i32x4_shr_u</a></li><li><a href='arch/wasm32/fn.i32x4_splat.html'>arch::wasm32::i32x4_splat</a></li><li><a href='arch/wasm32/fn.i32x4_sub.html'>arch::wasm32::i32x4_sub</a></li><li><a href='arch/wasm32/fn.i32x4_trunc_s_f32x4_sat.html'>arch::wasm32::i32x4_trunc_s_f32x4_sat</a></li><li><a href='arch/wasm32/fn.i32x4_trunc_u_f32x4_sat.html'>arch::wasm32::i32x4_trunc_u_f32x4_sat</a></li><li><a href='arch/wasm32/fn.i64_atomic_wait.html'>arch::wasm32::i64_atomic_wait</a></li><li><a href='arch/wasm32/fn.i64x2_add.html'>arch::wasm32::i64x2_add</a></li><li><a href='arch/wasm32/fn.i64x2_all_true.html'>arch::wasm32::i64x2_all_true</a></li><li><a href='arch/wasm32/fn.i64x2_any_true.html'>arch::wasm32::i64x2_any_true</a></li><li><a href='arch/wasm32/fn.i64x2_extract_lane.html'>arch::wasm32::i64x2_extract_lane</a></li><li><a href='arch/wasm32/fn.i64x2_neg.html'>arch::wasm32::i64x2_neg</a></li><li><a href='arch/wasm32/fn.i64x2_replace_lane.html'>arch::wasm32::i64x2_replace_lane</a></li><li><a href='arch/wasm32/fn.i64x2_shl.html'>arch::wasm32::i64x2_shl</a></li><li><a href='arch/wasm32/fn.i64x2_shr_s.html'>arch::wasm32::i64x2_shr_s</a></li><li><a href='arch/wasm32/fn.i64x2_shr_u.html'>arch::wasm32::i64x2_shr_u</a></li><li><a href='arch/wasm32/fn.i64x2_splat.html'>arch::wasm32::i64x2_splat</a></li><li><a href='arch/wasm32/fn.i64x2_sub.html'>arch::wasm32::i64x2_sub</a></li><li><a href='arch/wasm32/fn.i64x2_trunc_s_f64x2_sat.html'>arch::wasm32::i64x2_trunc_s_f64x2_sat</a></li><li><a href='arch/wasm32/fn.i64x2_trunc_u_f64x2_sat.html'>arch::wasm32::i64x2_trunc_u_f64x2_sat</a></li><li><a href='arch/wasm32/fn.i8x16_add.html'>arch::wasm32::i8x16_add</a></li><li><a href='arch/wasm32/fn.i8x16_add_saturate_s.html'>arch::wasm32::i8x16_add_saturate_s</a></li><li><a href='arch/wasm32/fn.i8x16_add_saturate_u.html'>arch::wasm32::i8x16_add_saturate_u</a></li><li><a href='arch/wasm32/fn.i8x16_all_true.html'>arch::wasm32::i8x16_all_true</a></li><li><a href='arch/wasm32/fn.i8x16_any_true.html'>arch::wasm32::i8x16_any_true</a></li><li><a href='arch/wasm32/fn.i8x16_eq.html'>arch::wasm32::i8x16_eq</a></li><li><a href='arch/wasm32/fn.i8x16_extract_lane.html'>arch::wasm32::i8x16_extract_lane</a></li><li><a href='arch/wasm32/fn.i8x16_ge_s.html'>arch::wasm32::i8x16_ge_s</a></li><li><a href='arch/wasm32/fn.i8x16_ge_u.html'>arch::wasm32::i8x16_ge_u</a></li><li><a href='arch/wasm32/fn.i8x16_gt_s.html'>arch::wasm32::i8x16_gt_s</a></li><li><a href='arch/wasm32/fn.i8x16_gt_u.html'>arch::wasm32::i8x16_gt_u</a></li><li><a href='arch/wasm32/fn.i8x16_le_s.html'>arch::wasm32::i8x16_le_s</a></li><li><a href='arch/wasm32/fn.i8x16_le_u.html'>arch::wasm32::i8x16_le_u</a></li><li><a href='arch/wasm32/fn.i8x16_lt_s.html'>arch::wasm32::i8x16_lt_s</a></li><li><a href='arch/wasm32/fn.i8x16_lt_u.html'>arch::wasm32::i8x16_lt_u</a></li><li><a href='arch/wasm32/fn.i8x16_mul.html'>arch::wasm32::i8x16_mul</a></li><li><a href='arch/wasm32/fn.i8x16_ne.html'>arch::wasm32::i8x16_ne</a></li><li><a href='arch/wasm32/fn.i8x16_neg.html'>arch::wasm32::i8x16_neg</a></li><li><a href='arch/wasm32/fn.i8x16_replace_lane.html'>arch::wasm32::i8x16_replace_lane</a></li><li><a href='arch/wasm32/fn.i8x16_shl.html'>arch::wasm32::i8x16_shl</a></li><li><a href='arch/wasm32/fn.i8x16_shr_s.html'>arch::wasm32::i8x16_shr_s</a></li><li><a href='arch/wasm32/fn.i8x16_shr_u.html'>arch::wasm32::i8x16_shr_u</a></li><li><a href='arch/wasm32/fn.i8x16_splat.html'>arch::wasm32::i8x16_splat</a></li><li><a href='arch/wasm32/fn.i8x16_sub.html'>arch::wasm32::i8x16_sub</a></li><li><a href='arch/wasm32/fn.i8x16_sub_saturate_s.html'>arch::wasm32::i8x16_sub_saturate_s</a></li><li><a href='arch/wasm32/fn.i8x16_sub_saturate_u.html'>arch::wasm32::i8x16_sub_saturate_u</a></li><li><a href='arch/wasm32/fn.memory_grow.html'>arch::wasm32::memory_grow</a></li><li><a href='arch/wasm32/fn.memory_size.html'>arch::wasm32::memory_size</a></li><li><a href='arch/wasm32/fn.unreachable.html'>arch::wasm32::unreachable</a></li><li><a href='arch/wasm32/fn.v128_and.html'>arch::wasm32::v128_and</a></li><li><a href='arch/wasm32/fn.v128_bitselect.html'>arch::wasm32::v128_bitselect</a></li><li><a href='arch/wasm32/fn.v128_const.html'>arch::wasm32::v128_const</a></li><li><a href='arch/wasm32/fn.v128_load.html'>arch::wasm32::v128_load</a></li><li><a href='arch/wasm32/fn.v128_not.html'>arch::wasm32::v128_not</a></li><li><a href='arch/wasm32/fn.v128_or.html'>arch::wasm32::v128_or</a></li><li><a href='arch/wasm32/fn.v128_store.html'>arch::wasm32::v128_store</a></li><li><a href='arch/wasm32/fn.v128_xor.html'>arch::wasm32::v128_xor</a></li><li><a href='arch/x86/fn._MM_GET_EXCEPTION_MASK.html'>arch::x86::_MM_GET_EXCEPTION_MASK</a></li><li><a href='arch/x86/fn._MM_GET_EXCEPTION_STATE.html'>arch::x86::_MM_GET_EXCEPTION_STATE</a></li><li><a href='arch/x86/fn._MM_GET_FLUSH_ZERO_MODE.html'>arch::x86::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href='arch/x86/fn._MM_GET_ROUNDING_MODE.html'>arch::x86::_MM_GET_ROUNDING_MODE</a></li><li><a href='arch/x86/fn._MM_SET_EXCEPTION_MASK.html'>arch::x86::_MM_SET_EXCEPTION_MASK</a></li><li><a href='arch/x86/fn._MM_SET_EXCEPTION_STATE.html'>arch::x86::_MM_SET_EXCEPTION_STATE</a></li><li><a href='arch/x86/fn._MM_SET_FLUSH_ZERO_MODE.html'>arch::x86::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href='arch/x86/fn._MM_SET_ROUNDING_MODE.html'>arch::x86::_MM_SET_ROUNDING_MODE</a></li><li><a href='arch/x86/fn._MM_SHUFFLE.html'>arch::x86::_MM_SHUFFLE</a></li><li><a href='arch/x86/fn._MM_TRANSPOSE4_PS.html'>arch::x86::_MM_TRANSPOSE4_PS</a></li><li><a href='arch/x86/fn.__cpuid.html'>arch::x86::__cpuid</a></li><li><a href='arch/x86/fn.__cpuid_count.html'>arch::x86::__cpuid_count</a></li><li><a href='arch/x86/fn.__get_cpuid_max.html'>arch::x86::__get_cpuid_max</a></li><li><a href='arch/x86/fn.__rdtscp.html'>arch::x86::__rdtscp</a></li><li><a href='arch/x86/fn._addcarry_u32.html'>arch::x86::_addcarry_u32</a></li><li><a href='arch/x86/fn._addcarryx_u32.html'>arch::x86::_addcarryx_u32</a></li><li><a href='arch/x86/fn._andn_u32.html'>arch::x86::_andn_u32</a></li><li><a href='arch/x86/fn._bextr2_u32.html'>arch::x86::_bextr2_u32</a></li><li><a href='arch/x86/fn._bextr_u32.html'>arch::x86::_bextr_u32</a></li><li><a href='arch/x86/fn._bittest.html'>arch::x86::_bittest</a></li><li><a href='arch/x86/fn._bittestandcomplement.html'>arch::x86::_bittestandcomplement</a></li><li><a href='arch/x86/fn._bittestandreset.html'>arch::x86::_bittestandreset</a></li><li><a href='arch/x86/fn._bittestandset.html'>arch::x86::_bittestandset</a></li><li><a href='arch/x86/fn._blcfill_u32.html'>arch::x86::_blcfill_u32</a></li><li><a href='arch/x86/fn._blcfill_u64.html'>arch::x86::_blcfill_u64</a></li><li><a href='arch/x86/fn._blci_u32.html'>arch::x86::_blci_u32</a></li><li><a href='arch/x86/fn._blci_u64.html'>arch::x86::_blci_u64</a></li><li><a href='arch/x86/fn._blcic_u32.html'>arch::x86::_blcic_u32</a></li><li><a href='arch/x86/fn._blcic_u64.html'>arch::x86::_blcic_u64</a></li><li><a href='arch/x86/fn._blcmsk_u32.html'>arch::x86::_blcmsk_u32</a></li><li><a href='arch/x86/fn._blcmsk_u64.html'>arch::x86::_blcmsk_u64</a></li><li><a href='arch/x86/fn._blcs_u32.html'>arch::x86::_blcs_u32</a></li><li><a href='arch/x86/fn._blcs_u64.html'>arch::x86::_blcs_u64</a></li><li><a href='arch/x86/fn._blsfill_u32.html'>arch::x86::_blsfill_u32</a></li><li><a href='arch/x86/fn._blsfill_u64.html'>arch::x86::_blsfill_u64</a></li><li><a href='arch/x86/fn._blsi_u32.html'>arch::x86::_blsi_u32</a></li><li><a href='arch/x86/fn._blsic_u32.html'>arch::x86::_blsic_u32</a></li><li><a href='arch/x86/fn._blsic_u64.html'>arch::x86::_blsic_u64</a></li><li><a href='arch/x86/fn._blsmsk_u32.html'>arch::x86::_blsmsk_u32</a></li><li><a href='arch/x86/fn._blsr_u32.html'>arch::x86::_blsr_u32</a></li><li><a href='arch/x86/fn._bswap.html'>arch::x86::_bswap</a></li><li><a href='arch/x86/fn._bzhi_u32.html'>arch::x86::_bzhi_u32</a></li><li><a href='arch/x86/fn._fxrstor.html'>arch::x86::_fxrstor</a></li><li><a href='arch/x86/fn._fxsave.html'>arch::x86::_fxsave</a></li><li><a href='arch/x86/fn._lzcnt_u32.html'>arch::x86::_lzcnt_u32</a></li><li><a href='arch/x86/fn._m_empty.html'>arch::x86::_m_empty</a></li><li><a href='arch/x86/fn._m_maskmovq.html'>arch::x86::_m_maskmovq</a></li><li><a href='arch/x86/fn._m_paddb.html'>arch::x86::_m_paddb</a></li><li><a href='arch/x86/fn._m_paddd.html'>arch::x86::_m_paddd</a></li><li><a href='arch/x86/fn._m_paddsb.html'>arch::x86::_m_paddsb</a></li><li><a href='arch/x86/fn._m_paddsw.html'>arch::x86::_m_paddsw</a></li><li><a href='arch/x86/fn._m_paddusb.html'>arch::x86::_m_paddusb</a></li><li><a href='arch/x86/fn._m_paddusw.html'>arch::x86::_m_paddusw</a></li><li><a href='arch/x86/fn._m_paddw.html'>arch::x86::_m_paddw</a></li><li><a href='arch/x86/fn._m_pavgb.html'>arch::x86::_m_pavgb</a></li><li><a href='arch/x86/fn._m_pavgw.html'>arch::x86::_m_pavgw</a></li><li><a href='arch/x86/fn._m_pextrw.html'>arch::x86::_m_pextrw</a></li><li><a href='arch/x86/fn._m_pinsrw.html'>arch::x86::_m_pinsrw</a></li><li><a href='arch/x86/fn._m_pmaxsw.html'>arch::x86::_m_pmaxsw</a></li><li><a href='arch/x86/fn._m_pmaxub.html'>arch::x86::_m_pmaxub</a></li><li><a href='arch/x86/fn._m_pminsw.html'>arch::x86::_m_pminsw</a></li><li><a href='arch/x86/fn._m_pminub.html'>arch::x86::_m_pminub</a></li><li><a href='arch/x86/fn._m_pmovmskb.html'>arch::x86::_m_pmovmskb</a></li><li><a href='arch/x86/fn._m_pmulhuw.html'>arch::x86::_m_pmulhuw</a></li><li><a href='arch/x86/fn._m_psadbw.html'>arch::x86::_m_psadbw</a></li><li><a href='arch/x86/fn._m_pshufw.html'>arch::x86::_m_pshufw</a></li><li><a href='arch/x86/fn._m_psubb.html'>arch::x86::_m_psubb</a></li><li><a href='arch/x86/fn._m_psubd.html'>arch::x86::_m_psubd</a></li><li><a href='arch/x86/fn._m_psubsb.html'>arch::x86::_m_psubsb</a></li><li><a href='arch/x86/fn._m_psubsw.html'>arch::x86::_m_psubsw</a></li><li><a href='arch/x86/fn._m_psubusb.html'>arch::x86::_m_psubusb</a></li><li><a href='arch/x86/fn._m_psubusw.html'>arch::x86::_m_psubusw</a></li><li><a href='arch/x86/fn._m_psubw.html'>arch::x86::_m_psubw</a></li><li><a href='arch/x86/fn._mm256_abs_epi16.html'>arch::x86::_mm256_abs_epi16</a></li><li><a href='arch/x86/fn._mm256_abs_epi32.html'>arch::x86::_mm256_abs_epi32</a></li><li><a href='arch/x86/fn._mm256_abs_epi8.html'>arch::x86::_mm256_abs_epi8</a></li><li><a href='arch/x86/fn._mm256_add_epi16.html'>arch::x86::_mm256_add_epi16</a></li><li><a href='arch/x86/fn._mm256_add_epi32.html'>arch::x86::_mm256_add_epi32</a></li><li><a href='arch/x86/fn._mm256_add_epi64.html'>arch::x86::_mm256_add_epi64</a></li><li><a href='arch/x86/fn._mm256_add_epi8.html'>arch::x86::_mm256_add_epi8</a></li><li><a href='arch/x86/fn._mm256_add_pd.html'>arch::x86::_mm256_add_pd</a></li><li><a href='arch/x86/fn._mm256_add_ps.html'>arch::x86::_mm256_add_ps</a></li><li><a href='arch/x86/fn._mm256_adds_epi16.html'>arch::x86::_mm256_adds_epi16</a></li><li><a href='arch/x86/fn._mm256_adds_epi8.html'>arch::x86::_mm256_adds_epi8</a></li><li><a href='arch/x86/fn._mm256_adds_epu16.html'>arch::x86::_mm256_adds_epu16</a></li><li><a href='arch/x86/fn._mm256_adds_epu8.html'>arch::x86::_mm256_adds_epu8</a></li><li><a href='arch/x86/fn._mm256_addsub_pd.html'>arch::x86::_mm256_addsub_pd</a></li><li><a href='arch/x86/fn._mm256_addsub_ps.html'>arch::x86::_mm256_addsub_ps</a></li><li><a href='arch/x86/fn._mm256_alignr_epi8.html'>arch::x86::_mm256_alignr_epi8</a></li><li><a href='arch/x86/fn._mm256_and_pd.html'>arch::x86::_mm256_and_pd</a></li><li><a href='arch/x86/fn._mm256_and_ps.html'>arch::x86::_mm256_and_ps</a></li><li><a href='arch/x86/fn._mm256_and_si256.html'>arch::x86::_mm256_and_si256</a></li><li><a href='arch/x86/fn._mm256_andnot_pd.html'>arch::x86::_mm256_andnot_pd</a></li><li><a href='arch/x86/fn._mm256_andnot_ps.html'>arch::x86::_mm256_andnot_ps</a></li><li><a href='arch/x86/fn._mm256_andnot_si256.html'>arch::x86::_mm256_andnot_si256</a></li><li><a href='arch/x86/fn._mm256_avg_epu16.html'>arch::x86::_mm256_avg_epu16</a></li><li><a href='arch/x86/fn._mm256_avg_epu8.html'>arch::x86::_mm256_avg_epu8</a></li><li><a href='arch/x86/fn._mm256_blend_epi16.html'>arch::x86::_mm256_blend_epi16</a></li><li><a href='arch/x86/fn._mm256_blend_epi32.html'>arch::x86::_mm256_blend_epi32</a></li><li><a href='arch/x86/fn._mm256_blend_pd.html'>arch::x86::_mm256_blend_pd</a></li><li><a href='arch/x86/fn._mm256_blend_ps.html'>arch::x86::_mm256_blend_ps</a></li><li><a href='arch/x86/fn._mm256_blendv_epi8.html'>arch::x86::_mm256_blendv_epi8</a></li><li><a href='arch/x86/fn._mm256_blendv_pd.html'>arch::x86::_mm256_blendv_pd</a></li><li><a href='arch/x86/fn._mm256_blendv_ps.html'>arch::x86::_mm256_blendv_ps</a></li><li><a href='arch/x86/fn._mm256_broadcast_pd.html'>arch::x86::_mm256_broadcast_pd</a></li><li><a href='arch/x86/fn._mm256_broadcast_ps.html'>arch::x86::_mm256_broadcast_ps</a></li><li><a href='arch/x86/fn._mm256_broadcast_sd.html'>arch::x86::_mm256_broadcast_sd</a></li><li><a href='arch/x86/fn._mm256_broadcast_ss.html'>arch::x86::_mm256_broadcast_ss</a></li><li><a href='arch/x86/fn._mm256_broadcastb_epi8.html'>arch::x86::_mm256_broadcastb_epi8</a></li><li><a href='arch/x86/fn._mm256_broadcastd_epi32.html'>arch::x86::_mm256_broadcastd_epi32</a></li><li><a href='arch/x86/fn._mm256_broadcastq_epi64.html'>arch::x86::_mm256_broadcastq_epi64</a></li><li><a href='arch/x86/fn._mm256_broadcastsd_pd.html'>arch::x86::_mm256_broadcastsd_pd</a></li><li><a href='arch/x86/fn._mm256_broadcastsi128_si256.html'>arch::x86::_mm256_broadcastsi128_si256</a></li><li><a href='arch/x86/fn._mm256_broadcastss_ps.html'>arch::x86::_mm256_broadcastss_ps</a></li><li><a href='arch/x86/fn._mm256_broadcastw_epi16.html'>arch::x86::_mm256_broadcastw_epi16</a></li><li><a href='arch/x86/fn._mm256_bslli_epi128.html'>arch::x86::_mm256_bslli_epi128</a></li><li><a href='arch/x86/fn._mm256_bsrli_epi128.html'>arch::x86::_mm256_bsrli_epi128</a></li><li><a href='arch/x86/fn._mm256_castpd128_pd256.html'>arch::x86::_mm256_castpd128_pd256</a></li><li><a href='arch/x86/fn._mm256_castpd256_pd128.html'>arch::x86::_mm256_castpd256_pd128</a></li><li><a href='arch/x86/fn._mm256_castpd_ps.html'>arch::x86::_mm256_castpd_ps</a></li><li><a href='arch/x86/fn._mm256_castpd_si256.html'>arch::x86::_mm256_castpd_si256</a></li><li><a href='arch/x86/fn._mm256_castps128_ps256.html'>arch::x86::_mm256_castps128_ps256</a></li><li><a href='arch/x86/fn._mm256_castps256_ps128.html'>arch::x86::_mm256_castps256_ps128</a></li><li><a href='arch/x86/fn._mm256_castps_pd.html'>arch::x86::_mm256_castps_pd</a></li><li><a href='arch/x86/fn._mm256_castps_si256.html'>arch::x86::_mm256_castps_si256</a></li><li><a href='arch/x86/fn._mm256_castsi128_si256.html'>arch::x86::_mm256_castsi128_si256</a></li><li><a href='arch/x86/fn._mm256_castsi256_pd.html'>arch::x86::_mm256_castsi256_pd</a></li><li><a href='arch/x86/fn._mm256_castsi256_ps.html'>arch::x86::_mm256_castsi256_ps</a></li><li><a href='arch/x86/fn._mm256_castsi256_si128.html'>arch::x86::_mm256_castsi256_si128</a></li><li><a href='arch/x86/fn._mm256_ceil_pd.html'>arch::x86::_mm256_ceil_pd</a></li><li><a href='arch/x86/fn._mm256_ceil_ps.html'>arch::x86::_mm256_ceil_ps</a></li><li><a href='arch/x86/fn._mm256_cmp_pd.html'>arch::x86::_mm256_cmp_pd</a></li><li><a href='arch/x86/fn._mm256_cmp_ps.html'>arch::x86::_mm256_cmp_ps</a></li><li><a href='arch/x86/fn._mm256_cmpeq_epi16.html'>arch::x86::_mm256_cmpeq_epi16</a></li><li><a href='arch/x86/fn._mm256_cmpeq_epi32.html'>arch::x86::_mm256_cmpeq_epi32</a></li><li><a href='arch/x86/fn._mm256_cmpeq_epi64.html'>arch::x86::_mm256_cmpeq_epi64</a></li><li><a href='arch/x86/fn._mm256_cmpeq_epi8.html'>arch::x86::_mm256_cmpeq_epi8</a></li><li><a href='arch/x86/fn._mm256_cmpgt_epi16.html'>arch::x86::_mm256_cmpgt_epi16</a></li><li><a href='arch/x86/fn._mm256_cmpgt_epi32.html'>arch::x86::_mm256_cmpgt_epi32</a></li><li><a href='arch/x86/fn._mm256_cmpgt_epi64.html'>arch::x86::_mm256_cmpgt_epi64</a></li><li><a href='arch/x86/fn._mm256_cmpgt_epi8.html'>arch::x86::_mm256_cmpgt_epi8</a></li><li><a href='arch/x86/fn._mm256_cvtepi16_epi32.html'>arch::x86::_mm256_cvtepi16_epi32</a></li><li><a href='arch/x86/fn._mm256_cvtepi16_epi64.html'>arch::x86::_mm256_cvtepi16_epi64</a></li><li><a href='arch/x86/fn._mm256_cvtepi32_epi64.html'>arch::x86::_mm256_cvtepi32_epi64</a></li><li><a href='arch/x86/fn._mm256_cvtepi32_pd.html'>arch::x86::_mm256_cvtepi32_pd</a></li><li><a href='arch/x86/fn._mm256_cvtepi32_ps.html'>arch::x86::_mm256_cvtepi32_ps</a></li><li><a href='arch/x86/fn._mm256_cvtepi8_epi16.html'>arch::x86::_mm256_cvtepi8_epi16</a></li><li><a href='arch/x86/fn._mm256_cvtepi8_epi32.html'>arch::x86::_mm256_cvtepi8_epi32</a></li><li><a href='arch/x86/fn._mm256_cvtepi8_epi64.html'>arch::x86::_mm256_cvtepi8_epi64</a></li><li><a href='arch/x86/fn._mm256_cvtepu16_epi32.html'>arch::x86::_mm256_cvtepu16_epi32</a></li><li><a href='arch/x86/fn._mm256_cvtepu16_epi64.html'>arch::x86::_mm256_cvtepu16_epi64</a></li><li><a href='arch/x86/fn._mm256_cvtepu32_epi64.html'>arch::x86::_mm256_cvtepu32_epi64</a></li><li><a href='arch/x86/fn._mm256_cvtepu8_epi16.html'>arch::x86::_mm256_cvtepu8_epi16</a></li><li><a href='arch/x86/fn._mm256_cvtepu8_epi32.html'>arch::x86::_mm256_cvtepu8_epi32</a></li><li><a href='arch/x86/fn._mm256_cvtepu8_epi64.html'>arch::x86::_mm256_cvtepu8_epi64</a></li><li><a href='arch/x86/fn._mm256_cvtpd_epi32.html'>arch::x86::_mm256_cvtpd_epi32</a></li><li><a href='arch/x86/fn._mm256_cvtpd_ps.html'>arch::x86::_mm256_cvtpd_ps</a></li><li><a href='arch/x86/fn._mm256_cvtph_ps.html'>arch::x86::_mm256_cvtph_ps</a></li><li><a href='arch/x86/fn._mm256_cvtps_epi32.html'>arch::x86::_mm256_cvtps_epi32</a></li><li><a href='arch/x86/fn._mm256_cvtps_pd.html'>arch::x86::_mm256_cvtps_pd</a></li><li><a href='arch/x86/fn._mm256_cvtps_ph.html'>arch::x86::_mm256_cvtps_ph</a></li><li><a href='arch/x86/fn._mm256_cvtsd_f64.html'>arch::x86::_mm256_cvtsd_f64</a></li><li><a href='arch/x86/fn._mm256_cvtsi256_si32.html'>arch::x86::_mm256_cvtsi256_si32</a></li><li><a href='arch/x86/fn._mm256_cvtss_f32.html'>arch::x86::_mm256_cvtss_f32</a></li><li><a href='arch/x86/fn._mm256_cvttpd_epi32.html'>arch::x86::_mm256_cvttpd_epi32</a></li><li><a href='arch/x86/fn._mm256_cvttps_epi32.html'>arch::x86::_mm256_cvttps_epi32</a></li><li><a href='arch/x86/fn._mm256_div_pd.html'>arch::x86::_mm256_div_pd</a></li><li><a href='arch/x86/fn._mm256_div_ps.html'>arch::x86::_mm256_div_ps</a></li><li><a href='arch/x86/fn._mm256_dp_ps.html'>arch::x86::_mm256_dp_ps</a></li><li><a href='arch/x86/fn._mm256_extract_epi16.html'>arch::x86::_mm256_extract_epi16</a></li><li><a href='arch/x86/fn._mm256_extract_epi32.html'>arch::x86::_mm256_extract_epi32</a></li><li><a href='arch/x86/fn._mm256_extract_epi8.html'>arch::x86::_mm256_extract_epi8</a></li><li><a href='arch/x86/fn._mm256_extractf128_pd.html'>arch::x86::_mm256_extractf128_pd</a></li><li><a href='arch/x86/fn._mm256_extractf128_ps.html'>arch::x86::_mm256_extractf128_ps</a></li><li><a href='arch/x86/fn._mm256_extractf128_si256.html'>arch::x86::_mm256_extractf128_si256</a></li><li><a href='arch/x86/fn._mm256_extracti128_si256.html'>arch::x86::_mm256_extracti128_si256</a></li><li><a href='arch/x86/fn._mm256_floor_pd.html'>arch::x86::_mm256_floor_pd</a></li><li><a href='arch/x86/fn._mm256_floor_ps.html'>arch::x86::_mm256_floor_ps</a></li><li><a href='arch/x86/fn._mm256_fmadd_pd.html'>arch::x86::_mm256_fmadd_pd</a></li><li><a href='arch/x86/fn._mm256_fmadd_ps.html'>arch::x86::_mm256_fmadd_ps</a></li><li><a href='arch/x86/fn._mm256_fmaddsub_pd.html'>arch::x86::_mm256_fmaddsub_pd</a></li><li><a href='arch/x86/fn._mm256_fmaddsub_ps.html'>arch::x86::_mm256_fmaddsub_ps</a></li><li><a href='arch/x86/fn._mm256_fmsub_pd.html'>arch::x86::_mm256_fmsub_pd</a></li><li><a href='arch/x86/fn._mm256_fmsub_ps.html'>arch::x86::_mm256_fmsub_ps</a></li><li><a href='arch/x86/fn._mm256_fmsubadd_pd.html'>arch::x86::_mm256_fmsubadd_pd</a></li><li><a href='arch/x86/fn._mm256_fmsubadd_ps.html'>arch::x86::_mm256_fmsubadd_ps</a></li><li><a href='arch/x86/fn._mm256_fnmadd_pd.html'>arch::x86::_mm256_fnmadd_pd</a></li><li><a href='arch/x86/fn._mm256_fnmadd_ps.html'>arch::x86::_mm256_fnmadd_ps</a></li><li><a href='arch/x86/fn._mm256_fnmsub_pd.html'>arch::x86::_mm256_fnmsub_pd</a></li><li><a href='arch/x86/fn._mm256_fnmsub_ps.html'>arch::x86::_mm256_fnmsub_ps</a></li><li><a href='arch/x86/fn._mm256_hadd_epi16.html'>arch::x86::_mm256_hadd_epi16</a></li><li><a href='arch/x86/fn._mm256_hadd_epi32.html'>arch::x86::_mm256_hadd_epi32</a></li><li><a href='arch/x86/fn._mm256_hadd_pd.html'>arch::x86::_mm256_hadd_pd</a></li><li><a href='arch/x86/fn._mm256_hadd_ps.html'>arch::x86::_mm256_hadd_ps</a></li><li><a href='arch/x86/fn._mm256_hadds_epi16.html'>arch::x86::_mm256_hadds_epi16</a></li><li><a href='arch/x86/fn._mm256_hsub_epi16.html'>arch::x86::_mm256_hsub_epi16</a></li><li><a href='arch/x86/fn._mm256_hsub_epi32.html'>arch::x86::_mm256_hsub_epi32</a></li><li><a href='arch/x86/fn._mm256_hsub_pd.html'>arch::x86::_mm256_hsub_pd</a></li><li><a href='arch/x86/fn._mm256_hsub_ps.html'>arch::x86::_mm256_hsub_ps</a></li><li><a href='arch/x86/fn._mm256_hsubs_epi16.html'>arch::x86::_mm256_hsubs_epi16</a></li><li><a href='arch/x86/fn._mm256_i32gather_epi32.html'>arch::x86::_mm256_i32gather_epi32</a></li><li><a href='arch/x86/fn._mm256_i32gather_epi64.html'>arch::x86::_mm256_i32gather_epi64</a></li><li><a href='arch/x86/fn._mm256_i32gather_pd.html'>arch::x86::_mm256_i32gather_pd</a></li><li><a href='arch/x86/fn._mm256_i32gather_ps.html'>arch::x86::_mm256_i32gather_ps</a></li><li><a href='arch/x86/fn._mm256_i64gather_epi32.html'>arch::x86::_mm256_i64gather_epi32</a></li><li><a href='arch/x86/fn._mm256_i64gather_epi64.html'>arch::x86::_mm256_i64gather_epi64</a></li><li><a href='arch/x86/fn._mm256_i64gather_pd.html'>arch::x86::_mm256_i64gather_pd</a></li><li><a href='arch/x86/fn._mm256_i64gather_ps.html'>arch::x86::_mm256_i64gather_ps</a></li><li><a href='arch/x86/fn._mm256_insert_epi16.html'>arch::x86::_mm256_insert_epi16</a></li><li><a href='arch/x86/fn._mm256_insert_epi32.html'>arch::x86::_mm256_insert_epi32</a></li><li><a href='arch/x86/fn._mm256_insert_epi8.html'>arch::x86::_mm256_insert_epi8</a></li><li><a href='arch/x86/fn._mm256_insertf128_pd.html'>arch::x86::_mm256_insertf128_pd</a></li><li><a href='arch/x86/fn._mm256_insertf128_ps.html'>arch::x86::_mm256_insertf128_ps</a></li><li><a href='arch/x86/fn._mm256_insertf128_si256.html'>arch::x86::_mm256_insertf128_si256</a></li><li><a href='arch/x86/fn._mm256_inserti128_si256.html'>arch::x86::_mm256_inserti128_si256</a></li><li><a href='arch/x86/fn._mm256_lddqu_si256.html'>arch::x86::_mm256_lddqu_si256</a></li><li><a href='arch/x86/fn._mm256_load_pd.html'>arch::x86::_mm256_load_pd</a></li><li><a href='arch/x86/fn._mm256_load_ps.html'>arch::x86::_mm256_load_ps</a></li><li><a href='arch/x86/fn._mm256_load_si256.html'>arch::x86::_mm256_load_si256</a></li><li><a href='arch/x86/fn._mm256_loadu2_m128.html'>arch::x86::_mm256_loadu2_m128</a></li><li><a href='arch/x86/fn._mm256_loadu2_m128d.html'>arch::x86::_mm256_loadu2_m128d</a></li><li><a href='arch/x86/fn._mm256_loadu2_m128i.html'>arch::x86::_mm256_loadu2_m128i</a></li><li><a href='arch/x86/fn._mm256_loadu_pd.html'>arch::x86::_mm256_loadu_pd</a></li><li><a href='arch/x86/fn._mm256_loadu_ps.html'>arch::x86::_mm256_loadu_ps</a></li><li><a href='arch/x86/fn._mm256_loadu_si256.html'>arch::x86::_mm256_loadu_si256</a></li><li><a href='arch/x86/fn._mm256_madd52hi_epu64.html'>arch::x86::_mm256_madd52hi_epu64</a></li><li><a href='arch/x86/fn._mm256_madd52lo_epu64.html'>arch::x86::_mm256_madd52lo_epu64</a></li><li><a href='arch/x86/fn._mm256_madd_epi16.html'>arch::x86::_mm256_madd_epi16</a></li><li><a href='arch/x86/fn._mm256_maddubs_epi16.html'>arch::x86::_mm256_maddubs_epi16</a></li><li><a href='arch/x86/fn._mm256_mask_i32gather_epi32.html'>arch::x86::_mm256_mask_i32gather_epi32</a></li><li><a href='arch/x86/fn._mm256_mask_i32gather_epi64.html'>arch::x86::_mm256_mask_i32gather_epi64</a></li><li><a href='arch/x86/fn._mm256_mask_i32gather_pd.html'>arch::x86::_mm256_mask_i32gather_pd</a></li><li><a href='arch/x86/fn._mm256_mask_i32gather_ps.html'>arch::x86::_mm256_mask_i32gather_ps</a></li><li><a href='arch/x86/fn._mm256_mask_i64gather_epi32.html'>arch::x86::_mm256_mask_i64gather_epi32</a></li><li><a href='arch/x86/fn._mm256_mask_i64gather_epi64.html'>arch::x86::_mm256_mask_i64gather_epi64</a></li><li><a href='arch/x86/fn._mm256_mask_i64gather_pd.html'>arch::x86::_mm256_mask_i64gather_pd</a></li><li><a href='arch/x86/fn._mm256_mask_i64gather_ps.html'>arch::x86::_mm256_mask_i64gather_ps</a></li><li><a href='arch/x86/fn._mm256_maskload_epi32.html'>arch::x86::_mm256_maskload_epi32</a></li><li><a href='arch/x86/fn._mm256_maskload_epi64.html'>arch::x86::_mm256_maskload_epi64</a></li><li><a href='arch/x86/fn._mm256_maskload_pd.html'>arch::x86::_mm256_maskload_pd</a></li><li><a href='arch/x86/fn._mm256_maskload_ps.html'>arch::x86::_mm256_maskload_ps</a></li><li><a href='arch/x86/fn._mm256_maskstore_epi32.html'>arch::x86::_mm256_maskstore_epi32</a></li><li><a href='arch/x86/fn._mm256_maskstore_epi64.html'>arch::x86::_mm256_maskstore_epi64</a></li><li><a href='arch/x86/fn._mm256_maskstore_pd.html'>arch::x86::_mm256_maskstore_pd</a></li><li><a href='arch/x86/fn._mm256_maskstore_ps.html'>arch::x86::_mm256_maskstore_ps</a></li><li><a href='arch/x86/fn._mm256_max_epi16.html'>arch::x86::_mm256_max_epi16</a></li><li><a href='arch/x86/fn._mm256_max_epi32.html'>arch::x86::_mm256_max_epi32</a></li><li><a href='arch/x86/fn._mm256_max_epi8.html'>arch::x86::_mm256_max_epi8</a></li><li><a href='arch/x86/fn._mm256_max_epu16.html'>arch::x86::_mm256_max_epu16</a></li><li><a href='arch/x86/fn._mm256_max_epu32.html'>arch::x86::_mm256_max_epu32</a></li><li><a href='arch/x86/fn._mm256_max_epu8.html'>arch::x86::_mm256_max_epu8</a></li><li><a href='arch/x86/fn._mm256_max_pd.html'>arch::x86::_mm256_max_pd</a></li><li><a href='arch/x86/fn._mm256_max_ps.html'>arch::x86::_mm256_max_ps</a></li><li><a href='arch/x86/fn._mm256_min_epi16.html'>arch::x86::_mm256_min_epi16</a></li><li><a href='arch/x86/fn._mm256_min_epi32.html'>arch::x86::_mm256_min_epi32</a></li><li><a href='arch/x86/fn._mm256_min_epi8.html'>arch::x86::_mm256_min_epi8</a></li><li><a href='arch/x86/fn._mm256_min_epu16.html'>arch::x86::_mm256_min_epu16</a></li><li><a href='arch/x86/fn._mm256_min_epu32.html'>arch::x86::_mm256_min_epu32</a></li><li><a href='arch/x86/fn._mm256_min_epu8.html'>arch::x86::_mm256_min_epu8</a></li><li><a href='arch/x86/fn._mm256_min_pd.html'>arch::x86::_mm256_min_pd</a></li><li><a href='arch/x86/fn._mm256_min_ps.html'>arch::x86::_mm256_min_ps</a></li><li><a href='arch/x86/fn._mm256_movedup_pd.html'>arch::x86::_mm256_movedup_pd</a></li><li><a href='arch/x86/fn._mm256_movehdup_ps.html'>arch::x86::_mm256_movehdup_ps</a></li><li><a href='arch/x86/fn._mm256_moveldup_ps.html'>arch::x86::_mm256_moveldup_ps</a></li><li><a href='arch/x86/fn._mm256_movemask_epi8.html'>arch::x86::_mm256_movemask_epi8</a></li><li><a href='arch/x86/fn._mm256_movemask_pd.html'>arch::x86::_mm256_movemask_pd</a></li><li><a href='arch/x86/fn._mm256_movemask_ps.html'>arch::x86::_mm256_movemask_ps</a></li><li><a href='arch/x86/fn._mm256_mpsadbw_epu8.html'>arch::x86::_mm256_mpsadbw_epu8</a></li><li><a href='arch/x86/fn._mm256_mul_epi32.html'>arch::x86::_mm256_mul_epi32</a></li><li><a href='arch/x86/fn._mm256_mul_epu32.html'>arch::x86::_mm256_mul_epu32</a></li><li><a href='arch/x86/fn._mm256_mul_pd.html'>arch::x86::_mm256_mul_pd</a></li><li><a href='arch/x86/fn._mm256_mul_ps.html'>arch::x86::_mm256_mul_ps</a></li><li><a href='arch/x86/fn._mm256_mulhi_epi16.html'>arch::x86::_mm256_mulhi_epi16</a></li><li><a href='arch/x86/fn._mm256_mulhi_epu16.html'>arch::x86::_mm256_mulhi_epu16</a></li><li><a href='arch/x86/fn._mm256_mulhrs_epi16.html'>arch::x86::_mm256_mulhrs_epi16</a></li><li><a href='arch/x86/fn._mm256_mullo_epi16.html'>arch::x86::_mm256_mullo_epi16</a></li><li><a href='arch/x86/fn._mm256_mullo_epi32.html'>arch::x86::_mm256_mullo_epi32</a></li><li><a href='arch/x86/fn._mm256_or_pd.html'>arch::x86::_mm256_or_pd</a></li><li><a href='arch/x86/fn._mm256_or_ps.html'>arch::x86::_mm256_or_ps</a></li><li><a href='arch/x86/fn._mm256_or_si256.html'>arch::x86::_mm256_or_si256</a></li><li><a href='arch/x86/fn._mm256_packs_epi16.html'>arch::x86::_mm256_packs_epi16</a></li><li><a href='arch/x86/fn._mm256_packs_epi32.html'>arch::x86::_mm256_packs_epi32</a></li><li><a href='arch/x86/fn._mm256_packus_epi16.html'>arch::x86::_mm256_packus_epi16</a></li><li><a href='arch/x86/fn._mm256_packus_epi32.html'>arch::x86::_mm256_packus_epi32</a></li><li><a href='arch/x86/fn._mm256_permute2f128_pd.html'>arch::x86::_mm256_permute2f128_pd</a></li><li><a href='arch/x86/fn._mm256_permute2f128_ps.html'>arch::x86::_mm256_permute2f128_ps</a></li><li><a href='arch/x86/fn._mm256_permute2f128_si256.html'>arch::x86::_mm256_permute2f128_si256</a></li><li><a href='arch/x86/fn._mm256_permute2x128_si256.html'>arch::x86::_mm256_permute2x128_si256</a></li><li><a href='arch/x86/fn._mm256_permute4x64_epi64.html'>arch::x86::_mm256_permute4x64_epi64</a></li><li><a href='arch/x86/fn._mm256_permute4x64_pd.html'>arch::x86::_mm256_permute4x64_pd</a></li><li><a href='arch/x86/fn._mm256_permute_pd.html'>arch::x86::_mm256_permute_pd</a></li><li><a href='arch/x86/fn._mm256_permute_ps.html'>arch::x86::_mm256_permute_ps</a></li><li><a href='arch/x86/fn._mm256_permutevar8x32_epi32.html'>arch::x86::_mm256_permutevar8x32_epi32</a></li><li><a href='arch/x86/fn._mm256_permutevar8x32_ps.html'>arch::x86::_mm256_permutevar8x32_ps</a></li><li><a href='arch/x86/fn._mm256_permutevar_pd.html'>arch::x86::_mm256_permutevar_pd</a></li><li><a href='arch/x86/fn._mm256_permutevar_ps.html'>arch::x86::_mm256_permutevar_ps</a></li><li><a href='arch/x86/fn._mm256_rcp_ps.html'>arch::x86::_mm256_rcp_ps</a></li><li><a href='arch/x86/fn._mm256_round_pd.html'>arch::x86::_mm256_round_pd</a></li><li><a href='arch/x86/fn._mm256_round_ps.html'>arch::x86::_mm256_round_ps</a></li><li><a href='arch/x86/fn._mm256_rsqrt_ps.html'>arch::x86::_mm256_rsqrt_ps</a></li><li><a href='arch/x86/fn._mm256_sad_epu8.html'>arch::x86::_mm256_sad_epu8</a></li><li><a href='arch/x86/fn._mm256_set1_epi16.html'>arch::x86::_mm256_set1_epi16</a></li><li><a href='arch/x86/fn._mm256_set1_epi32.html'>arch::x86::_mm256_set1_epi32</a></li><li><a href='arch/x86/fn._mm256_set1_epi64x.html'>arch::x86::_mm256_set1_epi64x</a></li><li><a href='arch/x86/fn._mm256_set1_epi8.html'>arch::x86::_mm256_set1_epi8</a></li><li><a href='arch/x86/fn._mm256_set1_pd.html'>arch::x86::_mm256_set1_pd</a></li><li><a href='arch/x86/fn._mm256_set1_ps.html'>arch::x86::_mm256_set1_ps</a></li><li><a href='arch/x86/fn._mm256_set_epi16.html'>arch::x86::_mm256_set_epi16</a></li><li><a href='arch/x86/fn._mm256_set_epi32.html'>arch::x86::_mm256_set_epi32</a></li><li><a href='arch/x86/fn._mm256_set_epi64x.html'>arch::x86::_mm256_set_epi64x</a></li><li><a href='arch/x86/fn._mm256_set_epi8.html'>arch::x86::_mm256_set_epi8</a></li><li><a href='arch/x86/fn._mm256_set_m128.html'>arch::x86::_mm256_set_m128</a></li><li><a href='arch/x86/fn._mm256_set_m128d.html'>arch::x86::_mm256_set_m128d</a></li><li><a href='arch/x86/fn._mm256_set_m128i.html'>arch::x86::_mm256_set_m128i</a></li><li><a href='arch/x86/fn._mm256_set_pd.html'>arch::x86::_mm256_set_pd</a></li><li><a href='arch/x86/fn._mm256_set_ps.html'>arch::x86::_mm256_set_ps</a></li><li><a href='arch/x86/fn._mm256_setr_epi16.html'>arch::x86::_mm256_setr_epi16</a></li><li><a href='arch/x86/fn._mm256_setr_epi32.html'>arch::x86::_mm256_setr_epi32</a></li><li><a href='arch/x86/fn._mm256_setr_epi64x.html'>arch::x86::_mm256_setr_epi64x</a></li><li><a href='arch/x86/fn._mm256_setr_epi8.html'>arch::x86::_mm256_setr_epi8</a></li><li><a href='arch/x86/fn._mm256_setr_m128.html'>arch::x86::_mm256_setr_m128</a></li><li><a href='arch/x86/fn._mm256_setr_m128d.html'>arch::x86::_mm256_setr_m128d</a></li><li><a href='arch/x86/fn._mm256_setr_m128i.html'>arch::x86::_mm256_setr_m128i</a></li><li><a href='arch/x86/fn._mm256_setr_pd.html'>arch::x86::_mm256_setr_pd</a></li><li><a href='arch/x86/fn._mm256_setr_ps.html'>arch::x86::_mm256_setr_ps</a></li><li><a href='arch/x86/fn._mm256_setzero_pd.html'>arch::x86::_mm256_setzero_pd</a></li><li><a href='arch/x86/fn._mm256_setzero_ps.html'>arch::x86::_mm256_setzero_ps</a></li><li><a href='arch/x86/fn._mm256_setzero_si256.html'>arch::x86::_mm256_setzero_si256</a></li><li><a href='arch/x86/fn._mm256_shuffle_epi32.html'>arch::x86::_mm256_shuffle_epi32</a></li><li><a href='arch/x86/fn._mm256_shuffle_epi8.html'>arch::x86::_mm256_shuffle_epi8</a></li><li><a href='arch/x86/fn._mm256_shuffle_pd.html'>arch::x86::_mm256_shuffle_pd</a></li><li><a href='arch/x86/fn._mm256_shuffle_ps.html'>arch::x86::_mm256_shuffle_ps</a></li><li><a href='arch/x86/fn._mm256_shufflehi_epi16.html'>arch::x86::_mm256_shufflehi_epi16</a></li><li><a href='arch/x86/fn._mm256_shufflelo_epi16.html'>arch::x86::_mm256_shufflelo_epi16</a></li><li><a href='arch/x86/fn._mm256_sign_epi16.html'>arch::x86::_mm256_sign_epi16</a></li><li><a href='arch/x86/fn._mm256_sign_epi32.html'>arch::x86::_mm256_sign_epi32</a></li><li><a href='arch/x86/fn._mm256_sign_epi8.html'>arch::x86::_mm256_sign_epi8</a></li><li><a href='arch/x86/fn._mm256_sll_epi16.html'>arch::x86::_mm256_sll_epi16</a></li><li><a href='arch/x86/fn._mm256_sll_epi32.html'>arch::x86::_mm256_sll_epi32</a></li><li><a href='arch/x86/fn._mm256_sll_epi64.html'>arch::x86::_mm256_sll_epi64</a></li><li><a href='arch/x86/fn._mm256_slli_epi16.html'>arch::x86::_mm256_slli_epi16</a></li><li><a href='arch/x86/fn._mm256_slli_epi32.html'>arch::x86::_mm256_slli_epi32</a></li><li><a href='arch/x86/fn._mm256_slli_epi64.html'>arch::x86::_mm256_slli_epi64</a></li><li><a href='arch/x86/fn._mm256_slli_si256.html'>arch::x86::_mm256_slli_si256</a></li><li><a href='arch/x86/fn._mm256_sllv_epi32.html'>arch::x86::_mm256_sllv_epi32</a></li><li><a href='arch/x86/fn._mm256_sllv_epi64.html'>arch::x86::_mm256_sllv_epi64</a></li><li><a href='arch/x86/fn._mm256_sqrt_pd.html'>arch::x86::_mm256_sqrt_pd</a></li><li><a href='arch/x86/fn._mm256_sqrt_ps.html'>arch::x86::_mm256_sqrt_ps</a></li><li><a href='arch/x86/fn._mm256_sra_epi16.html'>arch::x86::_mm256_sra_epi16</a></li><li><a href='arch/x86/fn._mm256_sra_epi32.html'>arch::x86::_mm256_sra_epi32</a></li><li><a href='arch/x86/fn._mm256_srai_epi16.html'>arch::x86::_mm256_srai_epi16</a></li><li><a href='arch/x86/fn._mm256_srai_epi32.html'>arch::x86::_mm256_srai_epi32</a></li><li><a href='arch/x86/fn._mm256_srav_epi32.html'>arch::x86::_mm256_srav_epi32</a></li><li><a href='arch/x86/fn._mm256_srl_epi16.html'>arch::x86::_mm256_srl_epi16</a></li><li><a href='arch/x86/fn._mm256_srl_epi32.html'>arch::x86::_mm256_srl_epi32</a></li><li><a href='arch/x86/fn._mm256_srl_epi64.html'>arch::x86::_mm256_srl_epi64</a></li><li><a href='arch/x86/fn._mm256_srli_epi16.html'>arch::x86::_mm256_srli_epi16</a></li><li><a href='arch/x86/fn._mm256_srli_epi32.html'>arch::x86::_mm256_srli_epi32</a></li><li><a href='arch/x86/fn._mm256_srli_epi64.html'>arch::x86::_mm256_srli_epi64</a></li><li><a href='arch/x86/fn._mm256_srli_si256.html'>arch::x86::_mm256_srli_si256</a></li><li><a href='arch/x86/fn._mm256_srlv_epi32.html'>arch::x86::_mm256_srlv_epi32</a></li><li><a href='arch/x86/fn._mm256_srlv_epi64.html'>arch::x86::_mm256_srlv_epi64</a></li><li><a href='arch/x86/fn._mm256_store_pd.html'>arch::x86::_mm256_store_pd</a></li><li><a href='arch/x86/fn._mm256_store_ps.html'>arch::x86::_mm256_store_ps</a></li><li><a href='arch/x86/fn._mm256_store_si256.html'>arch::x86::_mm256_store_si256</a></li><li><a href='arch/x86/fn._mm256_storeu2_m128.html'>arch::x86::_mm256_storeu2_m128</a></li><li><a href='arch/x86/fn._mm256_storeu2_m128d.html'>arch::x86::_mm256_storeu2_m128d</a></li><li><a href='arch/x86/fn._mm256_storeu2_m128i.html'>arch::x86::_mm256_storeu2_m128i</a></li><li><a href='arch/x86/fn._mm256_storeu_pd.html'>arch::x86::_mm256_storeu_pd</a></li><li><a href='arch/x86/fn._mm256_storeu_ps.html'>arch::x86::_mm256_storeu_ps</a></li><li><a href='arch/x86/fn._mm256_storeu_si256.html'>arch::x86::_mm256_storeu_si256</a></li><li><a href='arch/x86/fn._mm256_stream_pd.html'>arch::x86::_mm256_stream_pd</a></li><li><a href='arch/x86/fn._mm256_stream_ps.html'>arch::x86::_mm256_stream_ps</a></li><li><a href='arch/x86/fn._mm256_stream_si256.html'>arch::x86::_mm256_stream_si256</a></li><li><a href='arch/x86/fn._mm256_sub_epi16.html'>arch::x86::_mm256_sub_epi16</a></li><li><a href='arch/x86/fn._mm256_sub_epi32.html'>arch::x86::_mm256_sub_epi32</a></li><li><a href='arch/x86/fn._mm256_sub_epi64.html'>arch::x86::_mm256_sub_epi64</a></li><li><a href='arch/x86/fn._mm256_sub_epi8.html'>arch::x86::_mm256_sub_epi8</a></li><li><a href='arch/x86/fn._mm256_sub_pd.html'>arch::x86::_mm256_sub_pd</a></li><li><a href='arch/x86/fn._mm256_sub_ps.html'>arch::x86::_mm256_sub_ps</a></li><li><a href='arch/x86/fn._mm256_subs_epi16.html'>arch::x86::_mm256_subs_epi16</a></li><li><a href='arch/x86/fn._mm256_subs_epi8.html'>arch::x86::_mm256_subs_epi8</a></li><li><a href='arch/x86/fn._mm256_subs_epu16.html'>arch::x86::_mm256_subs_epu16</a></li><li><a href='arch/x86/fn._mm256_subs_epu8.html'>arch::x86::_mm256_subs_epu8</a></li><li><a href='arch/x86/fn._mm256_testc_pd.html'>arch::x86::_mm256_testc_pd</a></li><li><a href='arch/x86/fn._mm256_testc_ps.html'>arch::x86::_mm256_testc_ps</a></li><li><a href='arch/x86/fn._mm256_testc_si256.html'>arch::x86::_mm256_testc_si256</a></li><li><a href='arch/x86/fn._mm256_testnzc_pd.html'>arch::x86::_mm256_testnzc_pd</a></li><li><a href='arch/x86/fn._mm256_testnzc_ps.html'>arch::x86::_mm256_testnzc_ps</a></li><li><a href='arch/x86/fn._mm256_testnzc_si256.html'>arch::x86::_mm256_testnzc_si256</a></li><li><a href='arch/x86/fn._mm256_testz_pd.html'>arch::x86::_mm256_testz_pd</a></li><li><a href='arch/x86/fn._mm256_testz_ps.html'>arch::x86::_mm256_testz_ps</a></li><li><a href='arch/x86/fn._mm256_testz_si256.html'>arch::x86::_mm256_testz_si256</a></li><li><a href='arch/x86/fn._mm256_undefined_pd.html'>arch::x86::_mm256_undefined_pd</a></li><li><a href='arch/x86/fn._mm256_undefined_ps.html'>arch::x86::_mm256_undefined_ps</a></li><li><a href='arch/x86/fn._mm256_undefined_si256.html'>arch::x86::_mm256_undefined_si256</a></li><li><a href='arch/x86/fn._mm256_unpackhi_epi16.html'>arch::x86::_mm256_unpackhi_epi16</a></li><li><a href='arch/x86/fn._mm256_unpackhi_epi32.html'>arch::x86::_mm256_unpackhi_epi32</a></li><li><a href='arch/x86/fn._mm256_unpackhi_epi64.html'>arch::x86::_mm256_unpackhi_epi64</a></li><li><a href='arch/x86/fn._mm256_unpackhi_epi8.html'>arch::x86::_mm256_unpackhi_epi8</a></li><li><a href='arch/x86/fn._mm256_unpackhi_pd.html'>arch::x86::_mm256_unpackhi_pd</a></li><li><a href='arch/x86/fn._mm256_unpackhi_ps.html'>arch::x86::_mm256_unpackhi_ps</a></li><li><a href='arch/x86/fn._mm256_unpacklo_epi16.html'>arch::x86::_mm256_unpacklo_epi16</a></li><li><a href='arch/x86/fn._mm256_unpacklo_epi32.html'>arch::x86::_mm256_unpacklo_epi32</a></li><li><a href='arch/x86/fn._mm256_unpacklo_epi64.html'>arch::x86::_mm256_unpacklo_epi64</a></li><li><a href='arch/x86/fn._mm256_unpacklo_epi8.html'>arch::x86::_mm256_unpacklo_epi8</a></li><li><a href='arch/x86/fn._mm256_unpacklo_pd.html'>arch::x86::_mm256_unpacklo_pd</a></li><li><a href='arch/x86/fn._mm256_unpacklo_ps.html'>arch::x86::_mm256_unpacklo_ps</a></li><li><a href='arch/x86/fn._mm256_xor_pd.html'>arch::x86::_mm256_xor_pd</a></li><li><a href='arch/x86/fn._mm256_xor_ps.html'>arch::x86::_mm256_xor_ps</a></li><li><a href='arch/x86/fn._mm256_xor_si256.html'>arch::x86::_mm256_xor_si256</a></li><li><a href='arch/x86/fn._mm256_zeroall.html'>arch::x86::_mm256_zeroall</a></li><li><a href='arch/x86/fn._mm256_zeroupper.html'>arch::x86::_mm256_zeroupper</a></li><li><a href='arch/x86/fn._mm256_zextpd128_pd256.html'>arch::x86::_mm256_zextpd128_pd256</a></li><li><a href='arch/x86/fn._mm256_zextps128_ps256.html'>arch::x86::_mm256_zextps128_ps256</a></li><li><a href='arch/x86/fn._mm256_zextsi128_si256.html'>arch::x86::_mm256_zextsi128_si256</a></li><li><a href='arch/x86/fn._mm512_abs_epi32.html'>arch::x86::_mm512_abs_epi32</a></li><li><a href='arch/x86/fn._mm512_madd52hi_epu64.html'>arch::x86::_mm512_madd52hi_epu64</a></li><li><a href='arch/x86/fn._mm512_madd52lo_epu64.html'>arch::x86::_mm512_madd52lo_epu64</a></li><li><a href='arch/x86/fn._mm512_mask_abs_epi32.html'>arch::x86::_mm512_mask_abs_epi32</a></li><li><a href='arch/x86/fn._mm512_maskz_abs_epi32.html'>arch::x86::_mm512_maskz_abs_epi32</a></li><li><a href='arch/x86/fn._mm512_set1_epi64.html'>arch::x86::_mm512_set1_epi64</a></li><li><a href='arch/x86/fn._mm512_setr_epi32.html'>arch::x86::_mm512_setr_epi32</a></li><li><a href='arch/x86/fn._mm512_setzero_si512.html'>arch::x86::_mm512_setzero_si512</a></li><li><a href='arch/x86/fn._mm_abs_epi16.html'>arch::x86::_mm_abs_epi16</a></li><li><a href='arch/x86/fn._mm_abs_epi32.html'>arch::x86::_mm_abs_epi32</a></li><li><a href='arch/x86/fn._mm_abs_epi8.html'>arch::x86::_mm_abs_epi8</a></li><li><a href='arch/x86/fn._mm_abs_pi16.html'>arch::x86::_mm_abs_pi16</a></li><li><a href='arch/x86/fn._mm_abs_pi32.html'>arch::x86::_mm_abs_pi32</a></li><li><a href='arch/x86/fn._mm_abs_pi8.html'>arch::x86::_mm_abs_pi8</a></li><li><a href='arch/x86/fn._mm_add_epi16.html'>arch::x86::_mm_add_epi16</a></li><li><a href='arch/x86/fn._mm_add_epi32.html'>arch::x86::_mm_add_epi32</a></li><li><a href='arch/x86/fn._mm_add_epi64.html'>arch::x86::_mm_add_epi64</a></li><li><a href='arch/x86/fn._mm_add_epi8.html'>arch::x86::_mm_add_epi8</a></li><li><a href='arch/x86/fn._mm_add_pd.html'>arch::x86::_mm_add_pd</a></li><li><a href='arch/x86/fn._mm_add_pi16.html'>arch::x86::_mm_add_pi16</a></li><li><a href='arch/x86/fn._mm_add_pi32.html'>arch::x86::_mm_add_pi32</a></li><li><a href='arch/x86/fn._mm_add_pi8.html'>arch::x86::_mm_add_pi8</a></li><li><a href='arch/x86/fn._mm_add_ps.html'>arch::x86::_mm_add_ps</a></li><li><a href='arch/x86/fn._mm_add_sd.html'>arch::x86::_mm_add_sd</a></li><li><a href='arch/x86/fn._mm_add_si64.html'>arch::x86::_mm_add_si64</a></li><li><a href='arch/x86/fn._mm_add_ss.html'>arch::x86::_mm_add_ss</a></li><li><a href='arch/x86/fn._mm_adds_epi16.html'>arch::x86::_mm_adds_epi16</a></li><li><a href='arch/x86/fn._mm_adds_epi8.html'>arch::x86::_mm_adds_epi8</a></li><li><a href='arch/x86/fn._mm_adds_epu16.html'>arch::x86::_mm_adds_epu16</a></li><li><a href='arch/x86/fn._mm_adds_epu8.html'>arch::x86::_mm_adds_epu8</a></li><li><a href='arch/x86/fn._mm_adds_pi16.html'>arch::x86::_mm_adds_pi16</a></li><li><a href='arch/x86/fn._mm_adds_pi8.html'>arch::x86::_mm_adds_pi8</a></li><li><a href='arch/x86/fn._mm_adds_pu16.html'>arch::x86::_mm_adds_pu16</a></li><li><a href='arch/x86/fn._mm_adds_pu8.html'>arch::x86::_mm_adds_pu8</a></li><li><a href='arch/x86/fn._mm_addsub_pd.html'>arch::x86::_mm_addsub_pd</a></li><li><a href='arch/x86/fn._mm_addsub_ps.html'>arch::x86::_mm_addsub_ps</a></li><li><a href='arch/x86/fn._mm_aesdec_si128.html'>arch::x86::_mm_aesdec_si128</a></li><li><a href='arch/x86/fn._mm_aesdeclast_si128.html'>arch::x86::_mm_aesdeclast_si128</a></li><li><a href='arch/x86/fn._mm_aesenc_si128.html'>arch::x86::_mm_aesenc_si128</a></li><li><a href='arch/x86/fn._mm_aesenclast_si128.html'>arch::x86::_mm_aesenclast_si128</a></li><li><a href='arch/x86/fn._mm_aesimc_si128.html'>arch::x86::_mm_aesimc_si128</a></li><li><a href='arch/x86/fn._mm_aeskeygenassist_si128.html'>arch::x86::_mm_aeskeygenassist_si128</a></li><li><a href='arch/x86/fn._mm_alignr_epi8.html'>arch::x86::_mm_alignr_epi8</a></li><li><a href='arch/x86/fn._mm_alignr_pi8.html'>arch::x86::_mm_alignr_pi8</a></li><li><a href='arch/x86/fn._mm_and_pd.html'>arch::x86::_mm_and_pd</a></li><li><a href='arch/x86/fn._mm_and_ps.html'>arch::x86::_mm_and_ps</a></li><li><a href='arch/x86/fn._mm_and_si128.html'>arch::x86::_mm_and_si128</a></li><li><a href='arch/x86/fn._mm_andnot_pd.html'>arch::x86::_mm_andnot_pd</a></li><li><a href='arch/x86/fn._mm_andnot_ps.html'>arch::x86::_mm_andnot_ps</a></li><li><a href='arch/x86/fn._mm_andnot_si128.html'>arch::x86::_mm_andnot_si128</a></li><li><a href='arch/x86/fn._mm_avg_epu16.html'>arch::x86::_mm_avg_epu16</a></li><li><a href='arch/x86/fn._mm_avg_epu8.html'>arch::x86::_mm_avg_epu8</a></li><li><a href='arch/x86/fn._mm_avg_pu16.html'>arch::x86::_mm_avg_pu16</a></li><li><a href='arch/x86/fn._mm_avg_pu8.html'>arch::x86::_mm_avg_pu8</a></li><li><a href='arch/x86/fn._mm_blend_epi16.html'>arch::x86::_mm_blend_epi16</a></li><li><a href='arch/x86/fn._mm_blend_epi32.html'>arch::x86::_mm_blend_epi32</a></li><li><a href='arch/x86/fn._mm_blend_pd.html'>arch::x86::_mm_blend_pd</a></li><li><a href='arch/x86/fn._mm_blend_ps.html'>arch::x86::_mm_blend_ps</a></li><li><a href='arch/x86/fn._mm_blendv_epi8.html'>arch::x86::_mm_blendv_epi8</a></li><li><a href='arch/x86/fn._mm_blendv_pd.html'>arch::x86::_mm_blendv_pd</a></li><li><a href='arch/x86/fn._mm_blendv_ps.html'>arch::x86::_mm_blendv_ps</a></li><li><a href='arch/x86/fn._mm_broadcast_ss.html'>arch::x86::_mm_broadcast_ss</a></li><li><a href='arch/x86/fn._mm_broadcastb_epi8.html'>arch::x86::_mm_broadcastb_epi8</a></li><li><a href='arch/x86/fn._mm_broadcastd_epi32.html'>arch::x86::_mm_broadcastd_epi32</a></li><li><a href='arch/x86/fn._mm_broadcastq_epi64.html'>arch::x86::_mm_broadcastq_epi64</a></li><li><a href='arch/x86/fn._mm_broadcastsd_pd.html'>arch::x86::_mm_broadcastsd_pd</a></li><li><a href='arch/x86/fn._mm_broadcastss_ps.html'>arch::x86::_mm_broadcastss_ps</a></li><li><a href='arch/x86/fn._mm_broadcastw_epi16.html'>arch::x86::_mm_broadcastw_epi16</a></li><li><a href='arch/x86/fn._mm_bslli_si128.html'>arch::x86::_mm_bslli_si128</a></li><li><a href='arch/x86/fn._mm_bsrli_si128.html'>arch::x86::_mm_bsrli_si128</a></li><li><a href='arch/x86/fn._mm_castpd_ps.html'>arch::x86::_mm_castpd_ps</a></li><li><a href='arch/x86/fn._mm_castpd_si128.html'>arch::x86::_mm_castpd_si128</a></li><li><a href='arch/x86/fn._mm_castps_pd.html'>arch::x86::_mm_castps_pd</a></li><li><a href='arch/x86/fn._mm_castps_si128.html'>arch::x86::_mm_castps_si128</a></li><li><a href='arch/x86/fn._mm_castsi128_pd.html'>arch::x86::_mm_castsi128_pd</a></li><li><a href='arch/x86/fn._mm_castsi128_ps.html'>arch::x86::_mm_castsi128_ps</a></li><li><a href='arch/x86/fn._mm_ceil_pd.html'>arch::x86::_mm_ceil_pd</a></li><li><a href='arch/x86/fn._mm_ceil_ps.html'>arch::x86::_mm_ceil_ps</a></li><li><a href='arch/x86/fn._mm_ceil_sd.html'>arch::x86::_mm_ceil_sd</a></li><li><a href='arch/x86/fn._mm_ceil_ss.html'>arch::x86::_mm_ceil_ss</a></li><li><a href='arch/x86/fn._mm_clflush.html'>arch::x86::_mm_clflush</a></li><li><a href='arch/x86/fn._mm_clmulepi64_si128.html'>arch::x86::_mm_clmulepi64_si128</a></li><li><a href='arch/x86/fn._mm_cmp_pd.html'>arch::x86::_mm_cmp_pd</a></li><li><a href='arch/x86/fn._mm_cmp_ps.html'>arch::x86::_mm_cmp_ps</a></li><li><a href='arch/x86/fn._mm_cmp_sd.html'>arch::x86::_mm_cmp_sd</a></li><li><a href='arch/x86/fn._mm_cmp_ss.html'>arch::x86::_mm_cmp_ss</a></li><li><a href='arch/x86/fn._mm_cmpeq_epi16.html'>arch::x86::_mm_cmpeq_epi16</a></li><li><a href='arch/x86/fn._mm_cmpeq_epi32.html'>arch::x86::_mm_cmpeq_epi32</a></li><li><a href='arch/x86/fn._mm_cmpeq_epi64.html'>arch::x86::_mm_cmpeq_epi64</a></li><li><a href='arch/x86/fn._mm_cmpeq_epi8.html'>arch::x86::_mm_cmpeq_epi8</a></li><li><a href='arch/x86/fn._mm_cmpeq_pd.html'>arch::x86::_mm_cmpeq_pd</a></li><li><a href='arch/x86/fn._mm_cmpeq_ps.html'>arch::x86::_mm_cmpeq_ps</a></li><li><a href='arch/x86/fn._mm_cmpeq_sd.html'>arch::x86::_mm_cmpeq_sd</a></li><li><a href='arch/x86/fn._mm_cmpeq_ss.html'>arch::x86::_mm_cmpeq_ss</a></li><li><a href='arch/x86/fn._mm_cmpestra.html'>arch::x86::_mm_cmpestra</a></li><li><a href='arch/x86/fn._mm_cmpestrc.html'>arch::x86::_mm_cmpestrc</a></li><li><a href='arch/x86/fn._mm_cmpestri.html'>arch::x86::_mm_cmpestri</a></li><li><a href='arch/x86/fn._mm_cmpestrm.html'>arch::x86::_mm_cmpestrm</a></li><li><a href='arch/x86/fn._mm_cmpestro.html'>arch::x86::_mm_cmpestro</a></li><li><a href='arch/x86/fn._mm_cmpestrs.html'>arch::x86::_mm_cmpestrs</a></li><li><a href='arch/x86/fn._mm_cmpestrz.html'>arch::x86::_mm_cmpestrz</a></li><li><a href='arch/x86/fn._mm_cmpge_pd.html'>arch::x86::_mm_cmpge_pd</a></li><li><a href='arch/x86/fn._mm_cmpge_ps.html'>arch::x86::_mm_cmpge_ps</a></li><li><a href='arch/x86/fn._mm_cmpge_sd.html'>arch::x86::_mm_cmpge_sd</a></li><li><a href='arch/x86/fn._mm_cmpge_ss.html'>arch::x86::_mm_cmpge_ss</a></li><li><a href='arch/x86/fn._mm_cmpgt_epi16.html'>arch::x86::_mm_cmpgt_epi16</a></li><li><a href='arch/x86/fn._mm_cmpgt_epi32.html'>arch::x86::_mm_cmpgt_epi32</a></li><li><a href='arch/x86/fn._mm_cmpgt_epi64.html'>arch::x86::_mm_cmpgt_epi64</a></li><li><a href='arch/x86/fn._mm_cmpgt_epi8.html'>arch::x86::_mm_cmpgt_epi8</a></li><li><a href='arch/x86/fn._mm_cmpgt_pd.html'>arch::x86::_mm_cmpgt_pd</a></li><li><a href='arch/x86/fn._mm_cmpgt_pi16.html'>arch::x86::_mm_cmpgt_pi16</a></li><li><a href='arch/x86/fn._mm_cmpgt_pi32.html'>arch::x86::_mm_cmpgt_pi32</a></li><li><a href='arch/x86/fn._mm_cmpgt_pi8.html'>arch::x86::_mm_cmpgt_pi8</a></li><li><a href='arch/x86/fn._mm_cmpgt_ps.html'>arch::x86::_mm_cmpgt_ps</a></li><li><a href='arch/x86/fn._mm_cmpgt_sd.html'>arch::x86::_mm_cmpgt_sd</a></li><li><a href='arch/x86/fn._mm_cmpgt_ss.html'>arch::x86::_mm_cmpgt_ss</a></li><li><a href='arch/x86/fn._mm_cmpistra.html'>arch::x86::_mm_cmpistra</a></li><li><a href='arch/x86/fn._mm_cmpistrc.html'>arch::x86::_mm_cmpistrc</a></li><li><a href='arch/x86/fn._mm_cmpistri.html'>arch::x86::_mm_cmpistri</a></li><li><a href='arch/x86/fn._mm_cmpistrm.html'>arch::x86::_mm_cmpistrm</a></li><li><a href='arch/x86/fn._mm_cmpistro.html'>arch::x86::_mm_cmpistro</a></li><li><a href='arch/x86/fn._mm_cmpistrs.html'>arch::x86::_mm_cmpistrs</a></li><li><a href='arch/x86/fn._mm_cmpistrz.html'>arch::x86::_mm_cmpistrz</a></li><li><a href='arch/x86/fn._mm_cmple_pd.html'>arch::x86::_mm_cmple_pd</a></li><li><a href='arch/x86/fn._mm_cmple_ps.html'>arch::x86::_mm_cmple_ps</a></li><li><a href='arch/x86/fn._mm_cmple_sd.html'>arch::x86::_mm_cmple_sd</a></li><li><a href='arch/x86/fn._mm_cmple_ss.html'>arch::x86::_mm_cmple_ss</a></li><li><a href='arch/x86/fn._mm_cmplt_epi16.html'>arch::x86::_mm_cmplt_epi16</a></li><li><a href='arch/x86/fn._mm_cmplt_epi32.html'>arch::x86::_mm_cmplt_epi32</a></li><li><a href='arch/x86/fn._mm_cmplt_epi8.html'>arch::x86::_mm_cmplt_epi8</a></li><li><a href='arch/x86/fn._mm_cmplt_pd.html'>arch::x86::_mm_cmplt_pd</a></li><li><a href='arch/x86/fn._mm_cmplt_ps.html'>arch::x86::_mm_cmplt_ps</a></li><li><a href='arch/x86/fn._mm_cmplt_sd.html'>arch::x86::_mm_cmplt_sd</a></li><li><a href='arch/x86/fn._mm_cmplt_ss.html'>arch::x86::_mm_cmplt_ss</a></li><li><a href='arch/x86/fn._mm_cmpneq_pd.html'>arch::x86::_mm_cmpneq_pd</a></li><li><a href='arch/x86/fn._mm_cmpneq_ps.html'>arch::x86::_mm_cmpneq_ps</a></li><li><a href='arch/x86/fn._mm_cmpneq_sd.html'>arch::x86::_mm_cmpneq_sd</a></li><li><a href='arch/x86/fn._mm_cmpneq_ss.html'>arch::x86::_mm_cmpneq_ss</a></li><li><a href='arch/x86/fn._mm_cmpnge_pd.html'>arch::x86::_mm_cmpnge_pd</a></li><li><a href='arch/x86/fn._mm_cmpnge_ps.html'>arch::x86::_mm_cmpnge_ps</a></li><li><a href='arch/x86/fn._mm_cmpnge_sd.html'>arch::x86::_mm_cmpnge_sd</a></li><li><a href='arch/x86/fn._mm_cmpnge_ss.html'>arch::x86::_mm_cmpnge_ss</a></li><li><a href='arch/x86/fn._mm_cmpngt_pd.html'>arch::x86::_mm_cmpngt_pd</a></li><li><a href='arch/x86/fn._mm_cmpngt_ps.html'>arch::x86::_mm_cmpngt_ps</a></li><li><a href='arch/x86/fn._mm_cmpngt_sd.html'>arch::x86::_mm_cmpngt_sd</a></li><li><a href='arch/x86/fn._mm_cmpngt_ss.html'>arch::x86::_mm_cmpngt_ss</a></li><li><a href='arch/x86/fn._mm_cmpnle_pd.html'>arch::x86::_mm_cmpnle_pd</a></li><li><a href='arch/x86/fn._mm_cmpnle_ps.html'>arch::x86::_mm_cmpnle_ps</a></li><li><a href='arch/x86/fn._mm_cmpnle_sd.html'>arch::x86::_mm_cmpnle_sd</a></li><li><a href='arch/x86/fn._mm_cmpnle_ss.html'>arch::x86::_mm_cmpnle_ss</a></li><li><a href='arch/x86/fn._mm_cmpnlt_pd.html'>arch::x86::_mm_cmpnlt_pd</a></li><li><a href='arch/x86/fn._mm_cmpnlt_ps.html'>arch::x86::_mm_cmpnlt_ps</a></li><li><a href='arch/x86/fn._mm_cmpnlt_sd.html'>arch::x86::_mm_cmpnlt_sd</a></li><li><a href='arch/x86/fn._mm_cmpnlt_ss.html'>arch::x86::_mm_cmpnlt_ss</a></li><li><a href='arch/x86/fn._mm_cmpord_pd.html'>arch::x86::_mm_cmpord_pd</a></li><li><a href='arch/x86/fn._mm_cmpord_ps.html'>arch::x86::_mm_cmpord_ps</a></li><li><a href='arch/x86/fn._mm_cmpord_sd.html'>arch::x86::_mm_cmpord_sd</a></li><li><a href='arch/x86/fn._mm_cmpord_ss.html'>arch::x86::_mm_cmpord_ss</a></li><li><a href='arch/x86/fn._mm_cmpunord_pd.html'>arch::x86::_mm_cmpunord_pd</a></li><li><a href='arch/x86/fn._mm_cmpunord_ps.html'>arch::x86::_mm_cmpunord_ps</a></li><li><a href='arch/x86/fn._mm_cmpunord_sd.html'>arch::x86::_mm_cmpunord_sd</a></li><li><a href='arch/x86/fn._mm_cmpunord_ss.html'>arch::x86::_mm_cmpunord_ss</a></li><li><a href='arch/x86/fn._mm_comieq_sd.html'>arch::x86::_mm_comieq_sd</a></li><li><a href='arch/x86/fn._mm_comieq_ss.html'>arch::x86::_mm_comieq_ss</a></li><li><a href='arch/x86/fn._mm_comige_sd.html'>arch::x86::_mm_comige_sd</a></li><li><a href='arch/x86/fn._mm_comige_ss.html'>arch::x86::_mm_comige_ss</a></li><li><a href='arch/x86/fn._mm_comigt_sd.html'>arch::x86::_mm_comigt_sd</a></li><li><a href='arch/x86/fn._mm_comigt_ss.html'>arch::x86::_mm_comigt_ss</a></li><li><a href='arch/x86/fn._mm_comile_sd.html'>arch::x86::_mm_comile_sd</a></li><li><a href='arch/x86/fn._mm_comile_ss.html'>arch::x86::_mm_comile_ss</a></li><li><a href='arch/x86/fn._mm_comilt_sd.html'>arch::x86::_mm_comilt_sd</a></li><li><a href='arch/x86/fn._mm_comilt_ss.html'>arch::x86::_mm_comilt_ss</a></li><li><a href='arch/x86/fn._mm_comineq_sd.html'>arch::x86::_mm_comineq_sd</a></li><li><a href='arch/x86/fn._mm_comineq_ss.html'>arch::x86::_mm_comineq_ss</a></li><li><a href='arch/x86/fn._mm_crc32_u16.html'>arch::x86::_mm_crc32_u16</a></li><li><a href='arch/x86/fn._mm_crc32_u32.html'>arch::x86::_mm_crc32_u32</a></li><li><a href='arch/x86/fn._mm_crc32_u8.html'>arch::x86::_mm_crc32_u8</a></li><li><a href='arch/x86/fn._mm_cvt_pi2ps.html'>arch::x86::_mm_cvt_pi2ps</a></li><li><a href='arch/x86/fn._mm_cvt_ps2pi.html'>arch::x86::_mm_cvt_ps2pi</a></li><li><a href='arch/x86/fn._mm_cvt_si2ss.html'>arch::x86::_mm_cvt_si2ss</a></li><li><a href='arch/x86/fn._mm_cvt_ss2si.html'>arch::x86::_mm_cvt_ss2si</a></li><li><a href='arch/x86/fn._mm_cvtepi16_epi32.html'>arch::x86::_mm_cvtepi16_epi32</a></li><li><a href='arch/x86/fn._mm_cvtepi16_epi64.html'>arch::x86::_mm_cvtepi16_epi64</a></li><li><a href='arch/x86/fn._mm_cvtepi32_epi64.html'>arch::x86::_mm_cvtepi32_epi64</a></li><li><a href='arch/x86/fn._mm_cvtepi32_pd.html'>arch::x86::_mm_cvtepi32_pd</a></li><li><a href='arch/x86/fn._mm_cvtepi32_ps.html'>arch::x86::_mm_cvtepi32_ps</a></li><li><a href='arch/x86/fn._mm_cvtepi8_epi16.html'>arch::x86::_mm_cvtepi8_epi16</a></li><li><a href='arch/x86/fn._mm_cvtepi8_epi32.html'>arch::x86::_mm_cvtepi8_epi32</a></li><li><a href='arch/x86/fn._mm_cvtepi8_epi64.html'>arch::x86::_mm_cvtepi8_epi64</a></li><li><a href='arch/x86/fn._mm_cvtepu16_epi32.html'>arch::x86::_mm_cvtepu16_epi32</a></li><li><a href='arch/x86/fn._mm_cvtepu16_epi64.html'>arch::x86::_mm_cvtepu16_epi64</a></li><li><a href='arch/x86/fn._mm_cvtepu32_epi64.html'>arch::x86::_mm_cvtepu32_epi64</a></li><li><a href='arch/x86/fn._mm_cvtepu8_epi16.html'>arch::x86::_mm_cvtepu8_epi16</a></li><li><a href='arch/x86/fn._mm_cvtepu8_epi32.html'>arch::x86::_mm_cvtepu8_epi32</a></li><li><a href='arch/x86/fn._mm_cvtepu8_epi64.html'>arch::x86::_mm_cvtepu8_epi64</a></li><li><a href='arch/x86/fn._mm_cvtpd_epi32.html'>arch::x86::_mm_cvtpd_epi32</a></li><li><a href='arch/x86/fn._mm_cvtpd_pi32.html'>arch::x86::_mm_cvtpd_pi32</a></li><li><a href='arch/x86/fn._mm_cvtpd_ps.html'>arch::x86::_mm_cvtpd_ps</a></li><li><a href='arch/x86/fn._mm_cvtph_ps.html'>arch::x86::_mm_cvtph_ps</a></li><li><a href='arch/x86/fn._mm_cvtpi16_ps.html'>arch::x86::_mm_cvtpi16_ps</a></li><li><a href='arch/x86/fn._mm_cvtpi32_pd.html'>arch::x86::_mm_cvtpi32_pd</a></li><li><a href='arch/x86/fn._mm_cvtpi32_ps.html'>arch::x86::_mm_cvtpi32_ps</a></li><li><a href='arch/x86/fn._mm_cvtpi32x2_ps.html'>arch::x86::_mm_cvtpi32x2_ps</a></li><li><a href='arch/x86/fn._mm_cvtpi8_ps.html'>arch::x86::_mm_cvtpi8_ps</a></li><li><a href='arch/x86/fn._mm_cvtps_epi32.html'>arch::x86::_mm_cvtps_epi32</a></li><li><a href='arch/x86/fn._mm_cvtps_pd.html'>arch::x86::_mm_cvtps_pd</a></li><li><a href='arch/x86/fn._mm_cvtps_ph.html'>arch::x86::_mm_cvtps_ph</a></li><li><a href='arch/x86/fn._mm_cvtps_pi16.html'>arch::x86::_mm_cvtps_pi16</a></li><li><a href='arch/x86/fn._mm_cvtps_pi32.html'>arch::x86::_mm_cvtps_pi32</a></li><li><a href='arch/x86/fn._mm_cvtps_pi8.html'>arch::x86::_mm_cvtps_pi8</a></li><li><a href='arch/x86/fn._mm_cvtpu16_ps.html'>arch::x86::_mm_cvtpu16_ps</a></li><li><a href='arch/x86/fn._mm_cvtpu8_ps.html'>arch::x86::_mm_cvtpu8_ps</a></li><li><a href='arch/x86/fn._mm_cvtsd_f64.html'>arch::x86::_mm_cvtsd_f64</a></li><li><a href='arch/x86/fn._mm_cvtsd_si32.html'>arch::x86::_mm_cvtsd_si32</a></li><li><a href='arch/x86/fn._mm_cvtsd_ss.html'>arch::x86::_mm_cvtsd_ss</a></li><li><a href='arch/x86/fn._mm_cvtsi128_si32.html'>arch::x86::_mm_cvtsi128_si32</a></li><li><a href='arch/x86/fn._mm_cvtsi32_sd.html'>arch::x86::_mm_cvtsi32_sd</a></li><li><a href='arch/x86/fn._mm_cvtsi32_si128.html'>arch::x86::_mm_cvtsi32_si128</a></li><li><a href='arch/x86/fn._mm_cvtsi32_si64.html'>arch::x86::_mm_cvtsi32_si64</a></li><li><a href='arch/x86/fn._mm_cvtsi32_ss.html'>arch::x86::_mm_cvtsi32_ss</a></li><li><a href='arch/x86/fn._mm_cvtsi64_si32.html'>arch::x86::_mm_cvtsi64_si32</a></li><li><a href='arch/x86/fn._mm_cvtss_f32.html'>arch::x86::_mm_cvtss_f32</a></li><li><a href='arch/x86/fn._mm_cvtss_sd.html'>arch::x86::_mm_cvtss_sd</a></li><li><a href='arch/x86/fn._mm_cvtss_si32.html'>arch::x86::_mm_cvtss_si32</a></li><li><a href='arch/x86/fn._mm_cvtt_ps2pi.html'>arch::x86::_mm_cvtt_ps2pi</a></li><li><a href='arch/x86/fn._mm_cvtt_ss2si.html'>arch::x86::_mm_cvtt_ss2si</a></li><li><a href='arch/x86/fn._mm_cvttpd_epi32.html'>arch::x86::_mm_cvttpd_epi32</a></li><li><a href='arch/x86/fn._mm_cvttpd_pi32.html'>arch::x86::_mm_cvttpd_pi32</a></li><li><a href='arch/x86/fn._mm_cvttps_epi32.html'>arch::x86::_mm_cvttps_epi32</a></li><li><a href='arch/x86/fn._mm_cvttps_pi32.html'>arch::x86::_mm_cvttps_pi32</a></li><li><a href='arch/x86/fn._mm_cvttsd_si32.html'>arch::x86::_mm_cvttsd_si32</a></li><li><a href='arch/x86/fn._mm_cvttss_si32.html'>arch::x86::_mm_cvttss_si32</a></li><li><a href='arch/x86/fn._mm_div_pd.html'>arch::x86::_mm_div_pd</a></li><li><a href='arch/x86/fn._mm_div_ps.html'>arch::x86::_mm_div_ps</a></li><li><a href='arch/x86/fn._mm_div_sd.html'>arch::x86::_mm_div_sd</a></li><li><a href='arch/x86/fn._mm_div_ss.html'>arch::x86::_mm_div_ss</a></li><li><a href='arch/x86/fn._mm_dp_pd.html'>arch::x86::_mm_dp_pd</a></li><li><a href='arch/x86/fn._mm_dp_ps.html'>arch::x86::_mm_dp_ps</a></li><li><a href='arch/x86/fn._mm_empty.html'>arch::x86::_mm_empty</a></li><li><a href='arch/x86/fn._mm_extract_epi16.html'>arch::x86::_mm_extract_epi16</a></li><li><a href='arch/x86/fn._mm_extract_epi32.html'>arch::x86::_mm_extract_epi32</a></li><li><a href='arch/x86/fn._mm_extract_epi8.html'>arch::x86::_mm_extract_epi8</a></li><li><a href='arch/x86/fn._mm_extract_pi16.html'>arch::x86::_mm_extract_pi16</a></li><li><a href='arch/x86/fn._mm_extract_ps.html'>arch::x86::_mm_extract_ps</a></li><li><a href='arch/x86/fn._mm_extract_si64.html'>arch::x86::_mm_extract_si64</a></li><li><a href='arch/x86/fn._mm_floor_pd.html'>arch::x86::_mm_floor_pd</a></li><li><a href='arch/x86/fn._mm_floor_ps.html'>arch::x86::_mm_floor_ps</a></li><li><a href='arch/x86/fn._mm_floor_sd.html'>arch::x86::_mm_floor_sd</a></li><li><a href='arch/x86/fn._mm_floor_ss.html'>arch::x86::_mm_floor_ss</a></li><li><a href='arch/x86/fn._mm_fmadd_pd.html'>arch::x86::_mm_fmadd_pd</a></li><li><a href='arch/x86/fn._mm_fmadd_ps.html'>arch::x86::_mm_fmadd_ps</a></li><li><a href='arch/x86/fn._mm_fmadd_sd.html'>arch::x86::_mm_fmadd_sd</a></li><li><a href='arch/x86/fn._mm_fmadd_ss.html'>arch::x86::_mm_fmadd_ss</a></li><li><a href='arch/x86/fn._mm_fmaddsub_pd.html'>arch::x86::_mm_fmaddsub_pd</a></li><li><a href='arch/x86/fn._mm_fmaddsub_ps.html'>arch::x86::_mm_fmaddsub_ps</a></li><li><a href='arch/x86/fn._mm_fmsub_pd.html'>arch::x86::_mm_fmsub_pd</a></li><li><a href='arch/x86/fn._mm_fmsub_ps.html'>arch::x86::_mm_fmsub_ps</a></li><li><a href='arch/x86/fn._mm_fmsub_sd.html'>arch::x86::_mm_fmsub_sd</a></li><li><a href='arch/x86/fn._mm_fmsub_ss.html'>arch::x86::_mm_fmsub_ss</a></li><li><a href='arch/x86/fn._mm_fmsubadd_pd.html'>arch::x86::_mm_fmsubadd_pd</a></li><li><a href='arch/x86/fn._mm_fmsubadd_ps.html'>arch::x86::_mm_fmsubadd_ps</a></li><li><a href='arch/x86/fn._mm_fnmadd_pd.html'>arch::x86::_mm_fnmadd_pd</a></li><li><a href='arch/x86/fn._mm_fnmadd_ps.html'>arch::x86::_mm_fnmadd_ps</a></li><li><a href='arch/x86/fn._mm_fnmadd_sd.html'>arch::x86::_mm_fnmadd_sd</a></li><li><a href='arch/x86/fn._mm_fnmadd_ss.html'>arch::x86::_mm_fnmadd_ss</a></li><li><a href='arch/x86/fn._mm_fnmsub_pd.html'>arch::x86::_mm_fnmsub_pd</a></li><li><a href='arch/x86/fn._mm_fnmsub_ps.html'>arch::x86::_mm_fnmsub_ps</a></li><li><a href='arch/x86/fn._mm_fnmsub_sd.html'>arch::x86::_mm_fnmsub_sd</a></li><li><a href='arch/x86/fn._mm_fnmsub_ss.html'>arch::x86::_mm_fnmsub_ss</a></li><li><a href='arch/x86/fn._mm_getcsr.html'>arch::x86::_mm_getcsr</a></li><li><a href='arch/x86/fn._mm_hadd_epi16.html'>arch::x86::_mm_hadd_epi16</a></li><li><a href='arch/x86/fn._mm_hadd_epi32.html'>arch::x86::_mm_hadd_epi32</a></li><li><a href='arch/x86/fn._mm_hadd_pd.html'>arch::x86::_mm_hadd_pd</a></li><li><a href='arch/x86/fn._mm_hadd_pi16.html'>arch::x86::_mm_hadd_pi16</a></li><li><a href='arch/x86/fn._mm_hadd_pi32.html'>arch::x86::_mm_hadd_pi32</a></li><li><a href='arch/x86/fn._mm_hadd_ps.html'>arch::x86::_mm_hadd_ps</a></li><li><a href='arch/x86/fn._mm_hadds_epi16.html'>arch::x86::_mm_hadds_epi16</a></li><li><a href='arch/x86/fn._mm_hadds_pi16.html'>arch::x86::_mm_hadds_pi16</a></li><li><a href='arch/x86/fn._mm_hsub_epi16.html'>arch::x86::_mm_hsub_epi16</a></li><li><a href='arch/x86/fn._mm_hsub_epi32.html'>arch::x86::_mm_hsub_epi32</a></li><li><a href='arch/x86/fn._mm_hsub_pd.html'>arch::x86::_mm_hsub_pd</a></li><li><a href='arch/x86/fn._mm_hsub_pi16.html'>arch::x86::_mm_hsub_pi16</a></li><li><a href='arch/x86/fn._mm_hsub_pi32.html'>arch::x86::_mm_hsub_pi32</a></li><li><a href='arch/x86/fn._mm_hsub_ps.html'>arch::x86::_mm_hsub_ps</a></li><li><a href='arch/x86/fn._mm_hsubs_epi16.html'>arch::x86::_mm_hsubs_epi16</a></li><li><a href='arch/x86/fn._mm_hsubs_pi16.html'>arch::x86::_mm_hsubs_pi16</a></li><li><a href='arch/x86/fn._mm_i32gather_epi32.html'>arch::x86::_mm_i32gather_epi32</a></li><li><a href='arch/x86/fn._mm_i32gather_epi64.html'>arch::x86::_mm_i32gather_epi64</a></li><li><a href='arch/x86/fn._mm_i32gather_pd.html'>arch::x86::_mm_i32gather_pd</a></li><li><a href='arch/x86/fn._mm_i32gather_ps.html'>arch::x86::_mm_i32gather_ps</a></li><li><a href='arch/x86/fn._mm_i64gather_epi32.html'>arch::x86::_mm_i64gather_epi32</a></li><li><a href='arch/x86/fn._mm_i64gather_epi64.html'>arch::x86::_mm_i64gather_epi64</a></li><li><a href='arch/x86/fn._mm_i64gather_pd.html'>arch::x86::_mm_i64gather_pd</a></li><li><a href='arch/x86/fn._mm_i64gather_ps.html'>arch::x86::_mm_i64gather_ps</a></li><li><a href='arch/x86/fn._mm_insert_epi16.html'>arch::x86::_mm_insert_epi16</a></li><li><a href='arch/x86/fn._mm_insert_epi32.html'>arch::x86::_mm_insert_epi32</a></li><li><a href='arch/x86/fn._mm_insert_epi8.html'>arch::x86::_mm_insert_epi8</a></li><li><a href='arch/x86/fn._mm_insert_pi16.html'>arch::x86::_mm_insert_pi16</a></li><li><a href='arch/x86/fn._mm_insert_ps.html'>arch::x86::_mm_insert_ps</a></li><li><a href='arch/x86/fn._mm_insert_si64.html'>arch::x86::_mm_insert_si64</a></li><li><a href='arch/x86/fn._mm_lddqu_si128.html'>arch::x86::_mm_lddqu_si128</a></li><li><a href='arch/x86/fn._mm_lfence.html'>arch::x86::_mm_lfence</a></li><li><a href='arch/x86/fn._mm_load1_pd.html'>arch::x86::_mm_load1_pd</a></li><li><a href='arch/x86/fn._mm_load1_ps.html'>arch::x86::_mm_load1_ps</a></li><li><a href='arch/x86/fn._mm_load_pd.html'>arch::x86::_mm_load_pd</a></li><li><a href='arch/x86/fn._mm_load_pd1.html'>arch::x86::_mm_load_pd1</a></li><li><a href='arch/x86/fn._mm_load_ps.html'>arch::x86::_mm_load_ps</a></li><li><a href='arch/x86/fn._mm_load_ps1.html'>arch::x86::_mm_load_ps1</a></li><li><a href='arch/x86/fn._mm_load_sd.html'>arch::x86::_mm_load_sd</a></li><li><a href='arch/x86/fn._mm_load_si128.html'>arch::x86::_mm_load_si128</a></li><li><a href='arch/x86/fn._mm_load_ss.html'>arch::x86::_mm_load_ss</a></li><li><a href='arch/x86/fn._mm_loaddup_pd.html'>arch::x86::_mm_loaddup_pd</a></li><li><a href='arch/x86/fn._mm_loadh_pd.html'>arch::x86::_mm_loadh_pd</a></li><li><a href='arch/x86/fn._mm_loadh_pi.html'>arch::x86::_mm_loadh_pi</a></li><li><a href='arch/x86/fn._mm_loadl_epi64.html'>arch::x86::_mm_loadl_epi64</a></li><li><a href='arch/x86/fn._mm_loadl_pd.html'>arch::x86::_mm_loadl_pd</a></li><li><a href='arch/x86/fn._mm_loadl_pi.html'>arch::x86::_mm_loadl_pi</a></li><li><a href='arch/x86/fn._mm_loadr_pd.html'>arch::x86::_mm_loadr_pd</a></li><li><a href='arch/x86/fn._mm_loadr_ps.html'>arch::x86::_mm_loadr_ps</a></li><li><a href='arch/x86/fn._mm_loadu_pd.html'>arch::x86::_mm_loadu_pd</a></li><li><a href='arch/x86/fn._mm_loadu_ps.html'>arch::x86::_mm_loadu_ps</a></li><li><a href='arch/x86/fn._mm_loadu_si128.html'>arch::x86::_mm_loadu_si128</a></li><li><a href='arch/x86/fn._mm_madd52hi_epu64.html'>arch::x86::_mm_madd52hi_epu64</a></li><li><a href='arch/x86/fn._mm_madd52lo_epu64.html'>arch::x86::_mm_madd52lo_epu64</a></li><li><a href='arch/x86/fn._mm_madd_epi16.html'>arch::x86::_mm_madd_epi16</a></li><li><a href='arch/x86/fn._mm_maddubs_epi16.html'>arch::x86::_mm_maddubs_epi16</a></li><li><a href='arch/x86/fn._mm_maddubs_pi16.html'>arch::x86::_mm_maddubs_pi16</a></li><li><a href='arch/x86/fn._mm_mask_i32gather_epi32.html'>arch::x86::_mm_mask_i32gather_epi32</a></li><li><a href='arch/x86/fn._mm_mask_i32gather_epi64.html'>arch::x86::_mm_mask_i32gather_epi64</a></li><li><a href='arch/x86/fn._mm_mask_i32gather_pd.html'>arch::x86::_mm_mask_i32gather_pd</a></li><li><a href='arch/x86/fn._mm_mask_i32gather_ps.html'>arch::x86::_mm_mask_i32gather_ps</a></li><li><a href='arch/x86/fn._mm_mask_i64gather_epi32.html'>arch::x86::_mm_mask_i64gather_epi32</a></li><li><a href='arch/x86/fn._mm_mask_i64gather_epi64.html'>arch::x86::_mm_mask_i64gather_epi64</a></li><li><a href='arch/x86/fn._mm_mask_i64gather_pd.html'>arch::x86::_mm_mask_i64gather_pd</a></li><li><a href='arch/x86/fn._mm_mask_i64gather_ps.html'>arch::x86::_mm_mask_i64gather_ps</a></li><li><a href='arch/x86/fn._mm_maskload_epi32.html'>arch::x86::_mm_maskload_epi32</a></li><li><a href='arch/x86/fn._mm_maskload_epi64.html'>arch::x86::_mm_maskload_epi64</a></li><li><a href='arch/x86/fn._mm_maskload_pd.html'>arch::x86::_mm_maskload_pd</a></li><li><a href='arch/x86/fn._mm_maskload_ps.html'>arch::x86::_mm_maskload_ps</a></li><li><a href='arch/x86/fn._mm_maskmove_si64.html'>arch::x86::_mm_maskmove_si64</a></li><li><a href='arch/x86/fn._mm_maskmoveu_si128.html'>arch::x86::_mm_maskmoveu_si128</a></li><li><a href='arch/x86/fn._mm_maskstore_epi32.html'>arch::x86::_mm_maskstore_epi32</a></li><li><a href='arch/x86/fn._mm_maskstore_epi64.html'>arch::x86::_mm_maskstore_epi64</a></li><li><a href='arch/x86/fn._mm_maskstore_pd.html'>arch::x86::_mm_maskstore_pd</a></li><li><a href='arch/x86/fn._mm_maskstore_ps.html'>arch::x86::_mm_maskstore_ps</a></li><li><a href='arch/x86/fn._mm_max_epi16.html'>arch::x86::_mm_max_epi16</a></li><li><a href='arch/x86/fn._mm_max_epi32.html'>arch::x86::_mm_max_epi32</a></li><li><a href='arch/x86/fn._mm_max_epi8.html'>arch::x86::_mm_max_epi8</a></li><li><a href='arch/x86/fn._mm_max_epu16.html'>arch::x86::_mm_max_epu16</a></li><li><a href='arch/x86/fn._mm_max_epu32.html'>arch::x86::_mm_max_epu32</a></li><li><a href='arch/x86/fn._mm_max_epu8.html'>arch::x86::_mm_max_epu8</a></li><li><a href='arch/x86/fn._mm_max_pd.html'>arch::x86::_mm_max_pd</a></li><li><a href='arch/x86/fn._mm_max_pi16.html'>arch::x86::_mm_max_pi16</a></li><li><a href='arch/x86/fn._mm_max_ps.html'>arch::x86::_mm_max_ps</a></li><li><a href='arch/x86/fn._mm_max_pu8.html'>arch::x86::_mm_max_pu8</a></li><li><a href='arch/x86/fn._mm_max_sd.html'>arch::x86::_mm_max_sd</a></li><li><a href='arch/x86/fn._mm_max_ss.html'>arch::x86::_mm_max_ss</a></li><li><a href='arch/x86/fn._mm_mfence.html'>arch::x86::_mm_mfence</a></li><li><a href='arch/x86/fn._mm_min_epi16.html'>arch::x86::_mm_min_epi16</a></li><li><a href='arch/x86/fn._mm_min_epi32.html'>arch::x86::_mm_min_epi32</a></li><li><a href='arch/x86/fn._mm_min_epi8.html'>arch::x86::_mm_min_epi8</a></li><li><a href='arch/x86/fn._mm_min_epu16.html'>arch::x86::_mm_min_epu16</a></li><li><a href='arch/x86/fn._mm_min_epu32.html'>arch::x86::_mm_min_epu32</a></li><li><a href='arch/x86/fn._mm_min_epu8.html'>arch::x86::_mm_min_epu8</a></li><li><a href='arch/x86/fn._mm_min_pd.html'>arch::x86::_mm_min_pd</a></li><li><a href='arch/x86/fn._mm_min_pi16.html'>arch::x86::_mm_min_pi16</a></li><li><a href='arch/x86/fn._mm_min_ps.html'>arch::x86::_mm_min_ps</a></li><li><a href='arch/x86/fn._mm_min_pu8.html'>arch::x86::_mm_min_pu8</a></li><li><a href='arch/x86/fn._mm_min_sd.html'>arch::x86::_mm_min_sd</a></li><li><a href='arch/x86/fn._mm_min_ss.html'>arch::x86::_mm_min_ss</a></li><li><a href='arch/x86/fn._mm_minpos_epu16.html'>arch::x86::_mm_minpos_epu16</a></li><li><a href='arch/x86/fn._mm_move_epi64.html'>arch::x86::_mm_move_epi64</a></li><li><a href='arch/x86/fn._mm_move_sd.html'>arch::x86::_mm_move_sd</a></li><li><a href='arch/x86/fn._mm_move_ss.html'>arch::x86::_mm_move_ss</a></li><li><a href='arch/x86/fn._mm_movedup_pd.html'>arch::x86::_mm_movedup_pd</a></li><li><a href='arch/x86/fn._mm_movehdup_ps.html'>arch::x86::_mm_movehdup_ps</a></li><li><a href='arch/x86/fn._mm_movehl_ps.html'>arch::x86::_mm_movehl_ps</a></li><li><a href='arch/x86/fn._mm_moveldup_ps.html'>arch::x86::_mm_moveldup_ps</a></li><li><a href='arch/x86/fn._mm_movelh_ps.html'>arch::x86::_mm_movelh_ps</a></li><li><a href='arch/x86/fn._mm_movemask_epi8.html'>arch::x86::_mm_movemask_epi8</a></li><li><a href='arch/x86/fn._mm_movemask_pd.html'>arch::x86::_mm_movemask_pd</a></li><li><a href='arch/x86/fn._mm_movemask_pi8.html'>arch::x86::_mm_movemask_pi8</a></li><li><a href='arch/x86/fn._mm_movemask_ps.html'>arch::x86::_mm_movemask_ps</a></li><li><a href='arch/x86/fn._mm_movepi64_pi64.html'>arch::x86::_mm_movepi64_pi64</a></li><li><a href='arch/x86/fn._mm_movpi64_epi64.html'>arch::x86::_mm_movpi64_epi64</a></li><li><a href='arch/x86/fn._mm_mpsadbw_epu8.html'>arch::x86::_mm_mpsadbw_epu8</a></li><li><a href='arch/x86/fn._mm_mul_epi32.html'>arch::x86::_mm_mul_epi32</a></li><li><a href='arch/x86/fn._mm_mul_epu32.html'>arch::x86::_mm_mul_epu32</a></li><li><a href='arch/x86/fn._mm_mul_pd.html'>arch::x86::_mm_mul_pd</a></li><li><a href='arch/x86/fn._mm_mul_ps.html'>arch::x86::_mm_mul_ps</a></li><li><a href='arch/x86/fn._mm_mul_sd.html'>arch::x86::_mm_mul_sd</a></li><li><a href='arch/x86/fn._mm_mul_ss.html'>arch::x86::_mm_mul_ss</a></li><li><a href='arch/x86/fn._mm_mul_su32.html'>arch::x86::_mm_mul_su32</a></li><li><a href='arch/x86/fn._mm_mulhi_epi16.html'>arch::x86::_mm_mulhi_epi16</a></li><li><a href='arch/x86/fn._mm_mulhi_epu16.html'>arch::x86::_mm_mulhi_epu16</a></li><li><a href='arch/x86/fn._mm_mulhi_pu16.html'>arch::x86::_mm_mulhi_pu16</a></li><li><a href='arch/x86/fn._mm_mulhrs_epi16.html'>arch::x86::_mm_mulhrs_epi16</a></li><li><a href='arch/x86/fn._mm_mulhrs_pi16.html'>arch::x86::_mm_mulhrs_pi16</a></li><li><a href='arch/x86/fn._mm_mullo_epi16.html'>arch::x86::_mm_mullo_epi16</a></li><li><a href='arch/x86/fn._mm_mullo_epi32.html'>arch::x86::_mm_mullo_epi32</a></li><li><a href='arch/x86/fn._mm_mullo_pi16.html'>arch::x86::_mm_mullo_pi16</a></li><li><a href='arch/x86/fn._mm_or_pd.html'>arch::x86::_mm_or_pd</a></li><li><a href='arch/x86/fn._mm_or_ps.html'>arch::x86::_mm_or_ps</a></li><li><a href='arch/x86/fn._mm_or_si128.html'>arch::x86::_mm_or_si128</a></li><li><a href='arch/x86/fn._mm_packs_epi16.html'>arch::x86::_mm_packs_epi16</a></li><li><a href='arch/x86/fn._mm_packs_epi32.html'>arch::x86::_mm_packs_epi32</a></li><li><a href='arch/x86/fn._mm_packs_pi16.html'>arch::x86::_mm_packs_pi16</a></li><li><a href='arch/x86/fn._mm_packs_pi32.html'>arch::x86::_mm_packs_pi32</a></li><li><a href='arch/x86/fn._mm_packus_epi16.html'>arch::x86::_mm_packus_epi16</a></li><li><a href='arch/x86/fn._mm_packus_epi32.html'>arch::x86::_mm_packus_epi32</a></li><li><a href='arch/x86/fn._mm_pause.html'>arch::x86::_mm_pause</a></li><li><a href='arch/x86/fn._mm_permute_pd.html'>arch::x86::_mm_permute_pd</a></li><li><a href='arch/x86/fn._mm_permute_ps.html'>arch::x86::_mm_permute_ps</a></li><li><a href='arch/x86/fn._mm_permutevar_pd.html'>arch::x86::_mm_permutevar_pd</a></li><li><a href='arch/x86/fn._mm_permutevar_ps.html'>arch::x86::_mm_permutevar_ps</a></li><li><a href='arch/x86/fn._mm_prefetch.html'>arch::x86::_mm_prefetch</a></li><li><a href='arch/x86/fn._mm_rcp_ps.html'>arch::x86::_mm_rcp_ps</a></li><li><a href='arch/x86/fn._mm_rcp_ss.html'>arch::x86::_mm_rcp_ss</a></li><li><a href='arch/x86/fn._mm_round_pd.html'>arch::x86::_mm_round_pd</a></li><li><a href='arch/x86/fn._mm_round_ps.html'>arch::x86::_mm_round_ps</a></li><li><a href='arch/x86/fn._mm_round_sd.html'>arch::x86::_mm_round_sd</a></li><li><a href='arch/x86/fn._mm_round_ss.html'>arch::x86::_mm_round_ss</a></li><li><a href='arch/x86/fn._mm_rsqrt_ps.html'>arch::x86::_mm_rsqrt_ps</a></li><li><a href='arch/x86/fn._mm_rsqrt_ss.html'>arch::x86::_mm_rsqrt_ss</a></li><li><a href='arch/x86/fn._mm_sad_epu8.html'>arch::x86::_mm_sad_epu8</a></li><li><a href='arch/x86/fn._mm_sad_pu8.html'>arch::x86::_mm_sad_pu8</a></li><li><a href='arch/x86/fn._mm_set1_epi16.html'>arch::x86::_mm_set1_epi16</a></li><li><a href='arch/x86/fn._mm_set1_epi32.html'>arch::x86::_mm_set1_epi32</a></li><li><a href='arch/x86/fn._mm_set1_epi64.html'>arch::x86::_mm_set1_epi64</a></li><li><a href='arch/x86/fn._mm_set1_epi64x.html'>arch::x86::_mm_set1_epi64x</a></li><li><a href='arch/x86/fn._mm_set1_epi8.html'>arch::x86::_mm_set1_epi8</a></li><li><a href='arch/x86/fn._mm_set1_pd.html'>arch::x86::_mm_set1_pd</a></li><li><a href='arch/x86/fn._mm_set1_pi16.html'>arch::x86::_mm_set1_pi16</a></li><li><a href='arch/x86/fn._mm_set1_pi32.html'>arch::x86::_mm_set1_pi32</a></li><li><a href='arch/x86/fn._mm_set1_pi8.html'>arch::x86::_mm_set1_pi8</a></li><li><a href='arch/x86/fn._mm_set1_ps.html'>arch::x86::_mm_set1_ps</a></li><li><a href='arch/x86/fn._mm_set_epi16.html'>arch::x86::_mm_set_epi16</a></li><li><a href='arch/x86/fn._mm_set_epi32.html'>arch::x86::_mm_set_epi32</a></li><li><a href='arch/x86/fn._mm_set_epi64.html'>arch::x86::_mm_set_epi64</a></li><li><a href='arch/x86/fn._mm_set_epi64x.html'>arch::x86::_mm_set_epi64x</a></li><li><a href='arch/x86/fn._mm_set_epi8.html'>arch::x86::_mm_set_epi8</a></li><li><a href='arch/x86/fn._mm_set_pd.html'>arch::x86::_mm_set_pd</a></li><li><a href='arch/x86/fn._mm_set_pd1.html'>arch::x86::_mm_set_pd1</a></li><li><a href='arch/x86/fn._mm_set_pi16.html'>arch::x86::_mm_set_pi16</a></li><li><a href='arch/x86/fn._mm_set_pi32.html'>arch::x86::_mm_set_pi32</a></li><li><a href='arch/x86/fn._mm_set_pi8.html'>arch::x86::_mm_set_pi8</a></li><li><a href='arch/x86/fn._mm_set_ps.html'>arch::x86::_mm_set_ps</a></li><li><a href='arch/x86/fn._mm_set_ps1.html'>arch::x86::_mm_set_ps1</a></li><li><a href='arch/x86/fn._mm_set_sd.html'>arch::x86::_mm_set_sd</a></li><li><a href='arch/x86/fn._mm_set_ss.html'>arch::x86::_mm_set_ss</a></li><li><a href='arch/x86/fn._mm_setcsr.html'>arch::x86::_mm_setcsr</a></li><li><a href='arch/x86/fn._mm_setr_epi16.html'>arch::x86::_mm_setr_epi16</a></li><li><a href='arch/x86/fn._mm_setr_epi32.html'>arch::x86::_mm_setr_epi32</a></li><li><a href='arch/x86/fn._mm_setr_epi64.html'>arch::x86::_mm_setr_epi64</a></li><li><a href='arch/x86/fn._mm_setr_epi8.html'>arch::x86::_mm_setr_epi8</a></li><li><a href='arch/x86/fn._mm_setr_pd.html'>arch::x86::_mm_setr_pd</a></li><li><a href='arch/x86/fn._mm_setr_pi16.html'>arch::x86::_mm_setr_pi16</a></li><li><a href='arch/x86/fn._mm_setr_pi32.html'>arch::x86::_mm_setr_pi32</a></li><li><a href='arch/x86/fn._mm_setr_pi8.html'>arch::x86::_mm_setr_pi8</a></li><li><a href='arch/x86/fn._mm_setr_ps.html'>arch::x86::_mm_setr_ps</a></li><li><a href='arch/x86/fn._mm_setzero_pd.html'>arch::x86::_mm_setzero_pd</a></li><li><a href='arch/x86/fn._mm_setzero_ps.html'>arch::x86::_mm_setzero_ps</a></li><li><a href='arch/x86/fn._mm_setzero_si128.html'>arch::x86::_mm_setzero_si128</a></li><li><a href='arch/x86/fn._mm_setzero_si64.html'>arch::x86::_mm_setzero_si64</a></li><li><a href='arch/x86/fn._mm_sfence.html'>arch::x86::_mm_sfence</a></li><li><a href='arch/x86/fn._mm_sha1msg1_epu32.html'>arch::x86::_mm_sha1msg1_epu32</a></li><li><a href='arch/x86/fn._mm_sha1msg2_epu32.html'>arch::x86::_mm_sha1msg2_epu32</a></li><li><a href='arch/x86/fn._mm_sha1nexte_epu32.html'>arch::x86::_mm_sha1nexte_epu32</a></li><li><a href='arch/x86/fn._mm_sha1rnds4_epu32.html'>arch::x86::_mm_sha1rnds4_epu32</a></li><li><a href='arch/x86/fn._mm_sha256msg1_epu32.html'>arch::x86::_mm_sha256msg1_epu32</a></li><li><a href='arch/x86/fn._mm_sha256msg2_epu32.html'>arch::x86::_mm_sha256msg2_epu32</a></li><li><a href='arch/x86/fn._mm_sha256rnds2_epu32.html'>arch::x86::_mm_sha256rnds2_epu32</a></li><li><a href='arch/x86/fn._mm_shuffle_epi32.html'>arch::x86::_mm_shuffle_epi32</a></li><li><a href='arch/x86/fn._mm_shuffle_epi8.html'>arch::x86::_mm_shuffle_epi8</a></li><li><a href='arch/x86/fn._mm_shuffle_pd.html'>arch::x86::_mm_shuffle_pd</a></li><li><a href='arch/x86/fn._mm_shuffle_pi16.html'>arch::x86::_mm_shuffle_pi16</a></li><li><a href='arch/x86/fn._mm_shuffle_pi8.html'>arch::x86::_mm_shuffle_pi8</a></li><li><a href='arch/x86/fn._mm_shuffle_ps.html'>arch::x86::_mm_shuffle_ps</a></li><li><a href='arch/x86/fn._mm_shufflehi_epi16.html'>arch::x86::_mm_shufflehi_epi16</a></li><li><a href='arch/x86/fn._mm_shufflelo_epi16.html'>arch::x86::_mm_shufflelo_epi16</a></li><li><a href='arch/x86/fn._mm_sign_epi16.html'>arch::x86::_mm_sign_epi16</a></li><li><a href='arch/x86/fn._mm_sign_epi32.html'>arch::x86::_mm_sign_epi32</a></li><li><a href='arch/x86/fn._mm_sign_epi8.html'>arch::x86::_mm_sign_epi8</a></li><li><a href='arch/x86/fn._mm_sign_pi16.html'>arch::x86::_mm_sign_pi16</a></li><li><a href='arch/x86/fn._mm_sign_pi32.html'>arch::x86::_mm_sign_pi32</a></li><li><a href='arch/x86/fn._mm_sign_pi8.html'>arch::x86::_mm_sign_pi8</a></li><li><a href='arch/x86/fn._mm_sll_epi16.html'>arch::x86::_mm_sll_epi16</a></li><li><a href='arch/x86/fn._mm_sll_epi32.html'>arch::x86::_mm_sll_epi32</a></li><li><a href='arch/x86/fn._mm_sll_epi64.html'>arch::x86::_mm_sll_epi64</a></li><li><a href='arch/x86/fn._mm_slli_epi16.html'>arch::x86::_mm_slli_epi16</a></li><li><a href='arch/x86/fn._mm_slli_epi32.html'>arch::x86::_mm_slli_epi32</a></li><li><a href='arch/x86/fn._mm_slli_epi64.html'>arch::x86::_mm_slli_epi64</a></li><li><a href='arch/x86/fn._mm_slli_si128.html'>arch::x86::_mm_slli_si128</a></li><li><a href='arch/x86/fn._mm_sllv_epi32.html'>arch::x86::_mm_sllv_epi32</a></li><li><a href='arch/x86/fn._mm_sllv_epi64.html'>arch::x86::_mm_sllv_epi64</a></li><li><a href='arch/x86/fn._mm_sqrt_pd.html'>arch::x86::_mm_sqrt_pd</a></li><li><a href='arch/x86/fn._mm_sqrt_ps.html'>arch::x86::_mm_sqrt_ps</a></li><li><a href='arch/x86/fn._mm_sqrt_sd.html'>arch::x86::_mm_sqrt_sd</a></li><li><a href='arch/x86/fn._mm_sqrt_ss.html'>arch::x86::_mm_sqrt_ss</a></li><li><a href='arch/x86/fn._mm_sra_epi16.html'>arch::x86::_mm_sra_epi16</a></li><li><a href='arch/x86/fn._mm_sra_epi32.html'>arch::x86::_mm_sra_epi32</a></li><li><a href='arch/x86/fn._mm_srai_epi16.html'>arch::x86::_mm_srai_epi16</a></li><li><a href='arch/x86/fn._mm_srai_epi32.html'>arch::x86::_mm_srai_epi32</a></li><li><a href='arch/x86/fn._mm_srav_epi32.html'>arch::x86::_mm_srav_epi32</a></li><li><a href='arch/x86/fn._mm_srl_epi16.html'>arch::x86::_mm_srl_epi16</a></li><li><a href='arch/x86/fn._mm_srl_epi32.html'>arch::x86::_mm_srl_epi32</a></li><li><a href='arch/x86/fn._mm_srl_epi64.html'>arch::x86::_mm_srl_epi64</a></li><li><a href='arch/x86/fn._mm_srli_epi16.html'>arch::x86::_mm_srli_epi16</a></li><li><a href='arch/x86/fn._mm_srli_epi32.html'>arch::x86::_mm_srli_epi32</a></li><li><a href='arch/x86/fn._mm_srli_epi64.html'>arch::x86::_mm_srli_epi64</a></li><li><a href='arch/x86/fn._mm_srli_si128.html'>arch::x86::_mm_srli_si128</a></li><li><a href='arch/x86/fn._mm_srlv_epi32.html'>arch::x86::_mm_srlv_epi32</a></li><li><a href='arch/x86/fn._mm_srlv_epi64.html'>arch::x86::_mm_srlv_epi64</a></li><li><a href='arch/x86/fn._mm_store1_pd.html'>arch::x86::_mm_store1_pd</a></li><li><a href='arch/x86/fn._mm_store1_ps.html'>arch::x86::_mm_store1_ps</a></li><li><a href='arch/x86/fn._mm_store_pd.html'>arch::x86::_mm_store_pd</a></li><li><a href='arch/x86/fn._mm_store_pd1.html'>arch::x86::_mm_store_pd1</a></li><li><a href='arch/x86/fn._mm_store_ps.html'>arch::x86::_mm_store_ps</a></li><li><a href='arch/x86/fn._mm_store_ps1.html'>arch::x86::_mm_store_ps1</a></li><li><a href='arch/x86/fn._mm_store_sd.html'>arch::x86::_mm_store_sd</a></li><li><a href='arch/x86/fn._mm_store_si128.html'>arch::x86::_mm_store_si128</a></li><li><a href='arch/x86/fn._mm_store_ss.html'>arch::x86::_mm_store_ss</a></li><li><a href='arch/x86/fn._mm_storeh_pd.html'>arch::x86::_mm_storeh_pd</a></li><li><a href='arch/x86/fn._mm_storeh_pi.html'>arch::x86::_mm_storeh_pi</a></li><li><a href='arch/x86/fn._mm_storel_epi64.html'>arch::x86::_mm_storel_epi64</a></li><li><a href='arch/x86/fn._mm_storel_pd.html'>arch::x86::_mm_storel_pd</a></li><li><a href='arch/x86/fn._mm_storel_pi.html'>arch::x86::_mm_storel_pi</a></li><li><a href='arch/x86/fn._mm_storer_pd.html'>arch::x86::_mm_storer_pd</a></li><li><a href='arch/x86/fn._mm_storer_ps.html'>arch::x86::_mm_storer_ps</a></li><li><a href='arch/x86/fn._mm_storeu_pd.html'>arch::x86::_mm_storeu_pd</a></li><li><a href='arch/x86/fn._mm_storeu_ps.html'>arch::x86::_mm_storeu_ps</a></li><li><a href='arch/x86/fn._mm_storeu_si128.html'>arch::x86::_mm_storeu_si128</a></li><li><a href='arch/x86/fn._mm_stream_pd.html'>arch::x86::_mm_stream_pd</a></li><li><a href='arch/x86/fn._mm_stream_pi.html'>arch::x86::_mm_stream_pi</a></li><li><a href='arch/x86/fn._mm_stream_ps.html'>arch::x86::_mm_stream_ps</a></li><li><a href='arch/x86/fn._mm_stream_sd.html'>arch::x86::_mm_stream_sd</a></li><li><a href='arch/x86/fn._mm_stream_si128.html'>arch::x86::_mm_stream_si128</a></li><li><a href='arch/x86/fn._mm_stream_si32.html'>arch::x86::_mm_stream_si32</a></li><li><a href='arch/x86/fn._mm_stream_ss.html'>arch::x86::_mm_stream_ss</a></li><li><a href='arch/x86/fn._mm_sub_epi16.html'>arch::x86::_mm_sub_epi16</a></li><li><a href='arch/x86/fn._mm_sub_epi32.html'>arch::x86::_mm_sub_epi32</a></li><li><a href='arch/x86/fn._mm_sub_epi64.html'>arch::x86::_mm_sub_epi64</a></li><li><a href='arch/x86/fn._mm_sub_epi8.html'>arch::x86::_mm_sub_epi8</a></li><li><a href='arch/x86/fn._mm_sub_pd.html'>arch::x86::_mm_sub_pd</a></li><li><a href='arch/x86/fn._mm_sub_pi16.html'>arch::x86::_mm_sub_pi16</a></li><li><a href='arch/x86/fn._mm_sub_pi32.html'>arch::x86::_mm_sub_pi32</a></li><li><a href='arch/x86/fn._mm_sub_pi8.html'>arch::x86::_mm_sub_pi8</a></li><li><a href='arch/x86/fn._mm_sub_ps.html'>arch::x86::_mm_sub_ps</a></li><li><a href='arch/x86/fn._mm_sub_sd.html'>arch::x86::_mm_sub_sd</a></li><li><a href='arch/x86/fn._mm_sub_si64.html'>arch::x86::_mm_sub_si64</a></li><li><a href='arch/x86/fn._mm_sub_ss.html'>arch::x86::_mm_sub_ss</a></li><li><a href='arch/x86/fn._mm_subs_epi16.html'>arch::x86::_mm_subs_epi16</a></li><li><a href='arch/x86/fn._mm_subs_epi8.html'>arch::x86::_mm_subs_epi8</a></li><li><a href='arch/x86/fn._mm_subs_epu16.html'>arch::x86::_mm_subs_epu16</a></li><li><a href='arch/x86/fn._mm_subs_epu8.html'>arch::x86::_mm_subs_epu8</a></li><li><a href='arch/x86/fn._mm_subs_pi16.html'>arch::x86::_mm_subs_pi16</a></li><li><a href='arch/x86/fn._mm_subs_pi8.html'>arch::x86::_mm_subs_pi8</a></li><li><a href='arch/x86/fn._mm_subs_pu16.html'>arch::x86::_mm_subs_pu16</a></li><li><a href='arch/x86/fn._mm_subs_pu8.html'>arch::x86::_mm_subs_pu8</a></li><li><a href='arch/x86/fn._mm_test_all_ones.html'>arch::x86::_mm_test_all_ones</a></li><li><a href='arch/x86/fn._mm_test_all_zeros.html'>arch::x86::_mm_test_all_zeros</a></li><li><a href='arch/x86/fn._mm_test_mix_ones_zeros.html'>arch::x86::_mm_test_mix_ones_zeros</a></li><li><a href='arch/x86/fn._mm_testc_pd.html'>arch::x86::_mm_testc_pd</a></li><li><a href='arch/x86/fn._mm_testc_ps.html'>arch::x86::_mm_testc_ps</a></li><li><a href='arch/x86/fn._mm_testc_si128.html'>arch::x86::_mm_testc_si128</a></li><li><a href='arch/x86/fn._mm_testnzc_pd.html'>arch::x86::_mm_testnzc_pd</a></li><li><a href='arch/x86/fn._mm_testnzc_ps.html'>arch::x86::_mm_testnzc_ps</a></li><li><a href='arch/x86/fn._mm_testnzc_si128.html'>arch::x86::_mm_testnzc_si128</a></li><li><a href='arch/x86/fn._mm_testz_pd.html'>arch::x86::_mm_testz_pd</a></li><li><a href='arch/x86/fn._mm_testz_ps.html'>arch::x86::_mm_testz_ps</a></li><li><a href='arch/x86/fn._mm_testz_si128.html'>arch::x86::_mm_testz_si128</a></li><li><a href='arch/x86/fn._mm_tzcnt_32.html'>arch::x86::_mm_tzcnt_32</a></li><li><a href='arch/x86/fn._mm_ucomieq_sd.html'>arch::x86::_mm_ucomieq_sd</a></li><li><a href='arch/x86/fn._mm_ucomieq_ss.html'>arch::x86::_mm_ucomieq_ss</a></li><li><a href='arch/x86/fn._mm_ucomige_sd.html'>arch::x86::_mm_ucomige_sd</a></li><li><a href='arch/x86/fn._mm_ucomige_ss.html'>arch::x86::_mm_ucomige_ss</a></li><li><a href='arch/x86/fn._mm_ucomigt_sd.html'>arch::x86::_mm_ucomigt_sd</a></li><li><a href='arch/x86/fn._mm_ucomigt_ss.html'>arch::x86::_mm_ucomigt_ss</a></li><li><a href='arch/x86/fn._mm_ucomile_sd.html'>arch::x86::_mm_ucomile_sd</a></li><li><a href='arch/x86/fn._mm_ucomile_ss.html'>arch::x86::_mm_ucomile_ss</a></li><li><a href='arch/x86/fn._mm_ucomilt_sd.html'>arch::x86::_mm_ucomilt_sd</a></li><li><a href='arch/x86/fn._mm_ucomilt_ss.html'>arch::x86::_mm_ucomilt_ss</a></li><li><a href='arch/x86/fn._mm_ucomineq_sd.html'>arch::x86::_mm_ucomineq_sd</a></li><li><a href='arch/x86/fn._mm_ucomineq_ss.html'>arch::x86::_mm_ucomineq_ss</a></li><li><a href='arch/x86/fn._mm_undefined_pd.html'>arch::x86::_mm_undefined_pd</a></li><li><a href='arch/x86/fn._mm_undefined_ps.html'>arch::x86::_mm_undefined_ps</a></li><li><a href='arch/x86/fn._mm_undefined_si128.html'>arch::x86::_mm_undefined_si128</a></li><li><a href='arch/x86/fn._mm_unpackhi_epi16.html'>arch::x86::_mm_unpackhi_epi16</a></li><li><a href='arch/x86/fn._mm_unpackhi_epi32.html'>arch::x86::_mm_unpackhi_epi32</a></li><li><a href='arch/x86/fn._mm_unpackhi_epi64.html'>arch::x86::_mm_unpackhi_epi64</a></li><li><a href='arch/x86/fn._mm_unpackhi_epi8.html'>arch::x86::_mm_unpackhi_epi8</a></li><li><a href='arch/x86/fn._mm_unpackhi_pd.html'>arch::x86::_mm_unpackhi_pd</a></li><li><a href='arch/x86/fn._mm_unpackhi_pi16.html'>arch::x86::_mm_unpackhi_pi16</a></li><li><a href='arch/x86/fn._mm_unpackhi_pi32.html'>arch::x86::_mm_unpackhi_pi32</a></li><li><a href='arch/x86/fn._mm_unpackhi_pi8.html'>arch::x86::_mm_unpackhi_pi8</a></li><li><a href='arch/x86/fn._mm_unpackhi_ps.html'>arch::x86::_mm_unpackhi_ps</a></li><li><a href='arch/x86/fn._mm_unpacklo_epi16.html'>arch::x86::_mm_unpacklo_epi16</a></li><li><a href='arch/x86/fn._mm_unpacklo_epi32.html'>arch::x86::_mm_unpacklo_epi32</a></li><li><a href='arch/x86/fn._mm_unpacklo_epi64.html'>arch::x86::_mm_unpacklo_epi64</a></li><li><a href='arch/x86/fn._mm_unpacklo_epi8.html'>arch::x86::_mm_unpacklo_epi8</a></li><li><a href='arch/x86/fn._mm_unpacklo_pd.html'>arch::x86::_mm_unpacklo_pd</a></li><li><a href='arch/x86/fn._mm_unpacklo_pi16.html'>arch::x86::_mm_unpacklo_pi16</a></li><li><a href='arch/x86/fn._mm_unpacklo_pi32.html'>arch::x86::_mm_unpacklo_pi32</a></li><li><a href='arch/x86/fn._mm_unpacklo_pi8.html'>arch::x86::_mm_unpacklo_pi8</a></li><li><a href='arch/x86/fn._mm_unpacklo_ps.html'>arch::x86::_mm_unpacklo_ps</a></li><li><a href='arch/x86/fn._mm_xor_pd.html'>arch::x86::_mm_xor_pd</a></li><li><a href='arch/x86/fn._mm_xor_ps.html'>arch::x86::_mm_xor_ps</a></li><li><a href='arch/x86/fn._mm_xor_si128.html'>arch::x86::_mm_xor_si128</a></li><li><a href='arch/x86/fn._mulx_u32.html'>arch::x86::_mulx_u32</a></li><li><a href='arch/x86/fn._pdep_u32.html'>arch::x86::_pdep_u32</a></li><li><a href='arch/x86/fn._pext_u32.html'>arch::x86::_pext_u32</a></li><li><a href='arch/x86/fn._popcnt32.html'>arch::x86::_popcnt32</a></li><li><a href='arch/x86/fn._rdrand16_step.html'>arch::x86::_rdrand16_step</a></li><li><a href='arch/x86/fn._rdrand32_step.html'>arch::x86::_rdrand32_step</a></li><li><a href='arch/x86/fn._rdseed16_step.html'>arch::x86::_rdseed16_step</a></li><li><a href='arch/x86/fn._rdseed32_step.html'>arch::x86::_rdseed32_step</a></li><li><a href='arch/x86/fn._rdtsc.html'>arch::x86::_rdtsc</a></li><li><a href='arch/x86/fn._subborrow_u32.html'>arch::x86::_subborrow_u32</a></li><li><a href='arch/x86/fn._t1mskc_u32.html'>arch::x86::_t1mskc_u32</a></li><li><a href='arch/x86/fn._t1mskc_u64.html'>arch::x86::_t1mskc_u64</a></li><li><a href='arch/x86/fn._tzcnt_u32.html'>arch::x86::_tzcnt_u32</a></li><li><a href='arch/x86/fn._tzmsk_u32.html'>arch::x86::_tzmsk_u32</a></li><li><a href='arch/x86/fn._tzmsk_u64.html'>arch::x86::_tzmsk_u64</a></li><li><a href='arch/x86/fn._xabort.html'>arch::x86::_xabort</a></li><li><a href='arch/x86/fn._xabort_code.html'>arch::x86::_xabort_code</a></li><li><a href='arch/x86/fn._xbegin.html'>arch::x86::_xbegin</a></li><li><a href='arch/x86/fn._xend.html'>arch::x86::_xend</a></li><li><a href='arch/x86/fn._xgetbv.html'>arch::x86::_xgetbv</a></li><li><a href='arch/x86/fn._xrstor.html'>arch::x86::_xrstor</a></li><li><a href='arch/x86/fn._xrstors.html'>arch::x86::_xrstors</a></li><li><a href='arch/x86/fn._xsave.html'>arch::x86::_xsave</a></li><li><a href='arch/x86/fn._xsavec.html'>arch::x86::_xsavec</a></li><li><a href='arch/x86/fn._xsaveopt.html'>arch::x86::_xsaveopt</a></li><li><a href='arch/x86/fn._xsaves.html'>arch::x86::_xsaves</a></li><li><a href='arch/x86/fn._xsetbv.html'>arch::x86::_xsetbv</a></li><li><a href='arch/x86/fn._xtest.html'>arch::x86::_xtest</a></li><li><a href='arch/x86/fn.has_cpuid.html'>arch::x86::has_cpuid</a></li><li><a href='arch/x86/fn.ud2.html'>arch::x86::ud2</a></li><li><a href='arch/x86_64/fn._MM_GET_EXCEPTION_MASK.html'>arch::x86_64::_MM_GET_EXCEPTION_MASK</a></li><li><a href='arch/x86_64/fn._MM_GET_EXCEPTION_STATE.html'>arch::x86_64::_MM_GET_EXCEPTION_STATE</a></li><li><a href='arch/x86_64/fn._MM_GET_FLUSH_ZERO_MODE.html'>arch::x86_64::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href='arch/x86_64/fn._MM_GET_ROUNDING_MODE.html'>arch::x86_64::_MM_GET_ROUNDING_MODE</a></li><li><a href='arch/x86_64/fn._MM_SET_EXCEPTION_MASK.html'>arch::x86_64::_MM_SET_EXCEPTION_MASK</a></li><li><a href='arch/x86_64/fn._MM_SET_EXCEPTION_STATE.html'>arch::x86_64::_MM_SET_EXCEPTION_STATE</a></li><li><a href='arch/x86_64/fn._MM_SET_FLUSH_ZERO_MODE.html'>arch::x86_64::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href='arch/x86_64/fn._MM_SET_ROUNDING_MODE.html'>arch::x86_64::_MM_SET_ROUNDING_MODE</a></li><li><a href='arch/x86_64/fn._MM_SHUFFLE.html'>arch::x86_64::_MM_SHUFFLE</a></li><li><a href='arch/x86_64/fn._MM_TRANSPOSE4_PS.html'>arch::x86_64::_MM_TRANSPOSE4_PS</a></li><li><a href='arch/x86_64/fn.__cpuid.html'>arch::x86_64::__cpuid</a></li><li><a href='arch/x86_64/fn.__cpuid_count.html'>arch::x86_64::__cpuid_count</a></li><li><a href='arch/x86_64/fn.__get_cpuid_max.html'>arch::x86_64::__get_cpuid_max</a></li><li><a href='arch/x86_64/fn.__rdtscp.html'>arch::x86_64::__rdtscp</a></li><li><a href='arch/x86_64/fn._addcarry_u32.html'>arch::x86_64::_addcarry_u32</a></li><li><a href='arch/x86_64/fn._addcarry_u64.html'>arch::x86_64::_addcarry_u64</a></li><li><a href='arch/x86_64/fn._addcarryx_u32.html'>arch::x86_64::_addcarryx_u32</a></li><li><a href='arch/x86_64/fn._addcarryx_u64.html'>arch::x86_64::_addcarryx_u64</a></li><li><a href='arch/x86_64/fn._andn_u32.html'>arch::x86_64::_andn_u32</a></li><li><a href='arch/x86_64/fn._andn_u64.html'>arch::x86_64::_andn_u64</a></li><li><a href='arch/x86_64/fn._bextr2_u32.html'>arch::x86_64::_bextr2_u32</a></li><li><a href='arch/x86_64/fn._bextr2_u64.html'>arch::x86_64::_bextr2_u64</a></li><li><a href='arch/x86_64/fn._bextr_u32.html'>arch::x86_64::_bextr_u32</a></li><li><a href='arch/x86_64/fn._bextr_u64.html'>arch::x86_64::_bextr_u64</a></li><li><a href='arch/x86_64/fn._bittest.html'>arch::x86_64::_bittest</a></li><li><a href='arch/x86_64/fn._bittest64.html'>arch::x86_64::_bittest64</a></li><li><a href='arch/x86_64/fn._bittestandcomplement.html'>arch::x86_64::_bittestandcomplement</a></li><li><a href='arch/x86_64/fn._bittestandcomplement64.html'>arch::x86_64::_bittestandcomplement64</a></li><li><a href='arch/x86_64/fn._bittestandreset.html'>arch::x86_64::_bittestandreset</a></li><li><a href='arch/x86_64/fn._bittestandreset64.html'>arch::x86_64::_bittestandreset64</a></li><li><a href='arch/x86_64/fn._bittestandset.html'>arch::x86_64::_bittestandset</a></li><li><a href='arch/x86_64/fn._bittestandset64.html'>arch::x86_64::_bittestandset64</a></li><li><a href='arch/x86_64/fn._blcfill_u32.html'>arch::x86_64::_blcfill_u32</a></li><li><a href='arch/x86_64/fn._blcfill_u64.html'>arch::x86_64::_blcfill_u64</a></li><li><a href='arch/x86_64/fn._blci_u32.html'>arch::x86_64::_blci_u32</a></li><li><a href='arch/x86_64/fn._blci_u64.html'>arch::x86_64::_blci_u64</a></li><li><a href='arch/x86_64/fn._blcic_u32.html'>arch::x86_64::_blcic_u32</a></li><li><a href='arch/x86_64/fn._blcic_u64.html'>arch::x86_64::_blcic_u64</a></li><li><a href='arch/x86_64/fn._blcmsk_u32.html'>arch::x86_64::_blcmsk_u32</a></li><li><a href='arch/x86_64/fn._blcmsk_u64.html'>arch::x86_64::_blcmsk_u64</a></li><li><a href='arch/x86_64/fn._blcs_u32.html'>arch::x86_64::_blcs_u32</a></li><li><a href='arch/x86_64/fn._blcs_u64.html'>arch::x86_64::_blcs_u64</a></li><li><a href='arch/x86_64/fn._blsfill_u32.html'>arch::x86_64::_blsfill_u32</a></li><li><a href='arch/x86_64/fn._blsfill_u64.html'>arch::x86_64::_blsfill_u64</a></li><li><a href='arch/x86_64/fn._blsi_u32.html'>arch::x86_64::_blsi_u32</a></li><li><a href='arch/x86_64/fn._blsi_u64.html'>arch::x86_64::_blsi_u64</a></li><li><a href='arch/x86_64/fn._blsic_u32.html'>arch::x86_64::_blsic_u32</a></li><li><a href='arch/x86_64/fn._blsic_u64.html'>arch::x86_64::_blsic_u64</a></li><li><a href='arch/x86_64/fn._blsmsk_u32.html'>arch::x86_64::_blsmsk_u32</a></li><li><a href='arch/x86_64/fn._blsmsk_u64.html'>arch::x86_64::_blsmsk_u64</a></li><li><a href='arch/x86_64/fn._blsr_u32.html'>arch::x86_64::_blsr_u32</a></li><li><a href='arch/x86_64/fn._blsr_u64.html'>arch::x86_64::_blsr_u64</a></li><li><a href='arch/x86_64/fn._bswap.html'>arch::x86_64::_bswap</a></li><li><a href='arch/x86_64/fn._bswap64.html'>arch::x86_64::_bswap64</a></li><li><a href='arch/x86_64/fn._bzhi_u32.html'>arch::x86_64::_bzhi_u32</a></li><li><a href='arch/x86_64/fn._bzhi_u64.html'>arch::x86_64::_bzhi_u64</a></li><li><a href='arch/x86_64/fn._fxrstor.html'>arch::x86_64::_fxrstor</a></li><li><a href='arch/x86_64/fn._fxrstor64.html'>arch::x86_64::_fxrstor64</a></li><li><a href='arch/x86_64/fn._fxsave.html'>arch::x86_64::_fxsave</a></li><li><a href='arch/x86_64/fn._fxsave64.html'>arch::x86_64::_fxsave64</a></li><li><a href='arch/x86_64/fn._lzcnt_u32.html'>arch::x86_64::_lzcnt_u32</a></li><li><a href='arch/x86_64/fn._lzcnt_u64.html'>arch::x86_64::_lzcnt_u64</a></li><li><a href='arch/x86_64/fn._m_empty.html'>arch::x86_64::_m_empty</a></li><li><a href='arch/x86_64/fn._m_maskmovq.html'>arch::x86_64::_m_maskmovq</a></li><li><a href='arch/x86_64/fn._m_paddb.html'>arch::x86_64::_m_paddb</a></li><li><a href='arch/x86_64/fn._m_paddd.html'>arch::x86_64::_m_paddd</a></li><li><a href='arch/x86_64/fn._m_paddsb.html'>arch::x86_64::_m_paddsb</a></li><li><a href='arch/x86_64/fn._m_paddsw.html'>arch::x86_64::_m_paddsw</a></li><li><a href='arch/x86_64/fn._m_paddusb.html'>arch::x86_64::_m_paddusb</a></li><li><a href='arch/x86_64/fn._m_paddusw.html'>arch::x86_64::_m_paddusw</a></li><li><a href='arch/x86_64/fn._m_paddw.html'>arch::x86_64::_m_paddw</a></li><li><a href='arch/x86_64/fn._m_pavgb.html'>arch::x86_64::_m_pavgb</a></li><li><a href='arch/x86_64/fn._m_pavgw.html'>arch::x86_64::_m_pavgw</a></li><li><a href='arch/x86_64/fn._m_pextrw.html'>arch::x86_64::_m_pextrw</a></li><li><a href='arch/x86_64/fn._m_pinsrw.html'>arch::x86_64::_m_pinsrw</a></li><li><a href='arch/x86_64/fn._m_pmaxsw.html'>arch::x86_64::_m_pmaxsw</a></li><li><a href='arch/x86_64/fn._m_pmaxub.html'>arch::x86_64::_m_pmaxub</a></li><li><a href='arch/x86_64/fn._m_pminsw.html'>arch::x86_64::_m_pminsw</a></li><li><a href='arch/x86_64/fn._m_pminub.html'>arch::x86_64::_m_pminub</a></li><li><a href='arch/x86_64/fn._m_pmovmskb.html'>arch::x86_64::_m_pmovmskb</a></li><li><a href='arch/x86_64/fn._m_pmulhuw.html'>arch::x86_64::_m_pmulhuw</a></li><li><a href='arch/x86_64/fn._m_psadbw.html'>arch::x86_64::_m_psadbw</a></li><li><a href='arch/x86_64/fn._m_pshufw.html'>arch::x86_64::_m_pshufw</a></li><li><a href='arch/x86_64/fn._m_psubb.html'>arch::x86_64::_m_psubb</a></li><li><a href='arch/x86_64/fn._m_psubd.html'>arch::x86_64::_m_psubd</a></li><li><a href='arch/x86_64/fn._m_psubsb.html'>arch::x86_64::_m_psubsb</a></li><li><a href='arch/x86_64/fn._m_psubsw.html'>arch::x86_64::_m_psubsw</a></li><li><a href='arch/x86_64/fn._m_psubusb.html'>arch::x86_64::_m_psubusb</a></li><li><a href='arch/x86_64/fn._m_psubusw.html'>arch::x86_64::_m_psubusw</a></li><li><a href='arch/x86_64/fn._m_psubw.html'>arch::x86_64::_m_psubw</a></li><li><a href='arch/x86_64/fn._mm256_abs_epi16.html'>arch::x86_64::_mm256_abs_epi16</a></li><li><a href='arch/x86_64/fn._mm256_abs_epi32.html'>arch::x86_64::_mm256_abs_epi32</a></li><li><a href='arch/x86_64/fn._mm256_abs_epi8.html'>arch::x86_64::_mm256_abs_epi8</a></li><li><a href='arch/x86_64/fn._mm256_add_epi16.html'>arch::x86_64::_mm256_add_epi16</a></li><li><a href='arch/x86_64/fn._mm256_add_epi32.html'>arch::x86_64::_mm256_add_epi32</a></li><li><a href='arch/x86_64/fn._mm256_add_epi64.html'>arch::x86_64::_mm256_add_epi64</a></li><li><a href='arch/x86_64/fn._mm256_add_epi8.html'>arch::x86_64::_mm256_add_epi8</a></li><li><a href='arch/x86_64/fn._mm256_add_pd.html'>arch::x86_64::_mm256_add_pd</a></li><li><a href='arch/x86_64/fn._mm256_add_ps.html'>arch::x86_64::_mm256_add_ps</a></li><li><a href='arch/x86_64/fn._mm256_adds_epi16.html'>arch::x86_64::_mm256_adds_epi16</a></li><li><a href='arch/x86_64/fn._mm256_adds_epi8.html'>arch::x86_64::_mm256_adds_epi8</a></li><li><a href='arch/x86_64/fn._mm256_adds_epu16.html'>arch::x86_64::_mm256_adds_epu16</a></li><li><a href='arch/x86_64/fn._mm256_adds_epu8.html'>arch::x86_64::_mm256_adds_epu8</a></li><li><a href='arch/x86_64/fn._mm256_addsub_pd.html'>arch::x86_64::_mm256_addsub_pd</a></li><li><a href='arch/x86_64/fn._mm256_addsub_ps.html'>arch::x86_64::_mm256_addsub_ps</a></li><li><a href='arch/x86_64/fn._mm256_alignr_epi8.html'>arch::x86_64::_mm256_alignr_epi8</a></li><li><a href='arch/x86_64/fn._mm256_and_pd.html'>arch::x86_64::_mm256_and_pd</a></li><li><a href='arch/x86_64/fn._mm256_and_ps.html'>arch::x86_64::_mm256_and_ps</a></li><li><a href='arch/x86_64/fn._mm256_and_si256.html'>arch::x86_64::_mm256_and_si256</a></li><li><a href='arch/x86_64/fn._mm256_andnot_pd.html'>arch::x86_64::_mm256_andnot_pd</a></li><li><a href='arch/x86_64/fn._mm256_andnot_ps.html'>arch::x86_64::_mm256_andnot_ps</a></li><li><a href='arch/x86_64/fn._mm256_andnot_si256.html'>arch::x86_64::_mm256_andnot_si256</a></li><li><a href='arch/x86_64/fn._mm256_avg_epu16.html'>arch::x86_64::_mm256_avg_epu16</a></li><li><a href='arch/x86_64/fn._mm256_avg_epu8.html'>arch::x86_64::_mm256_avg_epu8</a></li><li><a href='arch/x86_64/fn._mm256_blend_epi16.html'>arch::x86_64::_mm256_blend_epi16</a></li><li><a href='arch/x86_64/fn._mm256_blend_epi32.html'>arch::x86_64::_mm256_blend_epi32</a></li><li><a href='arch/x86_64/fn._mm256_blend_pd.html'>arch::x86_64::_mm256_blend_pd</a></li><li><a href='arch/x86_64/fn._mm256_blend_ps.html'>arch::x86_64::_mm256_blend_ps</a></li><li><a href='arch/x86_64/fn._mm256_blendv_epi8.html'>arch::x86_64::_mm256_blendv_epi8</a></li><li><a href='arch/x86_64/fn._mm256_blendv_pd.html'>arch::x86_64::_mm256_blendv_pd</a></li><li><a href='arch/x86_64/fn._mm256_blendv_ps.html'>arch::x86_64::_mm256_blendv_ps</a></li><li><a href='arch/x86_64/fn._mm256_broadcast_pd.html'>arch::x86_64::_mm256_broadcast_pd</a></li><li><a href='arch/x86_64/fn._mm256_broadcast_ps.html'>arch::x86_64::_mm256_broadcast_ps</a></li><li><a href='arch/x86_64/fn._mm256_broadcast_sd.html'>arch::x86_64::_mm256_broadcast_sd</a></li><li><a href='arch/x86_64/fn._mm256_broadcast_ss.html'>arch::x86_64::_mm256_broadcast_ss</a></li><li><a href='arch/x86_64/fn._mm256_broadcastb_epi8.html'>arch::x86_64::_mm256_broadcastb_epi8</a></li><li><a href='arch/x86_64/fn._mm256_broadcastd_epi32.html'>arch::x86_64::_mm256_broadcastd_epi32</a></li><li><a href='arch/x86_64/fn._mm256_broadcastq_epi64.html'>arch::x86_64::_mm256_broadcastq_epi64</a></li><li><a href='arch/x86_64/fn._mm256_broadcastsd_pd.html'>arch::x86_64::_mm256_broadcastsd_pd</a></li><li><a href='arch/x86_64/fn._mm256_broadcastsi128_si256.html'>arch::x86_64::_mm256_broadcastsi128_si256</a></li><li><a href='arch/x86_64/fn._mm256_broadcastss_ps.html'>arch::x86_64::_mm256_broadcastss_ps</a></li><li><a href='arch/x86_64/fn._mm256_broadcastw_epi16.html'>arch::x86_64::_mm256_broadcastw_epi16</a></li><li><a href='arch/x86_64/fn._mm256_bslli_epi128.html'>arch::x86_64::_mm256_bslli_epi128</a></li><li><a href='arch/x86_64/fn._mm256_bsrli_epi128.html'>arch::x86_64::_mm256_bsrli_epi128</a></li><li><a href='arch/x86_64/fn._mm256_castpd128_pd256.html'>arch::x86_64::_mm256_castpd128_pd256</a></li><li><a href='arch/x86_64/fn._mm256_castpd256_pd128.html'>arch::x86_64::_mm256_castpd256_pd128</a></li><li><a href='arch/x86_64/fn._mm256_castpd_ps.html'>arch::x86_64::_mm256_castpd_ps</a></li><li><a href='arch/x86_64/fn._mm256_castpd_si256.html'>arch::x86_64::_mm256_castpd_si256</a></li><li><a href='arch/x86_64/fn._mm256_castps128_ps256.html'>arch::x86_64::_mm256_castps128_ps256</a></li><li><a href='arch/x86_64/fn._mm256_castps256_ps128.html'>arch::x86_64::_mm256_castps256_ps128</a></li><li><a href='arch/x86_64/fn._mm256_castps_pd.html'>arch::x86_64::_mm256_castps_pd</a></li><li><a href='arch/x86_64/fn._mm256_castps_si256.html'>arch::x86_64::_mm256_castps_si256</a></li><li><a href='arch/x86_64/fn._mm256_castsi128_si256.html'>arch::x86_64::_mm256_castsi128_si256</a></li><li><a href='arch/x86_64/fn._mm256_castsi256_pd.html'>arch::x86_64::_mm256_castsi256_pd</a></li><li><a href='arch/x86_64/fn._mm256_castsi256_ps.html'>arch::x86_64::_mm256_castsi256_ps</a></li><li><a href='arch/x86_64/fn._mm256_castsi256_si128.html'>arch::x86_64::_mm256_castsi256_si128</a></li><li><a href='arch/x86_64/fn._mm256_ceil_pd.html'>arch::x86_64::_mm256_ceil_pd</a></li><li><a href='arch/x86_64/fn._mm256_ceil_ps.html'>arch::x86_64::_mm256_ceil_ps</a></li><li><a href='arch/x86_64/fn._mm256_cmp_pd.html'>arch::x86_64::_mm256_cmp_pd</a></li><li><a href='arch/x86_64/fn._mm256_cmp_ps.html'>arch::x86_64::_mm256_cmp_ps</a></li><li><a href='arch/x86_64/fn._mm256_cmpeq_epi16.html'>arch::x86_64::_mm256_cmpeq_epi16</a></li><li><a href='arch/x86_64/fn._mm256_cmpeq_epi32.html'>arch::x86_64::_mm256_cmpeq_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cmpeq_epi64.html'>arch::x86_64::_mm256_cmpeq_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cmpeq_epi8.html'>arch::x86_64::_mm256_cmpeq_epi8</a></li><li><a href='arch/x86_64/fn._mm256_cmpgt_epi16.html'>arch::x86_64::_mm256_cmpgt_epi16</a></li><li><a href='arch/x86_64/fn._mm256_cmpgt_epi32.html'>arch::x86_64::_mm256_cmpgt_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cmpgt_epi64.html'>arch::x86_64::_mm256_cmpgt_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cmpgt_epi8.html'>arch::x86_64::_mm256_cmpgt_epi8</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi16_epi32.html'>arch::x86_64::_mm256_cvtepi16_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi16_epi64.html'>arch::x86_64::_mm256_cvtepi16_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi32_epi64.html'>arch::x86_64::_mm256_cvtepi32_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi32_pd.html'>arch::x86_64::_mm256_cvtepi32_pd</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi32_ps.html'>arch::x86_64::_mm256_cvtepi32_ps</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi8_epi16.html'>arch::x86_64::_mm256_cvtepi8_epi16</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi8_epi32.html'>arch::x86_64::_mm256_cvtepi8_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cvtepi8_epi64.html'>arch::x86_64::_mm256_cvtepi8_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cvtepu16_epi32.html'>arch::x86_64::_mm256_cvtepu16_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cvtepu16_epi64.html'>arch::x86_64::_mm256_cvtepu16_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cvtepu32_epi64.html'>arch::x86_64::_mm256_cvtepu32_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cvtepu8_epi16.html'>arch::x86_64::_mm256_cvtepu8_epi16</a></li><li><a href='arch/x86_64/fn._mm256_cvtepu8_epi32.html'>arch::x86_64::_mm256_cvtepu8_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cvtepu8_epi64.html'>arch::x86_64::_mm256_cvtepu8_epi64</a></li><li><a href='arch/x86_64/fn._mm256_cvtpd_epi32.html'>arch::x86_64::_mm256_cvtpd_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cvtpd_ps.html'>arch::x86_64::_mm256_cvtpd_ps</a></li><li><a href='arch/x86_64/fn._mm256_cvtph_ps.html'>arch::x86_64::_mm256_cvtph_ps</a></li><li><a href='arch/x86_64/fn._mm256_cvtps_epi32.html'>arch::x86_64::_mm256_cvtps_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cvtps_pd.html'>arch::x86_64::_mm256_cvtps_pd</a></li><li><a href='arch/x86_64/fn._mm256_cvtps_ph.html'>arch::x86_64::_mm256_cvtps_ph</a></li><li><a href='arch/x86_64/fn._mm256_cvtsd_f64.html'>arch::x86_64::_mm256_cvtsd_f64</a></li><li><a href='arch/x86_64/fn._mm256_cvtsi256_si32.html'>arch::x86_64::_mm256_cvtsi256_si32</a></li><li><a href='arch/x86_64/fn._mm256_cvtss_f32.html'>arch::x86_64::_mm256_cvtss_f32</a></li><li><a href='arch/x86_64/fn._mm256_cvttpd_epi32.html'>arch::x86_64::_mm256_cvttpd_epi32</a></li><li><a href='arch/x86_64/fn._mm256_cvttps_epi32.html'>arch::x86_64::_mm256_cvttps_epi32</a></li><li><a href='arch/x86_64/fn._mm256_div_pd.html'>arch::x86_64::_mm256_div_pd</a></li><li><a href='arch/x86_64/fn._mm256_div_ps.html'>arch::x86_64::_mm256_div_ps</a></li><li><a href='arch/x86_64/fn._mm256_dp_ps.html'>arch::x86_64::_mm256_dp_ps</a></li><li><a href='arch/x86_64/fn._mm256_extract_epi16.html'>arch::x86_64::_mm256_extract_epi16</a></li><li><a href='arch/x86_64/fn._mm256_extract_epi32.html'>arch::x86_64::_mm256_extract_epi32</a></li><li><a href='arch/x86_64/fn._mm256_extract_epi64.html'>arch::x86_64::_mm256_extract_epi64</a></li><li><a href='arch/x86_64/fn._mm256_extract_epi8.html'>arch::x86_64::_mm256_extract_epi8</a></li><li><a href='arch/x86_64/fn._mm256_extractf128_pd.html'>arch::x86_64::_mm256_extractf128_pd</a></li><li><a href='arch/x86_64/fn._mm256_extractf128_ps.html'>arch::x86_64::_mm256_extractf128_ps</a></li><li><a href='arch/x86_64/fn._mm256_extractf128_si256.html'>arch::x86_64::_mm256_extractf128_si256</a></li><li><a href='arch/x86_64/fn._mm256_extracti128_si256.html'>arch::x86_64::_mm256_extracti128_si256</a></li><li><a href='arch/x86_64/fn._mm256_floor_pd.html'>arch::x86_64::_mm256_floor_pd</a></li><li><a href='arch/x86_64/fn._mm256_floor_ps.html'>arch::x86_64::_mm256_floor_ps</a></li><li><a href='arch/x86_64/fn._mm256_fmadd_pd.html'>arch::x86_64::_mm256_fmadd_pd</a></li><li><a href='arch/x86_64/fn._mm256_fmadd_ps.html'>arch::x86_64::_mm256_fmadd_ps</a></li><li><a href='arch/x86_64/fn._mm256_fmaddsub_pd.html'>arch::x86_64::_mm256_fmaddsub_pd</a></li><li><a href='arch/x86_64/fn._mm256_fmaddsub_ps.html'>arch::x86_64::_mm256_fmaddsub_ps</a></li><li><a href='arch/x86_64/fn._mm256_fmsub_pd.html'>arch::x86_64::_mm256_fmsub_pd</a></li><li><a href='arch/x86_64/fn._mm256_fmsub_ps.html'>arch::x86_64::_mm256_fmsub_ps</a></li><li><a href='arch/x86_64/fn._mm256_fmsubadd_pd.html'>arch::x86_64::_mm256_fmsubadd_pd</a></li><li><a href='arch/x86_64/fn._mm256_fmsubadd_ps.html'>arch::x86_64::_mm256_fmsubadd_ps</a></li><li><a href='arch/x86_64/fn._mm256_fnmadd_pd.html'>arch::x86_64::_mm256_fnmadd_pd</a></li><li><a href='arch/x86_64/fn._mm256_fnmadd_ps.html'>arch::x86_64::_mm256_fnmadd_ps</a></li><li><a href='arch/x86_64/fn._mm256_fnmsub_pd.html'>arch::x86_64::_mm256_fnmsub_pd</a></li><li><a href='arch/x86_64/fn._mm256_fnmsub_ps.html'>arch::x86_64::_mm256_fnmsub_ps</a></li><li><a href='arch/x86_64/fn._mm256_hadd_epi16.html'>arch::x86_64::_mm256_hadd_epi16</a></li><li><a href='arch/x86_64/fn._mm256_hadd_epi32.html'>arch::x86_64::_mm256_hadd_epi32</a></li><li><a href='arch/x86_64/fn._mm256_hadd_pd.html'>arch::x86_64::_mm256_hadd_pd</a></li><li><a href='arch/x86_64/fn._mm256_hadd_ps.html'>arch::x86_64::_mm256_hadd_ps</a></li><li><a href='arch/x86_64/fn._mm256_hadds_epi16.html'>arch::x86_64::_mm256_hadds_epi16</a></li><li><a href='arch/x86_64/fn._mm256_hsub_epi16.html'>arch::x86_64::_mm256_hsub_epi16</a></li><li><a href='arch/x86_64/fn._mm256_hsub_epi32.html'>arch::x86_64::_mm256_hsub_epi32</a></li><li><a href='arch/x86_64/fn._mm256_hsub_pd.html'>arch::x86_64::_mm256_hsub_pd</a></li><li><a href='arch/x86_64/fn._mm256_hsub_ps.html'>arch::x86_64::_mm256_hsub_ps</a></li><li><a href='arch/x86_64/fn._mm256_hsubs_epi16.html'>arch::x86_64::_mm256_hsubs_epi16</a></li><li><a href='arch/x86_64/fn._mm256_i32gather_epi32.html'>arch::x86_64::_mm256_i32gather_epi32</a></li><li><a href='arch/x86_64/fn._mm256_i32gather_epi64.html'>arch::x86_64::_mm256_i32gather_epi64</a></li><li><a href='arch/x86_64/fn._mm256_i32gather_pd.html'>arch::x86_64::_mm256_i32gather_pd</a></li><li><a href='arch/x86_64/fn._mm256_i32gather_ps.html'>arch::x86_64::_mm256_i32gather_ps</a></li><li><a href='arch/x86_64/fn._mm256_i64gather_epi32.html'>arch::x86_64::_mm256_i64gather_epi32</a></li><li><a href='arch/x86_64/fn._mm256_i64gather_epi64.html'>arch::x86_64::_mm256_i64gather_epi64</a></li><li><a href='arch/x86_64/fn._mm256_i64gather_pd.html'>arch::x86_64::_mm256_i64gather_pd</a></li><li><a href='arch/x86_64/fn._mm256_i64gather_ps.html'>arch::x86_64::_mm256_i64gather_ps</a></li><li><a href='arch/x86_64/fn._mm256_insert_epi16.html'>arch::x86_64::_mm256_insert_epi16</a></li><li><a href='arch/x86_64/fn._mm256_insert_epi32.html'>arch::x86_64::_mm256_insert_epi32</a></li><li><a href='arch/x86_64/fn._mm256_insert_epi64.html'>arch::x86_64::_mm256_insert_epi64</a></li><li><a href='arch/x86_64/fn._mm256_insert_epi8.html'>arch::x86_64::_mm256_insert_epi8</a></li><li><a href='arch/x86_64/fn._mm256_insertf128_pd.html'>arch::x86_64::_mm256_insertf128_pd</a></li><li><a href='arch/x86_64/fn._mm256_insertf128_ps.html'>arch::x86_64::_mm256_insertf128_ps</a></li><li><a href='arch/x86_64/fn._mm256_insertf128_si256.html'>arch::x86_64::_mm256_insertf128_si256</a></li><li><a href='arch/x86_64/fn._mm256_inserti128_si256.html'>arch::x86_64::_mm256_inserti128_si256</a></li><li><a href='arch/x86_64/fn._mm256_lddqu_si256.html'>arch::x86_64::_mm256_lddqu_si256</a></li><li><a href='arch/x86_64/fn._mm256_load_pd.html'>arch::x86_64::_mm256_load_pd</a></li><li><a href='arch/x86_64/fn._mm256_load_ps.html'>arch::x86_64::_mm256_load_ps</a></li><li><a href='arch/x86_64/fn._mm256_load_si256.html'>arch::x86_64::_mm256_load_si256</a></li><li><a href='arch/x86_64/fn._mm256_loadu2_m128.html'>arch::x86_64::_mm256_loadu2_m128</a></li><li><a href='arch/x86_64/fn._mm256_loadu2_m128d.html'>arch::x86_64::_mm256_loadu2_m128d</a></li><li><a href='arch/x86_64/fn._mm256_loadu2_m128i.html'>arch::x86_64::_mm256_loadu2_m128i</a></li><li><a href='arch/x86_64/fn._mm256_loadu_pd.html'>arch::x86_64::_mm256_loadu_pd</a></li><li><a href='arch/x86_64/fn._mm256_loadu_ps.html'>arch::x86_64::_mm256_loadu_ps</a></li><li><a href='arch/x86_64/fn._mm256_loadu_si256.html'>arch::x86_64::_mm256_loadu_si256</a></li><li><a href='arch/x86_64/fn._mm256_madd52hi_epu64.html'>arch::x86_64::_mm256_madd52hi_epu64</a></li><li><a href='arch/x86_64/fn._mm256_madd52lo_epu64.html'>arch::x86_64::_mm256_madd52lo_epu64</a></li><li><a href='arch/x86_64/fn._mm256_madd_epi16.html'>arch::x86_64::_mm256_madd_epi16</a></li><li><a href='arch/x86_64/fn._mm256_maddubs_epi16.html'>arch::x86_64::_mm256_maddubs_epi16</a></li><li><a href='arch/x86_64/fn._mm256_mask_i32gather_epi32.html'>arch::x86_64::_mm256_mask_i32gather_epi32</a></li><li><a href='arch/x86_64/fn._mm256_mask_i32gather_epi64.html'>arch::x86_64::_mm256_mask_i32gather_epi64</a></li><li><a href='arch/x86_64/fn._mm256_mask_i32gather_pd.html'>arch::x86_64::_mm256_mask_i32gather_pd</a></li><li><a href='arch/x86_64/fn._mm256_mask_i32gather_ps.html'>arch::x86_64::_mm256_mask_i32gather_ps</a></li><li><a href='arch/x86_64/fn._mm256_mask_i64gather_epi32.html'>arch::x86_64::_mm256_mask_i64gather_epi32</a></li><li><a href='arch/x86_64/fn._mm256_mask_i64gather_epi64.html'>arch::x86_64::_mm256_mask_i64gather_epi64</a></li><li><a href='arch/x86_64/fn._mm256_mask_i64gather_pd.html'>arch::x86_64::_mm256_mask_i64gather_pd</a></li><li><a href='arch/x86_64/fn._mm256_mask_i64gather_ps.html'>arch::x86_64::_mm256_mask_i64gather_ps</a></li><li><a href='arch/x86_64/fn._mm256_maskload_epi32.html'>arch::x86_64::_mm256_maskload_epi32</a></li><li><a href='arch/x86_64/fn._mm256_maskload_epi64.html'>arch::x86_64::_mm256_maskload_epi64</a></li><li><a href='arch/x86_64/fn._mm256_maskload_pd.html'>arch::x86_64::_mm256_maskload_pd</a></li><li><a href='arch/x86_64/fn._mm256_maskload_ps.html'>arch::x86_64::_mm256_maskload_ps</a></li><li><a href='arch/x86_64/fn._mm256_maskstore_epi32.html'>arch::x86_64::_mm256_maskstore_epi32</a></li><li><a href='arch/x86_64/fn._mm256_maskstore_epi64.html'>arch::x86_64::_mm256_maskstore_epi64</a></li><li><a href='arch/x86_64/fn._mm256_maskstore_pd.html'>arch::x86_64::_mm256_maskstore_pd</a></li><li><a href='arch/x86_64/fn._mm256_maskstore_ps.html'>arch::x86_64::_mm256_maskstore_ps</a></li><li><a href='arch/x86_64/fn._mm256_max_epi16.html'>arch::x86_64::_mm256_max_epi16</a></li><li><a href='arch/x86_64/fn._mm256_max_epi32.html'>arch::x86_64::_mm256_max_epi32</a></li><li><a href='arch/x86_64/fn._mm256_max_epi8.html'>arch::x86_64::_mm256_max_epi8</a></li><li><a href='arch/x86_64/fn._mm256_max_epu16.html'>arch::x86_64::_mm256_max_epu16</a></li><li><a href='arch/x86_64/fn._mm256_max_epu32.html'>arch::x86_64::_mm256_max_epu32</a></li><li><a href='arch/x86_64/fn._mm256_max_epu8.html'>arch::x86_64::_mm256_max_epu8</a></li><li><a href='arch/x86_64/fn._mm256_max_pd.html'>arch::x86_64::_mm256_max_pd</a></li><li><a href='arch/x86_64/fn._mm256_max_ps.html'>arch::x86_64::_mm256_max_ps</a></li><li><a href='arch/x86_64/fn._mm256_min_epi16.html'>arch::x86_64::_mm256_min_epi16</a></li><li><a href='arch/x86_64/fn._mm256_min_epi32.html'>arch::x86_64::_mm256_min_epi32</a></li><li><a href='arch/x86_64/fn._mm256_min_epi8.html'>arch::x86_64::_mm256_min_epi8</a></li><li><a href='arch/x86_64/fn._mm256_min_epu16.html'>arch::x86_64::_mm256_min_epu16</a></li><li><a href='arch/x86_64/fn._mm256_min_epu32.html'>arch::x86_64::_mm256_min_epu32</a></li><li><a href='arch/x86_64/fn._mm256_min_epu8.html'>arch::x86_64::_mm256_min_epu8</a></li><li><a href='arch/x86_64/fn._mm256_min_pd.html'>arch::x86_64::_mm256_min_pd</a></li><li><a href='arch/x86_64/fn._mm256_min_ps.html'>arch::x86_64::_mm256_min_ps</a></li><li><a href='arch/x86_64/fn._mm256_movedup_pd.html'>arch::x86_64::_mm256_movedup_pd</a></li><li><a href='arch/x86_64/fn._mm256_movehdup_ps.html'>arch::x86_64::_mm256_movehdup_ps</a></li><li><a href='arch/x86_64/fn._mm256_moveldup_ps.html'>arch::x86_64::_mm256_moveldup_ps</a></li><li><a href='arch/x86_64/fn._mm256_movemask_epi8.html'>arch::x86_64::_mm256_movemask_epi8</a></li><li><a href='arch/x86_64/fn._mm256_movemask_pd.html'>arch::x86_64::_mm256_movemask_pd</a></li><li><a href='arch/x86_64/fn._mm256_movemask_ps.html'>arch::x86_64::_mm256_movemask_ps</a></li><li><a href='arch/x86_64/fn._mm256_mpsadbw_epu8.html'>arch::x86_64::_mm256_mpsadbw_epu8</a></li><li><a href='arch/x86_64/fn._mm256_mul_epi32.html'>arch::x86_64::_mm256_mul_epi32</a></li><li><a href='arch/x86_64/fn._mm256_mul_epu32.html'>arch::x86_64::_mm256_mul_epu32</a></li><li><a href='arch/x86_64/fn._mm256_mul_pd.html'>arch::x86_64::_mm256_mul_pd</a></li><li><a href='arch/x86_64/fn._mm256_mul_ps.html'>arch::x86_64::_mm256_mul_ps</a></li><li><a href='arch/x86_64/fn._mm256_mulhi_epi16.html'>arch::x86_64::_mm256_mulhi_epi16</a></li><li><a href='arch/x86_64/fn._mm256_mulhi_epu16.html'>arch::x86_64::_mm256_mulhi_epu16</a></li><li><a href='arch/x86_64/fn._mm256_mulhrs_epi16.html'>arch::x86_64::_mm256_mulhrs_epi16</a></li><li><a href='arch/x86_64/fn._mm256_mullo_epi16.html'>arch::x86_64::_mm256_mullo_epi16</a></li><li><a href='arch/x86_64/fn._mm256_mullo_epi32.html'>arch::x86_64::_mm256_mullo_epi32</a></li><li><a href='arch/x86_64/fn._mm256_or_pd.html'>arch::x86_64::_mm256_or_pd</a></li><li><a href='arch/x86_64/fn._mm256_or_ps.html'>arch::x86_64::_mm256_or_ps</a></li><li><a href='arch/x86_64/fn._mm256_or_si256.html'>arch::x86_64::_mm256_or_si256</a></li><li><a href='arch/x86_64/fn._mm256_packs_epi16.html'>arch::x86_64::_mm256_packs_epi16</a></li><li><a href='arch/x86_64/fn._mm256_packs_epi32.html'>arch::x86_64::_mm256_packs_epi32</a></li><li><a href='arch/x86_64/fn._mm256_packus_epi16.html'>arch::x86_64::_mm256_packus_epi16</a></li><li><a href='arch/x86_64/fn._mm256_packus_epi32.html'>arch::x86_64::_mm256_packus_epi32</a></li><li><a href='arch/x86_64/fn._mm256_permute2f128_pd.html'>arch::x86_64::_mm256_permute2f128_pd</a></li><li><a href='arch/x86_64/fn._mm256_permute2f128_ps.html'>arch::x86_64::_mm256_permute2f128_ps</a></li><li><a href='arch/x86_64/fn._mm256_permute2f128_si256.html'>arch::x86_64::_mm256_permute2f128_si256</a></li><li><a href='arch/x86_64/fn._mm256_permute2x128_si256.html'>arch::x86_64::_mm256_permute2x128_si256</a></li><li><a href='arch/x86_64/fn._mm256_permute4x64_epi64.html'>arch::x86_64::_mm256_permute4x64_epi64</a></li><li><a href='arch/x86_64/fn._mm256_permute4x64_pd.html'>arch::x86_64::_mm256_permute4x64_pd</a></li><li><a href='arch/x86_64/fn._mm256_permute_pd.html'>arch::x86_64::_mm256_permute_pd</a></li><li><a href='arch/x86_64/fn._mm256_permute_ps.html'>arch::x86_64::_mm256_permute_ps</a></li><li><a href='arch/x86_64/fn._mm256_permutevar8x32_epi32.html'>arch::x86_64::_mm256_permutevar8x32_epi32</a></li><li><a href='arch/x86_64/fn._mm256_permutevar8x32_ps.html'>arch::x86_64::_mm256_permutevar8x32_ps</a></li><li><a href='arch/x86_64/fn._mm256_permutevar_pd.html'>arch::x86_64::_mm256_permutevar_pd</a></li><li><a href='arch/x86_64/fn._mm256_permutevar_ps.html'>arch::x86_64::_mm256_permutevar_ps</a></li><li><a href='arch/x86_64/fn._mm256_rcp_ps.html'>arch::x86_64::_mm256_rcp_ps</a></li><li><a href='arch/x86_64/fn._mm256_round_pd.html'>arch::x86_64::_mm256_round_pd</a></li><li><a href='arch/x86_64/fn._mm256_round_ps.html'>arch::x86_64::_mm256_round_ps</a></li><li><a href='arch/x86_64/fn._mm256_rsqrt_ps.html'>arch::x86_64::_mm256_rsqrt_ps</a></li><li><a href='arch/x86_64/fn._mm256_sad_epu8.html'>arch::x86_64::_mm256_sad_epu8</a></li><li><a href='arch/x86_64/fn._mm256_set1_epi16.html'>arch::x86_64::_mm256_set1_epi16</a></li><li><a href='arch/x86_64/fn._mm256_set1_epi32.html'>arch::x86_64::_mm256_set1_epi32</a></li><li><a href='arch/x86_64/fn._mm256_set1_epi64x.html'>arch::x86_64::_mm256_set1_epi64x</a></li><li><a href='arch/x86_64/fn._mm256_set1_epi8.html'>arch::x86_64::_mm256_set1_epi8</a></li><li><a href='arch/x86_64/fn._mm256_set1_pd.html'>arch::x86_64::_mm256_set1_pd</a></li><li><a href='arch/x86_64/fn._mm256_set1_ps.html'>arch::x86_64::_mm256_set1_ps</a></li><li><a href='arch/x86_64/fn._mm256_set_epi16.html'>arch::x86_64::_mm256_set_epi16</a></li><li><a href='arch/x86_64/fn._mm256_set_epi32.html'>arch::x86_64::_mm256_set_epi32</a></li><li><a href='arch/x86_64/fn._mm256_set_epi64x.html'>arch::x86_64::_mm256_set_epi64x</a></li><li><a href='arch/x86_64/fn._mm256_set_epi8.html'>arch::x86_64::_mm256_set_epi8</a></li><li><a href='arch/x86_64/fn._mm256_set_m128.html'>arch::x86_64::_mm256_set_m128</a></li><li><a href='arch/x86_64/fn._mm256_set_m128d.html'>arch::x86_64::_mm256_set_m128d</a></li><li><a href='arch/x86_64/fn._mm256_set_m128i.html'>arch::x86_64::_mm256_set_m128i</a></li><li><a href='arch/x86_64/fn._mm256_set_pd.html'>arch::x86_64::_mm256_set_pd</a></li><li><a href='arch/x86_64/fn._mm256_set_ps.html'>arch::x86_64::_mm256_set_ps</a></li><li><a href='arch/x86_64/fn._mm256_setr_epi16.html'>arch::x86_64::_mm256_setr_epi16</a></li><li><a href='arch/x86_64/fn._mm256_setr_epi32.html'>arch::x86_64::_mm256_setr_epi32</a></li><li><a href='arch/x86_64/fn._mm256_setr_epi64x.html'>arch::x86_64::_mm256_setr_epi64x</a></li><li><a href='arch/x86_64/fn._mm256_setr_epi8.html'>arch::x86_64::_mm256_setr_epi8</a></li><li><a href='arch/x86_64/fn._mm256_setr_m128.html'>arch::x86_64::_mm256_setr_m128</a></li><li><a href='arch/x86_64/fn._mm256_setr_m128d.html'>arch::x86_64::_mm256_setr_m128d</a></li><li><a href='arch/x86_64/fn._mm256_setr_m128i.html'>arch::x86_64::_mm256_setr_m128i</a></li><li><a href='arch/x86_64/fn._mm256_setr_pd.html'>arch::x86_64::_mm256_setr_pd</a></li><li><a href='arch/x86_64/fn._mm256_setr_ps.html'>arch::x86_64::_mm256_setr_ps</a></li><li><a href='arch/x86_64/fn._mm256_setzero_pd.html'>arch::x86_64::_mm256_setzero_pd</a></li><li><a href='arch/x86_64/fn._mm256_setzero_ps.html'>arch::x86_64::_mm256_setzero_ps</a></li><li><a href='arch/x86_64/fn._mm256_setzero_si256.html'>arch::x86_64::_mm256_setzero_si256</a></li><li><a href='arch/x86_64/fn._mm256_shuffle_epi32.html'>arch::x86_64::_mm256_shuffle_epi32</a></li><li><a href='arch/x86_64/fn._mm256_shuffle_epi8.html'>arch::x86_64::_mm256_shuffle_epi8</a></li><li><a href='arch/x86_64/fn._mm256_shuffle_pd.html'>arch::x86_64::_mm256_shuffle_pd</a></li><li><a href='arch/x86_64/fn._mm256_shuffle_ps.html'>arch::x86_64::_mm256_shuffle_ps</a></li><li><a href='arch/x86_64/fn._mm256_shufflehi_epi16.html'>arch::x86_64::_mm256_shufflehi_epi16</a></li><li><a href='arch/x86_64/fn._mm256_shufflelo_epi16.html'>arch::x86_64::_mm256_shufflelo_epi16</a></li><li><a href='arch/x86_64/fn._mm256_sign_epi16.html'>arch::x86_64::_mm256_sign_epi16</a></li><li><a href='arch/x86_64/fn._mm256_sign_epi32.html'>arch::x86_64::_mm256_sign_epi32</a></li><li><a href='arch/x86_64/fn._mm256_sign_epi8.html'>arch::x86_64::_mm256_sign_epi8</a></li><li><a href='arch/x86_64/fn._mm256_sll_epi16.html'>arch::x86_64::_mm256_sll_epi16</a></li><li><a href='arch/x86_64/fn._mm256_sll_epi32.html'>arch::x86_64::_mm256_sll_epi32</a></li><li><a href='arch/x86_64/fn._mm256_sll_epi64.html'>arch::x86_64::_mm256_sll_epi64</a></li><li><a href='arch/x86_64/fn._mm256_slli_epi16.html'>arch::x86_64::_mm256_slli_epi16</a></li><li><a href='arch/x86_64/fn._mm256_slli_epi32.html'>arch::x86_64::_mm256_slli_epi32</a></li><li><a href='arch/x86_64/fn._mm256_slli_epi64.html'>arch::x86_64::_mm256_slli_epi64</a></li><li><a href='arch/x86_64/fn._mm256_slli_si256.html'>arch::x86_64::_mm256_slli_si256</a></li><li><a href='arch/x86_64/fn._mm256_sllv_epi32.html'>arch::x86_64::_mm256_sllv_epi32</a></li><li><a href='arch/x86_64/fn._mm256_sllv_epi64.html'>arch::x86_64::_mm256_sllv_epi64</a></li><li><a href='arch/x86_64/fn._mm256_sqrt_pd.html'>arch::x86_64::_mm256_sqrt_pd</a></li><li><a href='arch/x86_64/fn._mm256_sqrt_ps.html'>arch::x86_64::_mm256_sqrt_ps</a></li><li><a href='arch/x86_64/fn._mm256_sra_epi16.html'>arch::x86_64::_mm256_sra_epi16</a></li><li><a href='arch/x86_64/fn._mm256_sra_epi32.html'>arch::x86_64::_mm256_sra_epi32</a></li><li><a href='arch/x86_64/fn._mm256_srai_epi16.html'>arch::x86_64::_mm256_srai_epi16</a></li><li><a href='arch/x86_64/fn._mm256_srai_epi32.html'>arch::x86_64::_mm256_srai_epi32</a></li><li><a href='arch/x86_64/fn._mm256_srav_epi32.html'>arch::x86_64::_mm256_srav_epi32</a></li><li><a href='arch/x86_64/fn._mm256_srl_epi16.html'>arch::x86_64::_mm256_srl_epi16</a></li><li><a href='arch/x86_64/fn._mm256_srl_epi32.html'>arch::x86_64::_mm256_srl_epi32</a></li><li><a href='arch/x86_64/fn._mm256_srl_epi64.html'>arch::x86_64::_mm256_srl_epi64</a></li><li><a href='arch/x86_64/fn._mm256_srli_epi16.html'>arch::x86_64::_mm256_srli_epi16</a></li><li><a href='arch/x86_64/fn._mm256_srli_epi32.html'>arch::x86_64::_mm256_srli_epi32</a></li><li><a href='arch/x86_64/fn._mm256_srli_epi64.html'>arch::x86_64::_mm256_srli_epi64</a></li><li><a href='arch/x86_64/fn._mm256_srli_si256.html'>arch::x86_64::_mm256_srli_si256</a></li><li><a href='arch/x86_64/fn._mm256_srlv_epi32.html'>arch::x86_64::_mm256_srlv_epi32</a></li><li><a href='arch/x86_64/fn._mm256_srlv_epi64.html'>arch::x86_64::_mm256_srlv_epi64</a></li><li><a href='arch/x86_64/fn._mm256_store_pd.html'>arch::x86_64::_mm256_store_pd</a></li><li><a href='arch/x86_64/fn._mm256_store_ps.html'>arch::x86_64::_mm256_store_ps</a></li><li><a href='arch/x86_64/fn._mm256_store_si256.html'>arch::x86_64::_mm256_store_si256</a></li><li><a href='arch/x86_64/fn._mm256_storeu2_m128.html'>arch::x86_64::_mm256_storeu2_m128</a></li><li><a href='arch/x86_64/fn._mm256_storeu2_m128d.html'>arch::x86_64::_mm256_storeu2_m128d</a></li><li><a href='arch/x86_64/fn._mm256_storeu2_m128i.html'>arch::x86_64::_mm256_storeu2_m128i</a></li><li><a href='arch/x86_64/fn._mm256_storeu_pd.html'>arch::x86_64::_mm256_storeu_pd</a></li><li><a href='arch/x86_64/fn._mm256_storeu_ps.html'>arch::x86_64::_mm256_storeu_ps</a></li><li><a href='arch/x86_64/fn._mm256_storeu_si256.html'>arch::x86_64::_mm256_storeu_si256</a></li><li><a href='arch/x86_64/fn._mm256_stream_pd.html'>arch::x86_64::_mm256_stream_pd</a></li><li><a href='arch/x86_64/fn._mm256_stream_ps.html'>arch::x86_64::_mm256_stream_ps</a></li><li><a href='arch/x86_64/fn._mm256_stream_si256.html'>arch::x86_64::_mm256_stream_si256</a></li><li><a href='arch/x86_64/fn._mm256_sub_epi16.html'>arch::x86_64::_mm256_sub_epi16</a></li><li><a href='arch/x86_64/fn._mm256_sub_epi32.html'>arch::x86_64::_mm256_sub_epi32</a></li><li><a href='arch/x86_64/fn._mm256_sub_epi64.html'>arch::x86_64::_mm256_sub_epi64</a></li><li><a href='arch/x86_64/fn._mm256_sub_epi8.html'>arch::x86_64::_mm256_sub_epi8</a></li><li><a href='arch/x86_64/fn._mm256_sub_pd.html'>arch::x86_64::_mm256_sub_pd</a></li><li><a href='arch/x86_64/fn._mm256_sub_ps.html'>arch::x86_64::_mm256_sub_ps</a></li><li><a href='arch/x86_64/fn._mm256_subs_epi16.html'>arch::x86_64::_mm256_subs_epi16</a></li><li><a href='arch/x86_64/fn._mm256_subs_epi8.html'>arch::x86_64::_mm256_subs_epi8</a></li><li><a href='arch/x86_64/fn._mm256_subs_epu16.html'>arch::x86_64::_mm256_subs_epu16</a></li><li><a href='arch/x86_64/fn._mm256_subs_epu8.html'>arch::x86_64::_mm256_subs_epu8</a></li><li><a href='arch/x86_64/fn._mm256_testc_pd.html'>arch::x86_64::_mm256_testc_pd</a></li><li><a href='arch/x86_64/fn._mm256_testc_ps.html'>arch::x86_64::_mm256_testc_ps</a></li><li><a href='arch/x86_64/fn._mm256_testc_si256.html'>arch::x86_64::_mm256_testc_si256</a></li><li><a href='arch/x86_64/fn._mm256_testnzc_pd.html'>arch::x86_64::_mm256_testnzc_pd</a></li><li><a href='arch/x86_64/fn._mm256_testnzc_ps.html'>arch::x86_64::_mm256_testnzc_ps</a></li><li><a href='arch/x86_64/fn._mm256_testnzc_si256.html'>arch::x86_64::_mm256_testnzc_si256</a></li><li><a href='arch/x86_64/fn._mm256_testz_pd.html'>arch::x86_64::_mm256_testz_pd</a></li><li><a href='arch/x86_64/fn._mm256_testz_ps.html'>arch::x86_64::_mm256_testz_ps</a></li><li><a href='arch/x86_64/fn._mm256_testz_si256.html'>arch::x86_64::_mm256_testz_si256</a></li><li><a href='arch/x86_64/fn._mm256_undefined_pd.html'>arch::x86_64::_mm256_undefined_pd</a></li><li><a href='arch/x86_64/fn._mm256_undefined_ps.html'>arch::x86_64::_mm256_undefined_ps</a></li><li><a href='arch/x86_64/fn._mm256_undefined_si256.html'>arch::x86_64::_mm256_undefined_si256</a></li><li><a href='arch/x86_64/fn._mm256_unpackhi_epi16.html'>arch::x86_64::_mm256_unpackhi_epi16</a></li><li><a href='arch/x86_64/fn._mm256_unpackhi_epi32.html'>arch::x86_64::_mm256_unpackhi_epi32</a></li><li><a href='arch/x86_64/fn._mm256_unpackhi_epi64.html'>arch::x86_64::_mm256_unpackhi_epi64</a></li><li><a href='arch/x86_64/fn._mm256_unpackhi_epi8.html'>arch::x86_64::_mm256_unpackhi_epi8</a></li><li><a href='arch/x86_64/fn._mm256_unpackhi_pd.html'>arch::x86_64::_mm256_unpackhi_pd</a></li><li><a href='arch/x86_64/fn._mm256_unpackhi_ps.html'>arch::x86_64::_mm256_unpackhi_ps</a></li><li><a href='arch/x86_64/fn._mm256_unpacklo_epi16.html'>arch::x86_64::_mm256_unpacklo_epi16</a></li><li><a href='arch/x86_64/fn._mm256_unpacklo_epi32.html'>arch::x86_64::_mm256_unpacklo_epi32</a></li><li><a href='arch/x86_64/fn._mm256_unpacklo_epi64.html'>arch::x86_64::_mm256_unpacklo_epi64</a></li><li><a href='arch/x86_64/fn._mm256_unpacklo_epi8.html'>arch::x86_64::_mm256_unpacklo_epi8</a></li><li><a href='arch/x86_64/fn._mm256_unpacklo_pd.html'>arch::x86_64::_mm256_unpacklo_pd</a></li><li><a href='arch/x86_64/fn._mm256_unpacklo_ps.html'>arch::x86_64::_mm256_unpacklo_ps</a></li><li><a href='arch/x86_64/fn._mm256_xor_pd.html'>arch::x86_64::_mm256_xor_pd</a></li><li><a href='arch/x86_64/fn._mm256_xor_ps.html'>arch::x86_64::_mm256_xor_ps</a></li><li><a href='arch/x86_64/fn._mm256_xor_si256.html'>arch::x86_64::_mm256_xor_si256</a></li><li><a href='arch/x86_64/fn._mm256_zeroall.html'>arch::x86_64::_mm256_zeroall</a></li><li><a href='arch/x86_64/fn._mm256_zeroupper.html'>arch::x86_64::_mm256_zeroupper</a></li><li><a href='arch/x86_64/fn._mm256_zextpd128_pd256.html'>arch::x86_64::_mm256_zextpd128_pd256</a></li><li><a href='arch/x86_64/fn._mm256_zextps128_ps256.html'>arch::x86_64::_mm256_zextps128_ps256</a></li><li><a href='arch/x86_64/fn._mm256_zextsi128_si256.html'>arch::x86_64::_mm256_zextsi128_si256</a></li><li><a href='arch/x86_64/fn._mm512_abs_epi32.html'>arch::x86_64::_mm512_abs_epi32</a></li><li><a href='arch/x86_64/fn._mm512_madd52hi_epu64.html'>arch::x86_64::_mm512_madd52hi_epu64</a></li><li><a href='arch/x86_64/fn._mm512_madd52lo_epu64.html'>arch::x86_64::_mm512_madd52lo_epu64</a></li><li><a href='arch/x86_64/fn._mm512_mask_abs_epi32.html'>arch::x86_64::_mm512_mask_abs_epi32</a></li><li><a href='arch/x86_64/fn._mm512_maskz_abs_epi32.html'>arch::x86_64::_mm512_maskz_abs_epi32</a></li><li><a href='arch/x86_64/fn._mm512_set1_epi64.html'>arch::x86_64::_mm512_set1_epi64</a></li><li><a href='arch/x86_64/fn._mm512_setr_epi32.html'>arch::x86_64::_mm512_setr_epi32</a></li><li><a href='arch/x86_64/fn._mm512_setzero_si512.html'>arch::x86_64::_mm512_setzero_si512</a></li><li><a href='arch/x86_64/fn._mm_abs_epi16.html'>arch::x86_64::_mm_abs_epi16</a></li><li><a href='arch/x86_64/fn._mm_abs_epi32.html'>arch::x86_64::_mm_abs_epi32</a></li><li><a href='arch/x86_64/fn._mm_abs_epi8.html'>arch::x86_64::_mm_abs_epi8</a></li><li><a href='arch/x86_64/fn._mm_abs_pi16.html'>arch::x86_64::_mm_abs_pi16</a></li><li><a href='arch/x86_64/fn._mm_abs_pi32.html'>arch::x86_64::_mm_abs_pi32</a></li><li><a href='arch/x86_64/fn._mm_abs_pi8.html'>arch::x86_64::_mm_abs_pi8</a></li><li><a href='arch/x86_64/fn._mm_add_epi16.html'>arch::x86_64::_mm_add_epi16</a></li><li><a href='arch/x86_64/fn._mm_add_epi32.html'>arch::x86_64::_mm_add_epi32</a></li><li><a href='arch/x86_64/fn._mm_add_epi64.html'>arch::x86_64::_mm_add_epi64</a></li><li><a href='arch/x86_64/fn._mm_add_epi8.html'>arch::x86_64::_mm_add_epi8</a></li><li><a href='arch/x86_64/fn._mm_add_pd.html'>arch::x86_64::_mm_add_pd</a></li><li><a href='arch/x86_64/fn._mm_add_pi16.html'>arch::x86_64::_mm_add_pi16</a></li><li><a href='arch/x86_64/fn._mm_add_pi32.html'>arch::x86_64::_mm_add_pi32</a></li><li><a href='arch/x86_64/fn._mm_add_pi8.html'>arch::x86_64::_mm_add_pi8</a></li><li><a href='arch/x86_64/fn._mm_add_ps.html'>arch::x86_64::_mm_add_ps</a></li><li><a href='arch/x86_64/fn._mm_add_sd.html'>arch::x86_64::_mm_add_sd</a></li><li><a href='arch/x86_64/fn._mm_add_si64.html'>arch::x86_64::_mm_add_si64</a></li><li><a href='arch/x86_64/fn._mm_add_ss.html'>arch::x86_64::_mm_add_ss</a></li><li><a href='arch/x86_64/fn._mm_adds_epi16.html'>arch::x86_64::_mm_adds_epi16</a></li><li><a href='arch/x86_64/fn._mm_adds_epi8.html'>arch::x86_64::_mm_adds_epi8</a></li><li><a href='arch/x86_64/fn._mm_adds_epu16.html'>arch::x86_64::_mm_adds_epu16</a></li><li><a href='arch/x86_64/fn._mm_adds_epu8.html'>arch::x86_64::_mm_adds_epu8</a></li><li><a href='arch/x86_64/fn._mm_adds_pi16.html'>arch::x86_64::_mm_adds_pi16</a></li><li><a href='arch/x86_64/fn._mm_adds_pi8.html'>arch::x86_64::_mm_adds_pi8</a></li><li><a href='arch/x86_64/fn._mm_adds_pu16.html'>arch::x86_64::_mm_adds_pu16</a></li><li><a href='arch/x86_64/fn._mm_adds_pu8.html'>arch::x86_64::_mm_adds_pu8</a></li><li><a href='arch/x86_64/fn._mm_addsub_pd.html'>arch::x86_64::_mm_addsub_pd</a></li><li><a href='arch/x86_64/fn._mm_addsub_ps.html'>arch::x86_64::_mm_addsub_ps</a></li><li><a href='arch/x86_64/fn._mm_aesdec_si128.html'>arch::x86_64::_mm_aesdec_si128</a></li><li><a href='arch/x86_64/fn._mm_aesdeclast_si128.html'>arch::x86_64::_mm_aesdeclast_si128</a></li><li><a href='arch/x86_64/fn._mm_aesenc_si128.html'>arch::x86_64::_mm_aesenc_si128</a></li><li><a href='arch/x86_64/fn._mm_aesenclast_si128.html'>arch::x86_64::_mm_aesenclast_si128</a></li><li><a href='arch/x86_64/fn._mm_aesimc_si128.html'>arch::x86_64::_mm_aesimc_si128</a></li><li><a href='arch/x86_64/fn._mm_aeskeygenassist_si128.html'>arch::x86_64::_mm_aeskeygenassist_si128</a></li><li><a href='arch/x86_64/fn._mm_alignr_epi8.html'>arch::x86_64::_mm_alignr_epi8</a></li><li><a href='arch/x86_64/fn._mm_alignr_pi8.html'>arch::x86_64::_mm_alignr_pi8</a></li><li><a href='arch/x86_64/fn._mm_and_pd.html'>arch::x86_64::_mm_and_pd</a></li><li><a href='arch/x86_64/fn._mm_and_ps.html'>arch::x86_64::_mm_and_ps</a></li><li><a href='arch/x86_64/fn._mm_and_si128.html'>arch::x86_64::_mm_and_si128</a></li><li><a href='arch/x86_64/fn._mm_andnot_pd.html'>arch::x86_64::_mm_andnot_pd</a></li><li><a href='arch/x86_64/fn._mm_andnot_ps.html'>arch::x86_64::_mm_andnot_ps</a></li><li><a href='arch/x86_64/fn._mm_andnot_si128.html'>arch::x86_64::_mm_andnot_si128</a></li><li><a href='arch/x86_64/fn._mm_avg_epu16.html'>arch::x86_64::_mm_avg_epu16</a></li><li><a href='arch/x86_64/fn._mm_avg_epu8.html'>arch::x86_64::_mm_avg_epu8</a></li><li><a href='arch/x86_64/fn._mm_avg_pu16.html'>arch::x86_64::_mm_avg_pu16</a></li><li><a href='arch/x86_64/fn._mm_avg_pu8.html'>arch::x86_64::_mm_avg_pu8</a></li><li><a href='arch/x86_64/fn._mm_blend_epi16.html'>arch::x86_64::_mm_blend_epi16</a></li><li><a href='arch/x86_64/fn._mm_blend_epi32.html'>arch::x86_64::_mm_blend_epi32</a></li><li><a href='arch/x86_64/fn._mm_blend_pd.html'>arch::x86_64::_mm_blend_pd</a></li><li><a href='arch/x86_64/fn._mm_blend_ps.html'>arch::x86_64::_mm_blend_ps</a></li><li><a href='arch/x86_64/fn._mm_blendv_epi8.html'>arch::x86_64::_mm_blendv_epi8</a></li><li><a href='arch/x86_64/fn._mm_blendv_pd.html'>arch::x86_64::_mm_blendv_pd</a></li><li><a href='arch/x86_64/fn._mm_blendv_ps.html'>arch::x86_64::_mm_blendv_ps</a></li><li><a href='arch/x86_64/fn._mm_broadcast_ss.html'>arch::x86_64::_mm_broadcast_ss</a></li><li><a href='arch/x86_64/fn._mm_broadcastb_epi8.html'>arch::x86_64::_mm_broadcastb_epi8</a></li><li><a href='arch/x86_64/fn._mm_broadcastd_epi32.html'>arch::x86_64::_mm_broadcastd_epi32</a></li><li><a href='arch/x86_64/fn._mm_broadcastq_epi64.html'>arch::x86_64::_mm_broadcastq_epi64</a></li><li><a href='arch/x86_64/fn._mm_broadcastsd_pd.html'>arch::x86_64::_mm_broadcastsd_pd</a></li><li><a href='arch/x86_64/fn._mm_broadcastss_ps.html'>arch::x86_64::_mm_broadcastss_ps</a></li><li><a href='arch/x86_64/fn._mm_broadcastw_epi16.html'>arch::x86_64::_mm_broadcastw_epi16</a></li><li><a href='arch/x86_64/fn._mm_bslli_si128.html'>arch::x86_64::_mm_bslli_si128</a></li><li><a href='arch/x86_64/fn._mm_bsrli_si128.html'>arch::x86_64::_mm_bsrli_si128</a></li><li><a href='arch/x86_64/fn._mm_castpd_ps.html'>arch::x86_64::_mm_castpd_ps</a></li><li><a href='arch/x86_64/fn._mm_castpd_si128.html'>arch::x86_64::_mm_castpd_si128</a></li><li><a href='arch/x86_64/fn._mm_castps_pd.html'>arch::x86_64::_mm_castps_pd</a></li><li><a href='arch/x86_64/fn._mm_castps_si128.html'>arch::x86_64::_mm_castps_si128</a></li><li><a href='arch/x86_64/fn._mm_castsi128_pd.html'>arch::x86_64::_mm_castsi128_pd</a></li><li><a href='arch/x86_64/fn._mm_castsi128_ps.html'>arch::x86_64::_mm_castsi128_ps</a></li><li><a href='arch/x86_64/fn._mm_ceil_pd.html'>arch::x86_64::_mm_ceil_pd</a></li><li><a href='arch/x86_64/fn._mm_ceil_ps.html'>arch::x86_64::_mm_ceil_ps</a></li><li><a href='arch/x86_64/fn._mm_ceil_sd.html'>arch::x86_64::_mm_ceil_sd</a></li><li><a href='arch/x86_64/fn._mm_ceil_ss.html'>arch::x86_64::_mm_ceil_ss</a></li><li><a href='arch/x86_64/fn._mm_clflush.html'>arch::x86_64::_mm_clflush</a></li><li><a href='arch/x86_64/fn._mm_clmulepi64_si128.html'>arch::x86_64::_mm_clmulepi64_si128</a></li><li><a href='arch/x86_64/fn._mm_cmp_pd.html'>arch::x86_64::_mm_cmp_pd</a></li><li><a href='arch/x86_64/fn._mm_cmp_ps.html'>arch::x86_64::_mm_cmp_ps</a></li><li><a href='arch/x86_64/fn._mm_cmp_sd.html'>arch::x86_64::_mm_cmp_sd</a></li><li><a href='arch/x86_64/fn._mm_cmp_ss.html'>arch::x86_64::_mm_cmp_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_epi16.html'>arch::x86_64::_mm_cmpeq_epi16</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_epi32.html'>arch::x86_64::_mm_cmpeq_epi32</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_epi64.html'>arch::x86_64::_mm_cmpeq_epi64</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_epi8.html'>arch::x86_64::_mm_cmpeq_epi8</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_pd.html'>arch::x86_64::_mm_cmpeq_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_ps.html'>arch::x86_64::_mm_cmpeq_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_sd.html'>arch::x86_64::_mm_cmpeq_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpeq_ss.html'>arch::x86_64::_mm_cmpeq_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpestra.html'>arch::x86_64::_mm_cmpestra</a></li><li><a href='arch/x86_64/fn._mm_cmpestrc.html'>arch::x86_64::_mm_cmpestrc</a></li><li><a href='arch/x86_64/fn._mm_cmpestri.html'>arch::x86_64::_mm_cmpestri</a></li><li><a href='arch/x86_64/fn._mm_cmpestrm.html'>arch::x86_64::_mm_cmpestrm</a></li><li><a href='arch/x86_64/fn._mm_cmpestro.html'>arch::x86_64::_mm_cmpestro</a></li><li><a href='arch/x86_64/fn._mm_cmpestrs.html'>arch::x86_64::_mm_cmpestrs</a></li><li><a href='arch/x86_64/fn._mm_cmpestrz.html'>arch::x86_64::_mm_cmpestrz</a></li><li><a href='arch/x86_64/fn._mm_cmpge_pd.html'>arch::x86_64::_mm_cmpge_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpge_ps.html'>arch::x86_64::_mm_cmpge_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpge_sd.html'>arch::x86_64::_mm_cmpge_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpge_ss.html'>arch::x86_64::_mm_cmpge_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_epi16.html'>arch::x86_64::_mm_cmpgt_epi16</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_epi32.html'>arch::x86_64::_mm_cmpgt_epi32</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_epi64.html'>arch::x86_64::_mm_cmpgt_epi64</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_epi8.html'>arch::x86_64::_mm_cmpgt_epi8</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_pd.html'>arch::x86_64::_mm_cmpgt_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_pi16.html'>arch::x86_64::_mm_cmpgt_pi16</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_pi32.html'>arch::x86_64::_mm_cmpgt_pi32</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_pi8.html'>arch::x86_64::_mm_cmpgt_pi8</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_ps.html'>arch::x86_64::_mm_cmpgt_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_sd.html'>arch::x86_64::_mm_cmpgt_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpgt_ss.html'>arch::x86_64::_mm_cmpgt_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpistra.html'>arch::x86_64::_mm_cmpistra</a></li><li><a href='arch/x86_64/fn._mm_cmpistrc.html'>arch::x86_64::_mm_cmpistrc</a></li><li><a href='arch/x86_64/fn._mm_cmpistri.html'>arch::x86_64::_mm_cmpistri</a></li><li><a href='arch/x86_64/fn._mm_cmpistrm.html'>arch::x86_64::_mm_cmpistrm</a></li><li><a href='arch/x86_64/fn._mm_cmpistro.html'>arch::x86_64::_mm_cmpistro</a></li><li><a href='arch/x86_64/fn._mm_cmpistrs.html'>arch::x86_64::_mm_cmpistrs</a></li><li><a href='arch/x86_64/fn._mm_cmpistrz.html'>arch::x86_64::_mm_cmpistrz</a></li><li><a href='arch/x86_64/fn._mm_cmple_pd.html'>arch::x86_64::_mm_cmple_pd</a></li><li><a href='arch/x86_64/fn._mm_cmple_ps.html'>arch::x86_64::_mm_cmple_ps</a></li><li><a href='arch/x86_64/fn._mm_cmple_sd.html'>arch::x86_64::_mm_cmple_sd</a></li><li><a href='arch/x86_64/fn._mm_cmple_ss.html'>arch::x86_64::_mm_cmple_ss</a></li><li><a href='arch/x86_64/fn._mm_cmplt_epi16.html'>arch::x86_64::_mm_cmplt_epi16</a></li><li><a href='arch/x86_64/fn._mm_cmplt_epi32.html'>arch::x86_64::_mm_cmplt_epi32</a></li><li><a href='arch/x86_64/fn._mm_cmplt_epi8.html'>arch::x86_64::_mm_cmplt_epi8</a></li><li><a href='arch/x86_64/fn._mm_cmplt_pd.html'>arch::x86_64::_mm_cmplt_pd</a></li><li><a href='arch/x86_64/fn._mm_cmplt_ps.html'>arch::x86_64::_mm_cmplt_ps</a></li><li><a href='arch/x86_64/fn._mm_cmplt_sd.html'>arch::x86_64::_mm_cmplt_sd</a></li><li><a href='arch/x86_64/fn._mm_cmplt_ss.html'>arch::x86_64::_mm_cmplt_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpneq_pd.html'>arch::x86_64::_mm_cmpneq_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpneq_ps.html'>arch::x86_64::_mm_cmpneq_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpneq_sd.html'>arch::x86_64::_mm_cmpneq_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpneq_ss.html'>arch::x86_64::_mm_cmpneq_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpnge_pd.html'>arch::x86_64::_mm_cmpnge_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpnge_ps.html'>arch::x86_64::_mm_cmpnge_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpnge_sd.html'>arch::x86_64::_mm_cmpnge_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpnge_ss.html'>arch::x86_64::_mm_cmpnge_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpngt_pd.html'>arch::x86_64::_mm_cmpngt_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpngt_ps.html'>arch::x86_64::_mm_cmpngt_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpngt_sd.html'>arch::x86_64::_mm_cmpngt_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpngt_ss.html'>arch::x86_64::_mm_cmpngt_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpnle_pd.html'>arch::x86_64::_mm_cmpnle_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpnle_ps.html'>arch::x86_64::_mm_cmpnle_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpnle_sd.html'>arch::x86_64::_mm_cmpnle_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpnle_ss.html'>arch::x86_64::_mm_cmpnle_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpnlt_pd.html'>arch::x86_64::_mm_cmpnlt_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpnlt_ps.html'>arch::x86_64::_mm_cmpnlt_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpnlt_sd.html'>arch::x86_64::_mm_cmpnlt_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpnlt_ss.html'>arch::x86_64::_mm_cmpnlt_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpord_pd.html'>arch::x86_64::_mm_cmpord_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpord_ps.html'>arch::x86_64::_mm_cmpord_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpord_sd.html'>arch::x86_64::_mm_cmpord_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpord_ss.html'>arch::x86_64::_mm_cmpord_ss</a></li><li><a href='arch/x86_64/fn._mm_cmpunord_pd.html'>arch::x86_64::_mm_cmpunord_pd</a></li><li><a href='arch/x86_64/fn._mm_cmpunord_ps.html'>arch::x86_64::_mm_cmpunord_ps</a></li><li><a href='arch/x86_64/fn._mm_cmpunord_sd.html'>arch::x86_64::_mm_cmpunord_sd</a></li><li><a href='arch/x86_64/fn._mm_cmpunord_ss.html'>arch::x86_64::_mm_cmpunord_ss</a></li><li><a href='arch/x86_64/fn._mm_comieq_sd.html'>arch::x86_64::_mm_comieq_sd</a></li><li><a href='arch/x86_64/fn._mm_comieq_ss.html'>arch::x86_64::_mm_comieq_ss</a></li><li><a href='arch/x86_64/fn._mm_comige_sd.html'>arch::x86_64::_mm_comige_sd</a></li><li><a href='arch/x86_64/fn._mm_comige_ss.html'>arch::x86_64::_mm_comige_ss</a></li><li><a href='arch/x86_64/fn._mm_comigt_sd.html'>arch::x86_64::_mm_comigt_sd</a></li><li><a href='arch/x86_64/fn._mm_comigt_ss.html'>arch::x86_64::_mm_comigt_ss</a></li><li><a href='arch/x86_64/fn._mm_comile_sd.html'>arch::x86_64::_mm_comile_sd</a></li><li><a href='arch/x86_64/fn._mm_comile_ss.html'>arch::x86_64::_mm_comile_ss</a></li><li><a href='arch/x86_64/fn._mm_comilt_sd.html'>arch::x86_64::_mm_comilt_sd</a></li><li><a href='arch/x86_64/fn._mm_comilt_ss.html'>arch::x86_64::_mm_comilt_ss</a></li><li><a href='arch/x86_64/fn._mm_comineq_sd.html'>arch::x86_64::_mm_comineq_sd</a></li><li><a href='arch/x86_64/fn._mm_comineq_ss.html'>arch::x86_64::_mm_comineq_ss</a></li><li><a href='arch/x86_64/fn._mm_crc32_u16.html'>arch::x86_64::_mm_crc32_u16</a></li><li><a href='arch/x86_64/fn._mm_crc32_u32.html'>arch::x86_64::_mm_crc32_u32</a></li><li><a href='arch/x86_64/fn._mm_crc32_u64.html'>arch::x86_64::_mm_crc32_u64</a></li><li><a href='arch/x86_64/fn._mm_crc32_u8.html'>arch::x86_64::_mm_crc32_u8</a></li><li><a href='arch/x86_64/fn._mm_cvt_pi2ps.html'>arch::x86_64::_mm_cvt_pi2ps</a></li><li><a href='arch/x86_64/fn._mm_cvt_ps2pi.html'>arch::x86_64::_mm_cvt_ps2pi</a></li><li><a href='arch/x86_64/fn._mm_cvt_si2ss.html'>arch::x86_64::_mm_cvt_si2ss</a></li><li><a href='arch/x86_64/fn._mm_cvt_ss2si.html'>arch::x86_64::_mm_cvt_ss2si</a></li><li><a href='arch/x86_64/fn._mm_cvtepi16_epi32.html'>arch::x86_64::_mm_cvtepi16_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvtepi16_epi64.html'>arch::x86_64::_mm_cvtepi16_epi64</a></li><li><a href='arch/x86_64/fn._mm_cvtepi32_epi64.html'>arch::x86_64::_mm_cvtepi32_epi64</a></li><li><a href='arch/x86_64/fn._mm_cvtepi32_pd.html'>arch::x86_64::_mm_cvtepi32_pd</a></li><li><a href='arch/x86_64/fn._mm_cvtepi32_ps.html'>arch::x86_64::_mm_cvtepi32_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtepi8_epi16.html'>arch::x86_64::_mm_cvtepi8_epi16</a></li><li><a href='arch/x86_64/fn._mm_cvtepi8_epi32.html'>arch::x86_64::_mm_cvtepi8_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvtepi8_epi64.html'>arch::x86_64::_mm_cvtepi8_epi64</a></li><li><a href='arch/x86_64/fn._mm_cvtepu16_epi32.html'>arch::x86_64::_mm_cvtepu16_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvtepu16_epi64.html'>arch::x86_64::_mm_cvtepu16_epi64</a></li><li><a href='arch/x86_64/fn._mm_cvtepu32_epi64.html'>arch::x86_64::_mm_cvtepu32_epi64</a></li><li><a href='arch/x86_64/fn._mm_cvtepu8_epi16.html'>arch::x86_64::_mm_cvtepu8_epi16</a></li><li><a href='arch/x86_64/fn._mm_cvtepu8_epi32.html'>arch::x86_64::_mm_cvtepu8_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvtepu8_epi64.html'>arch::x86_64::_mm_cvtepu8_epi64</a></li><li><a href='arch/x86_64/fn._mm_cvtpd_epi32.html'>arch::x86_64::_mm_cvtpd_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvtpd_pi32.html'>arch::x86_64::_mm_cvtpd_pi32</a></li><li><a href='arch/x86_64/fn._mm_cvtpd_ps.html'>arch::x86_64::_mm_cvtpd_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtph_ps.html'>arch::x86_64::_mm_cvtph_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtpi16_ps.html'>arch::x86_64::_mm_cvtpi16_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtpi32_pd.html'>arch::x86_64::_mm_cvtpi32_pd</a></li><li><a href='arch/x86_64/fn._mm_cvtpi32_ps.html'>arch::x86_64::_mm_cvtpi32_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtpi32x2_ps.html'>arch::x86_64::_mm_cvtpi32x2_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtpi8_ps.html'>arch::x86_64::_mm_cvtpi8_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtps_epi32.html'>arch::x86_64::_mm_cvtps_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvtps_pd.html'>arch::x86_64::_mm_cvtps_pd</a></li><li><a href='arch/x86_64/fn._mm_cvtps_ph.html'>arch::x86_64::_mm_cvtps_ph</a></li><li><a href='arch/x86_64/fn._mm_cvtps_pi16.html'>arch::x86_64::_mm_cvtps_pi16</a></li><li><a href='arch/x86_64/fn._mm_cvtps_pi32.html'>arch::x86_64::_mm_cvtps_pi32</a></li><li><a href='arch/x86_64/fn._mm_cvtps_pi8.html'>arch::x86_64::_mm_cvtps_pi8</a></li><li><a href='arch/x86_64/fn._mm_cvtpu16_ps.html'>arch::x86_64::_mm_cvtpu16_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtpu8_ps.html'>arch::x86_64::_mm_cvtpu8_ps</a></li><li><a href='arch/x86_64/fn._mm_cvtsd_f64.html'>arch::x86_64::_mm_cvtsd_f64</a></li><li><a href='arch/x86_64/fn._mm_cvtsd_si32.html'>arch::x86_64::_mm_cvtsd_si32</a></li><li><a href='arch/x86_64/fn._mm_cvtsd_si64.html'>arch::x86_64::_mm_cvtsd_si64</a></li><li><a href='arch/x86_64/fn._mm_cvtsd_si64x.html'>arch::x86_64::_mm_cvtsd_si64x</a></li><li><a href='arch/x86_64/fn._mm_cvtsd_ss.html'>arch::x86_64::_mm_cvtsd_ss</a></li><li><a href='arch/x86_64/fn._mm_cvtsi128_si32.html'>arch::x86_64::_mm_cvtsi128_si32</a></li><li><a href='arch/x86_64/fn._mm_cvtsi128_si64.html'>arch::x86_64::_mm_cvtsi128_si64</a></li><li><a href='arch/x86_64/fn._mm_cvtsi128_si64x.html'>arch::x86_64::_mm_cvtsi128_si64x</a></li><li><a href='arch/x86_64/fn._mm_cvtsi32_sd.html'>arch::x86_64::_mm_cvtsi32_sd</a></li><li><a href='arch/x86_64/fn._mm_cvtsi32_si128.html'>arch::x86_64::_mm_cvtsi32_si128</a></li><li><a href='arch/x86_64/fn._mm_cvtsi32_si64.html'>arch::x86_64::_mm_cvtsi32_si64</a></li><li><a href='arch/x86_64/fn._mm_cvtsi32_ss.html'>arch::x86_64::_mm_cvtsi32_ss</a></li><li><a href='arch/x86_64/fn._mm_cvtsi64_sd.html'>arch::x86_64::_mm_cvtsi64_sd</a></li><li><a href='arch/x86_64/fn._mm_cvtsi64_si128.html'>arch::x86_64::_mm_cvtsi64_si128</a></li><li><a href='arch/x86_64/fn._mm_cvtsi64_si32.html'>arch::x86_64::_mm_cvtsi64_si32</a></li><li><a href='arch/x86_64/fn._mm_cvtsi64_ss.html'>arch::x86_64::_mm_cvtsi64_ss</a></li><li><a href='arch/x86_64/fn._mm_cvtsi64x_sd.html'>arch::x86_64::_mm_cvtsi64x_sd</a></li><li><a href='arch/x86_64/fn._mm_cvtsi64x_si128.html'>arch::x86_64::_mm_cvtsi64x_si128</a></li><li><a href='arch/x86_64/fn._mm_cvtss_f32.html'>arch::x86_64::_mm_cvtss_f32</a></li><li><a href='arch/x86_64/fn._mm_cvtss_sd.html'>arch::x86_64::_mm_cvtss_sd</a></li><li><a href='arch/x86_64/fn._mm_cvtss_si32.html'>arch::x86_64::_mm_cvtss_si32</a></li><li><a href='arch/x86_64/fn._mm_cvtss_si64.html'>arch::x86_64::_mm_cvtss_si64</a></li><li><a href='arch/x86_64/fn._mm_cvtt_ps2pi.html'>arch::x86_64::_mm_cvtt_ps2pi</a></li><li><a href='arch/x86_64/fn._mm_cvtt_ss2si.html'>arch::x86_64::_mm_cvtt_ss2si</a></li><li><a href='arch/x86_64/fn._mm_cvttpd_epi32.html'>arch::x86_64::_mm_cvttpd_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvttpd_pi32.html'>arch::x86_64::_mm_cvttpd_pi32</a></li><li><a href='arch/x86_64/fn._mm_cvttps_epi32.html'>arch::x86_64::_mm_cvttps_epi32</a></li><li><a href='arch/x86_64/fn._mm_cvttps_pi32.html'>arch::x86_64::_mm_cvttps_pi32</a></li><li><a href='arch/x86_64/fn._mm_cvttsd_si32.html'>arch::x86_64::_mm_cvttsd_si32</a></li><li><a href='arch/x86_64/fn._mm_cvttsd_si64.html'>arch::x86_64::_mm_cvttsd_si64</a></li><li><a href='arch/x86_64/fn._mm_cvttsd_si64x.html'>arch::x86_64::_mm_cvttsd_si64x</a></li><li><a href='arch/x86_64/fn._mm_cvttss_si32.html'>arch::x86_64::_mm_cvttss_si32</a></li><li><a href='arch/x86_64/fn._mm_cvttss_si64.html'>arch::x86_64::_mm_cvttss_si64</a></li><li><a href='arch/x86_64/fn._mm_div_pd.html'>arch::x86_64::_mm_div_pd</a></li><li><a href='arch/x86_64/fn._mm_div_ps.html'>arch::x86_64::_mm_div_ps</a></li><li><a href='arch/x86_64/fn._mm_div_sd.html'>arch::x86_64::_mm_div_sd</a></li><li><a href='arch/x86_64/fn._mm_div_ss.html'>arch::x86_64::_mm_div_ss</a></li><li><a href='arch/x86_64/fn._mm_dp_pd.html'>arch::x86_64::_mm_dp_pd</a></li><li><a href='arch/x86_64/fn._mm_dp_ps.html'>arch::x86_64::_mm_dp_ps</a></li><li><a href='arch/x86_64/fn._mm_empty.html'>arch::x86_64::_mm_empty</a></li><li><a href='arch/x86_64/fn._mm_extract_epi16.html'>arch::x86_64::_mm_extract_epi16</a></li><li><a href='arch/x86_64/fn._mm_extract_epi32.html'>arch::x86_64::_mm_extract_epi32</a></li><li><a href='arch/x86_64/fn._mm_extract_epi64.html'>arch::x86_64::_mm_extract_epi64</a></li><li><a href='arch/x86_64/fn._mm_extract_epi8.html'>arch::x86_64::_mm_extract_epi8</a></li><li><a href='arch/x86_64/fn._mm_extract_pi16.html'>arch::x86_64::_mm_extract_pi16</a></li><li><a href='arch/x86_64/fn._mm_extract_ps.html'>arch::x86_64::_mm_extract_ps</a></li><li><a href='arch/x86_64/fn._mm_extract_si64.html'>arch::x86_64::_mm_extract_si64</a></li><li><a href='arch/x86_64/fn._mm_floor_pd.html'>arch::x86_64::_mm_floor_pd</a></li><li><a href='arch/x86_64/fn._mm_floor_ps.html'>arch::x86_64::_mm_floor_ps</a></li><li><a href='arch/x86_64/fn._mm_floor_sd.html'>arch::x86_64::_mm_floor_sd</a></li><li><a href='arch/x86_64/fn._mm_floor_ss.html'>arch::x86_64::_mm_floor_ss</a></li><li><a href='arch/x86_64/fn._mm_fmadd_pd.html'>arch::x86_64::_mm_fmadd_pd</a></li><li><a href='arch/x86_64/fn._mm_fmadd_ps.html'>arch::x86_64::_mm_fmadd_ps</a></li><li><a href='arch/x86_64/fn._mm_fmadd_sd.html'>arch::x86_64::_mm_fmadd_sd</a></li><li><a href='arch/x86_64/fn._mm_fmadd_ss.html'>arch::x86_64::_mm_fmadd_ss</a></li><li><a href='arch/x86_64/fn._mm_fmaddsub_pd.html'>arch::x86_64::_mm_fmaddsub_pd</a></li><li><a href='arch/x86_64/fn._mm_fmaddsub_ps.html'>arch::x86_64::_mm_fmaddsub_ps</a></li><li><a href='arch/x86_64/fn._mm_fmsub_pd.html'>arch::x86_64::_mm_fmsub_pd</a></li><li><a href='arch/x86_64/fn._mm_fmsub_ps.html'>arch::x86_64::_mm_fmsub_ps</a></li><li><a href='arch/x86_64/fn._mm_fmsub_sd.html'>arch::x86_64::_mm_fmsub_sd</a></li><li><a href='arch/x86_64/fn._mm_fmsub_ss.html'>arch::x86_64::_mm_fmsub_ss</a></li><li><a href='arch/x86_64/fn._mm_fmsubadd_pd.html'>arch::x86_64::_mm_fmsubadd_pd</a></li><li><a href='arch/x86_64/fn._mm_fmsubadd_ps.html'>arch::x86_64::_mm_fmsubadd_ps</a></li><li><a href='arch/x86_64/fn._mm_fnmadd_pd.html'>arch::x86_64::_mm_fnmadd_pd</a></li><li><a href='arch/x86_64/fn._mm_fnmadd_ps.html'>arch::x86_64::_mm_fnmadd_ps</a></li><li><a href='arch/x86_64/fn._mm_fnmadd_sd.html'>arch::x86_64::_mm_fnmadd_sd</a></li><li><a href='arch/x86_64/fn._mm_fnmadd_ss.html'>arch::x86_64::_mm_fnmadd_ss</a></li><li><a href='arch/x86_64/fn._mm_fnmsub_pd.html'>arch::x86_64::_mm_fnmsub_pd</a></li><li><a href='arch/x86_64/fn._mm_fnmsub_ps.html'>arch::x86_64::_mm_fnmsub_ps</a></li><li><a href='arch/x86_64/fn._mm_fnmsub_sd.html'>arch::x86_64::_mm_fnmsub_sd</a></li><li><a href='arch/x86_64/fn._mm_fnmsub_ss.html'>arch::x86_64::_mm_fnmsub_ss</a></li><li><a href='arch/x86_64/fn._mm_getcsr.html'>arch::x86_64::_mm_getcsr</a></li><li><a href='arch/x86_64/fn._mm_hadd_epi16.html'>arch::x86_64::_mm_hadd_epi16</a></li><li><a href='arch/x86_64/fn._mm_hadd_epi32.html'>arch::x86_64::_mm_hadd_epi32</a></li><li><a href='arch/x86_64/fn._mm_hadd_pd.html'>arch::x86_64::_mm_hadd_pd</a></li><li><a href='arch/x86_64/fn._mm_hadd_pi16.html'>arch::x86_64::_mm_hadd_pi16</a></li><li><a href='arch/x86_64/fn._mm_hadd_pi32.html'>arch::x86_64::_mm_hadd_pi32</a></li><li><a href='arch/x86_64/fn._mm_hadd_ps.html'>arch::x86_64::_mm_hadd_ps</a></li><li><a href='arch/x86_64/fn._mm_hadds_epi16.html'>arch::x86_64::_mm_hadds_epi16</a></li><li><a href='arch/x86_64/fn._mm_hadds_pi16.html'>arch::x86_64::_mm_hadds_pi16</a></li><li><a href='arch/x86_64/fn._mm_hsub_epi16.html'>arch::x86_64::_mm_hsub_epi16</a></li><li><a href='arch/x86_64/fn._mm_hsub_epi32.html'>arch::x86_64::_mm_hsub_epi32</a></li><li><a href='arch/x86_64/fn._mm_hsub_pd.html'>arch::x86_64::_mm_hsub_pd</a></li><li><a href='arch/x86_64/fn._mm_hsub_pi16.html'>arch::x86_64::_mm_hsub_pi16</a></li><li><a href='arch/x86_64/fn._mm_hsub_pi32.html'>arch::x86_64::_mm_hsub_pi32</a></li><li><a href='arch/x86_64/fn._mm_hsub_ps.html'>arch::x86_64::_mm_hsub_ps</a></li><li><a href='arch/x86_64/fn._mm_hsubs_epi16.html'>arch::x86_64::_mm_hsubs_epi16</a></li><li><a href='arch/x86_64/fn._mm_hsubs_pi16.html'>arch::x86_64::_mm_hsubs_pi16</a></li><li><a href='arch/x86_64/fn._mm_i32gather_epi32.html'>arch::x86_64::_mm_i32gather_epi32</a></li><li><a href='arch/x86_64/fn._mm_i32gather_epi64.html'>arch::x86_64::_mm_i32gather_epi64</a></li><li><a href='arch/x86_64/fn._mm_i32gather_pd.html'>arch::x86_64::_mm_i32gather_pd</a></li><li><a href='arch/x86_64/fn._mm_i32gather_ps.html'>arch::x86_64::_mm_i32gather_ps</a></li><li><a href='arch/x86_64/fn._mm_i64gather_epi32.html'>arch::x86_64::_mm_i64gather_epi32</a></li><li><a href='arch/x86_64/fn._mm_i64gather_epi64.html'>arch::x86_64::_mm_i64gather_epi64</a></li><li><a href='arch/x86_64/fn._mm_i64gather_pd.html'>arch::x86_64::_mm_i64gather_pd</a></li><li><a href='arch/x86_64/fn._mm_i64gather_ps.html'>arch::x86_64::_mm_i64gather_ps</a></li><li><a href='arch/x86_64/fn._mm_insert_epi16.html'>arch::x86_64::_mm_insert_epi16</a></li><li><a href='arch/x86_64/fn._mm_insert_epi32.html'>arch::x86_64::_mm_insert_epi32</a></li><li><a href='arch/x86_64/fn._mm_insert_epi64.html'>arch::x86_64::_mm_insert_epi64</a></li><li><a href='arch/x86_64/fn._mm_insert_epi8.html'>arch::x86_64::_mm_insert_epi8</a></li><li><a href='arch/x86_64/fn._mm_insert_pi16.html'>arch::x86_64::_mm_insert_pi16</a></li><li><a href='arch/x86_64/fn._mm_insert_ps.html'>arch::x86_64::_mm_insert_ps</a></li><li><a href='arch/x86_64/fn._mm_insert_si64.html'>arch::x86_64::_mm_insert_si64</a></li><li><a href='arch/x86_64/fn._mm_lddqu_si128.html'>arch::x86_64::_mm_lddqu_si128</a></li><li><a href='arch/x86_64/fn._mm_lfence.html'>arch::x86_64::_mm_lfence</a></li><li><a href='arch/x86_64/fn._mm_load1_pd.html'>arch::x86_64::_mm_load1_pd</a></li><li><a href='arch/x86_64/fn._mm_load1_ps.html'>arch::x86_64::_mm_load1_ps</a></li><li><a href='arch/x86_64/fn._mm_load_pd.html'>arch::x86_64::_mm_load_pd</a></li><li><a href='arch/x86_64/fn._mm_load_pd1.html'>arch::x86_64::_mm_load_pd1</a></li><li><a href='arch/x86_64/fn._mm_load_ps.html'>arch::x86_64::_mm_load_ps</a></li><li><a href='arch/x86_64/fn._mm_load_ps1.html'>arch::x86_64::_mm_load_ps1</a></li><li><a href='arch/x86_64/fn._mm_load_sd.html'>arch::x86_64::_mm_load_sd</a></li><li><a href='arch/x86_64/fn._mm_load_si128.html'>arch::x86_64::_mm_load_si128</a></li><li><a href='arch/x86_64/fn._mm_load_ss.html'>arch::x86_64::_mm_load_ss</a></li><li><a href='arch/x86_64/fn._mm_loaddup_pd.html'>arch::x86_64::_mm_loaddup_pd</a></li><li><a href='arch/x86_64/fn._mm_loadh_pd.html'>arch::x86_64::_mm_loadh_pd</a></li><li><a href='arch/x86_64/fn._mm_loadh_pi.html'>arch::x86_64::_mm_loadh_pi</a></li><li><a href='arch/x86_64/fn._mm_loadl_epi64.html'>arch::x86_64::_mm_loadl_epi64</a></li><li><a href='arch/x86_64/fn._mm_loadl_pd.html'>arch::x86_64::_mm_loadl_pd</a></li><li><a href='arch/x86_64/fn._mm_loadl_pi.html'>arch::x86_64::_mm_loadl_pi</a></li><li><a href='arch/x86_64/fn._mm_loadr_pd.html'>arch::x86_64::_mm_loadr_pd</a></li><li><a href='arch/x86_64/fn._mm_loadr_ps.html'>arch::x86_64::_mm_loadr_ps</a></li><li><a href='arch/x86_64/fn._mm_loadu_pd.html'>arch::x86_64::_mm_loadu_pd</a></li><li><a href='arch/x86_64/fn._mm_loadu_ps.html'>arch::x86_64::_mm_loadu_ps</a></li><li><a href='arch/x86_64/fn._mm_loadu_si128.html'>arch::x86_64::_mm_loadu_si128</a></li><li><a href='arch/x86_64/fn._mm_madd52hi_epu64.html'>arch::x86_64::_mm_madd52hi_epu64</a></li><li><a href='arch/x86_64/fn._mm_madd52lo_epu64.html'>arch::x86_64::_mm_madd52lo_epu64</a></li><li><a href='arch/x86_64/fn._mm_madd_epi16.html'>arch::x86_64::_mm_madd_epi16</a></li><li><a href='arch/x86_64/fn._mm_maddubs_epi16.html'>arch::x86_64::_mm_maddubs_epi16</a></li><li><a href='arch/x86_64/fn._mm_maddubs_pi16.html'>arch::x86_64::_mm_maddubs_pi16</a></li><li><a href='arch/x86_64/fn._mm_mask_i32gather_epi32.html'>arch::x86_64::_mm_mask_i32gather_epi32</a></li><li><a href='arch/x86_64/fn._mm_mask_i32gather_epi64.html'>arch::x86_64::_mm_mask_i32gather_epi64</a></li><li><a href='arch/x86_64/fn._mm_mask_i32gather_pd.html'>arch::x86_64::_mm_mask_i32gather_pd</a></li><li><a href='arch/x86_64/fn._mm_mask_i32gather_ps.html'>arch::x86_64::_mm_mask_i32gather_ps</a></li><li><a href='arch/x86_64/fn._mm_mask_i64gather_epi32.html'>arch::x86_64::_mm_mask_i64gather_epi32</a></li><li><a href='arch/x86_64/fn._mm_mask_i64gather_epi64.html'>arch::x86_64::_mm_mask_i64gather_epi64</a></li><li><a href='arch/x86_64/fn._mm_mask_i64gather_pd.html'>arch::x86_64::_mm_mask_i64gather_pd</a></li><li><a href='arch/x86_64/fn._mm_mask_i64gather_ps.html'>arch::x86_64::_mm_mask_i64gather_ps</a></li><li><a href='arch/x86_64/fn._mm_maskload_epi32.html'>arch::x86_64::_mm_maskload_epi32</a></li><li><a href='arch/x86_64/fn._mm_maskload_epi64.html'>arch::x86_64::_mm_maskload_epi64</a></li><li><a href='arch/x86_64/fn._mm_maskload_pd.html'>arch::x86_64::_mm_maskload_pd</a></li><li><a href='arch/x86_64/fn._mm_maskload_ps.html'>arch::x86_64::_mm_maskload_ps</a></li><li><a href='arch/x86_64/fn._mm_maskmove_si64.html'>arch::x86_64::_mm_maskmove_si64</a></li><li><a href='arch/x86_64/fn._mm_maskmoveu_si128.html'>arch::x86_64::_mm_maskmoveu_si128</a></li><li><a href='arch/x86_64/fn._mm_maskstore_epi32.html'>arch::x86_64::_mm_maskstore_epi32</a></li><li><a href='arch/x86_64/fn._mm_maskstore_epi64.html'>arch::x86_64::_mm_maskstore_epi64</a></li><li><a href='arch/x86_64/fn._mm_maskstore_pd.html'>arch::x86_64::_mm_maskstore_pd</a></li><li><a href='arch/x86_64/fn._mm_maskstore_ps.html'>arch::x86_64::_mm_maskstore_ps</a></li><li><a href='arch/x86_64/fn._mm_max_epi16.html'>arch::x86_64::_mm_max_epi16</a></li><li><a href='arch/x86_64/fn._mm_max_epi32.html'>arch::x86_64::_mm_max_epi32</a></li><li><a href='arch/x86_64/fn._mm_max_epi8.html'>arch::x86_64::_mm_max_epi8</a></li><li><a href='arch/x86_64/fn._mm_max_epu16.html'>arch::x86_64::_mm_max_epu16</a></li><li><a href='arch/x86_64/fn._mm_max_epu32.html'>arch::x86_64::_mm_max_epu32</a></li><li><a href='arch/x86_64/fn._mm_max_epu8.html'>arch::x86_64::_mm_max_epu8</a></li><li><a href='arch/x86_64/fn._mm_max_pd.html'>arch::x86_64::_mm_max_pd</a></li><li><a href='arch/x86_64/fn._mm_max_pi16.html'>arch::x86_64::_mm_max_pi16</a></li><li><a href='arch/x86_64/fn._mm_max_ps.html'>arch::x86_64::_mm_max_ps</a></li><li><a href='arch/x86_64/fn._mm_max_pu8.html'>arch::x86_64::_mm_max_pu8</a></li><li><a href='arch/x86_64/fn._mm_max_sd.html'>arch::x86_64::_mm_max_sd</a></li><li><a href='arch/x86_64/fn._mm_max_ss.html'>arch::x86_64::_mm_max_ss</a></li><li><a href='arch/x86_64/fn._mm_mfence.html'>arch::x86_64::_mm_mfence</a></li><li><a href='arch/x86_64/fn._mm_min_epi16.html'>arch::x86_64::_mm_min_epi16</a></li><li><a href='arch/x86_64/fn._mm_min_epi32.html'>arch::x86_64::_mm_min_epi32</a></li><li><a href='arch/x86_64/fn._mm_min_epi8.html'>arch::x86_64::_mm_min_epi8</a></li><li><a href='arch/x86_64/fn._mm_min_epu16.html'>arch::x86_64::_mm_min_epu16</a></li><li><a href='arch/x86_64/fn._mm_min_epu32.html'>arch::x86_64::_mm_min_epu32</a></li><li><a href='arch/x86_64/fn._mm_min_epu8.html'>arch::x86_64::_mm_min_epu8</a></li><li><a href='arch/x86_64/fn._mm_min_pd.html'>arch::x86_64::_mm_min_pd</a></li><li><a href='arch/x86_64/fn._mm_min_pi16.html'>arch::x86_64::_mm_min_pi16</a></li><li><a href='arch/x86_64/fn._mm_min_ps.html'>arch::x86_64::_mm_min_ps</a></li><li><a href='arch/x86_64/fn._mm_min_pu8.html'>arch::x86_64::_mm_min_pu8</a></li><li><a href='arch/x86_64/fn._mm_min_sd.html'>arch::x86_64::_mm_min_sd</a></li><li><a href='arch/x86_64/fn._mm_min_ss.html'>arch::x86_64::_mm_min_ss</a></li><li><a href='arch/x86_64/fn._mm_minpos_epu16.html'>arch::x86_64::_mm_minpos_epu16</a></li><li><a href='arch/x86_64/fn._mm_move_epi64.html'>arch::x86_64::_mm_move_epi64</a></li><li><a href='arch/x86_64/fn._mm_move_sd.html'>arch::x86_64::_mm_move_sd</a></li><li><a href='arch/x86_64/fn._mm_move_ss.html'>arch::x86_64::_mm_move_ss</a></li><li><a href='arch/x86_64/fn._mm_movedup_pd.html'>arch::x86_64::_mm_movedup_pd</a></li><li><a href='arch/x86_64/fn._mm_movehdup_ps.html'>arch::x86_64::_mm_movehdup_ps</a></li><li><a href='arch/x86_64/fn._mm_movehl_ps.html'>arch::x86_64::_mm_movehl_ps</a></li><li><a href='arch/x86_64/fn._mm_moveldup_ps.html'>arch::x86_64::_mm_moveldup_ps</a></li><li><a href='arch/x86_64/fn._mm_movelh_ps.html'>arch::x86_64::_mm_movelh_ps</a></li><li><a href='arch/x86_64/fn._mm_movemask_epi8.html'>arch::x86_64::_mm_movemask_epi8</a></li><li><a href='arch/x86_64/fn._mm_movemask_pd.html'>arch::x86_64::_mm_movemask_pd</a></li><li><a href='arch/x86_64/fn._mm_movemask_pi8.html'>arch::x86_64::_mm_movemask_pi8</a></li><li><a href='arch/x86_64/fn._mm_movemask_ps.html'>arch::x86_64::_mm_movemask_ps</a></li><li><a href='arch/x86_64/fn._mm_movepi64_pi64.html'>arch::x86_64::_mm_movepi64_pi64</a></li><li><a href='arch/x86_64/fn._mm_movpi64_epi64.html'>arch::x86_64::_mm_movpi64_epi64</a></li><li><a href='arch/x86_64/fn._mm_mpsadbw_epu8.html'>arch::x86_64::_mm_mpsadbw_epu8</a></li><li><a href='arch/x86_64/fn._mm_mul_epi32.html'>arch::x86_64::_mm_mul_epi32</a></li><li><a href='arch/x86_64/fn._mm_mul_epu32.html'>arch::x86_64::_mm_mul_epu32</a></li><li><a href='arch/x86_64/fn._mm_mul_pd.html'>arch::x86_64::_mm_mul_pd</a></li><li><a href='arch/x86_64/fn._mm_mul_ps.html'>arch::x86_64::_mm_mul_ps</a></li><li><a href='arch/x86_64/fn._mm_mul_sd.html'>arch::x86_64::_mm_mul_sd</a></li><li><a href='arch/x86_64/fn._mm_mul_ss.html'>arch::x86_64::_mm_mul_ss</a></li><li><a href='arch/x86_64/fn._mm_mul_su32.html'>arch::x86_64::_mm_mul_su32</a></li><li><a href='arch/x86_64/fn._mm_mulhi_epi16.html'>arch::x86_64::_mm_mulhi_epi16</a></li><li><a href='arch/x86_64/fn._mm_mulhi_epu16.html'>arch::x86_64::_mm_mulhi_epu16</a></li><li><a href='arch/x86_64/fn._mm_mulhi_pu16.html'>arch::x86_64::_mm_mulhi_pu16</a></li><li><a href='arch/x86_64/fn._mm_mulhrs_epi16.html'>arch::x86_64::_mm_mulhrs_epi16</a></li><li><a href='arch/x86_64/fn._mm_mulhrs_pi16.html'>arch::x86_64::_mm_mulhrs_pi16</a></li><li><a href='arch/x86_64/fn._mm_mullo_epi16.html'>arch::x86_64::_mm_mullo_epi16</a></li><li><a href='arch/x86_64/fn._mm_mullo_epi32.html'>arch::x86_64::_mm_mullo_epi32</a></li><li><a href='arch/x86_64/fn._mm_mullo_pi16.html'>arch::x86_64::_mm_mullo_pi16</a></li><li><a href='arch/x86_64/fn._mm_or_pd.html'>arch::x86_64::_mm_or_pd</a></li><li><a href='arch/x86_64/fn._mm_or_ps.html'>arch::x86_64::_mm_or_ps</a></li><li><a href='arch/x86_64/fn._mm_or_si128.html'>arch::x86_64::_mm_or_si128</a></li><li><a href='arch/x86_64/fn._mm_packs_epi16.html'>arch::x86_64::_mm_packs_epi16</a></li><li><a href='arch/x86_64/fn._mm_packs_epi32.html'>arch::x86_64::_mm_packs_epi32</a></li><li><a href='arch/x86_64/fn._mm_packs_pi16.html'>arch::x86_64::_mm_packs_pi16</a></li><li><a href='arch/x86_64/fn._mm_packs_pi32.html'>arch::x86_64::_mm_packs_pi32</a></li><li><a href='arch/x86_64/fn._mm_packus_epi16.html'>arch::x86_64::_mm_packus_epi16</a></li><li><a href='arch/x86_64/fn._mm_packus_epi32.html'>arch::x86_64::_mm_packus_epi32</a></li><li><a href='arch/x86_64/fn._mm_pause.html'>arch::x86_64::_mm_pause</a></li><li><a href='arch/x86_64/fn._mm_permute_pd.html'>arch::x86_64::_mm_permute_pd</a></li><li><a href='arch/x86_64/fn._mm_permute_ps.html'>arch::x86_64::_mm_permute_ps</a></li><li><a href='arch/x86_64/fn._mm_permutevar_pd.html'>arch::x86_64::_mm_permutevar_pd</a></li><li><a href='arch/x86_64/fn._mm_permutevar_ps.html'>arch::x86_64::_mm_permutevar_ps</a></li><li><a href='arch/x86_64/fn._mm_prefetch.html'>arch::x86_64::_mm_prefetch</a></li><li><a href='arch/x86_64/fn._mm_rcp_ps.html'>arch::x86_64::_mm_rcp_ps</a></li><li><a href='arch/x86_64/fn._mm_rcp_ss.html'>arch::x86_64::_mm_rcp_ss</a></li><li><a href='arch/x86_64/fn._mm_round_pd.html'>arch::x86_64::_mm_round_pd</a></li><li><a href='arch/x86_64/fn._mm_round_ps.html'>arch::x86_64::_mm_round_ps</a></li><li><a href='arch/x86_64/fn._mm_round_sd.html'>arch::x86_64::_mm_round_sd</a></li><li><a href='arch/x86_64/fn._mm_round_ss.html'>arch::x86_64::_mm_round_ss</a></li><li><a href='arch/x86_64/fn._mm_rsqrt_ps.html'>arch::x86_64::_mm_rsqrt_ps</a></li><li><a href='arch/x86_64/fn._mm_rsqrt_ss.html'>arch::x86_64::_mm_rsqrt_ss</a></li><li><a href='arch/x86_64/fn._mm_sad_epu8.html'>arch::x86_64::_mm_sad_epu8</a></li><li><a href='arch/x86_64/fn._mm_sad_pu8.html'>arch::x86_64::_mm_sad_pu8</a></li><li><a href='arch/x86_64/fn._mm_set1_epi16.html'>arch::x86_64::_mm_set1_epi16</a></li><li><a href='arch/x86_64/fn._mm_set1_epi32.html'>arch::x86_64::_mm_set1_epi32</a></li><li><a href='arch/x86_64/fn._mm_set1_epi64.html'>arch::x86_64::_mm_set1_epi64</a></li><li><a href='arch/x86_64/fn._mm_set1_epi64x.html'>arch::x86_64::_mm_set1_epi64x</a></li><li><a href='arch/x86_64/fn._mm_set1_epi8.html'>arch::x86_64::_mm_set1_epi8</a></li><li><a href='arch/x86_64/fn._mm_set1_pd.html'>arch::x86_64::_mm_set1_pd</a></li><li><a href='arch/x86_64/fn._mm_set1_pi16.html'>arch::x86_64::_mm_set1_pi16</a></li><li><a href='arch/x86_64/fn._mm_set1_pi32.html'>arch::x86_64::_mm_set1_pi32</a></li><li><a href='arch/x86_64/fn._mm_set1_pi8.html'>arch::x86_64::_mm_set1_pi8</a></li><li><a href='arch/x86_64/fn._mm_set1_ps.html'>arch::x86_64::_mm_set1_ps</a></li><li><a href='arch/x86_64/fn._mm_set_epi16.html'>arch::x86_64::_mm_set_epi16</a></li><li><a href='arch/x86_64/fn._mm_set_epi32.html'>arch::x86_64::_mm_set_epi32</a></li><li><a href='arch/x86_64/fn._mm_set_epi64.html'>arch::x86_64::_mm_set_epi64</a></li><li><a href='arch/x86_64/fn._mm_set_epi64x.html'>arch::x86_64::_mm_set_epi64x</a></li><li><a href='arch/x86_64/fn._mm_set_epi8.html'>arch::x86_64::_mm_set_epi8</a></li><li><a href='arch/x86_64/fn._mm_set_pd.html'>arch::x86_64::_mm_set_pd</a></li><li><a href='arch/x86_64/fn._mm_set_pd1.html'>arch::x86_64::_mm_set_pd1</a></li><li><a href='arch/x86_64/fn._mm_set_pi16.html'>arch::x86_64::_mm_set_pi16</a></li><li><a href='arch/x86_64/fn._mm_set_pi32.html'>arch::x86_64::_mm_set_pi32</a></li><li><a href='arch/x86_64/fn._mm_set_pi8.html'>arch::x86_64::_mm_set_pi8</a></li><li><a href='arch/x86_64/fn._mm_set_ps.html'>arch::x86_64::_mm_set_ps</a></li><li><a href='arch/x86_64/fn._mm_set_ps1.html'>arch::x86_64::_mm_set_ps1</a></li><li><a href='arch/x86_64/fn._mm_set_sd.html'>arch::x86_64::_mm_set_sd</a></li><li><a href='arch/x86_64/fn._mm_set_ss.html'>arch::x86_64::_mm_set_ss</a></li><li><a href='arch/x86_64/fn._mm_setcsr.html'>arch::x86_64::_mm_setcsr</a></li><li><a href='arch/x86_64/fn._mm_setr_epi16.html'>arch::x86_64::_mm_setr_epi16</a></li><li><a href='arch/x86_64/fn._mm_setr_epi32.html'>arch::x86_64::_mm_setr_epi32</a></li><li><a href='arch/x86_64/fn._mm_setr_epi64.html'>arch::x86_64::_mm_setr_epi64</a></li><li><a href='arch/x86_64/fn._mm_setr_epi8.html'>arch::x86_64::_mm_setr_epi8</a></li><li><a href='arch/x86_64/fn._mm_setr_pd.html'>arch::x86_64::_mm_setr_pd</a></li><li><a href='arch/x86_64/fn._mm_setr_pi16.html'>arch::x86_64::_mm_setr_pi16</a></li><li><a href='arch/x86_64/fn._mm_setr_pi32.html'>arch::x86_64::_mm_setr_pi32</a></li><li><a href='arch/x86_64/fn._mm_setr_pi8.html'>arch::x86_64::_mm_setr_pi8</a></li><li><a href='arch/x86_64/fn._mm_setr_ps.html'>arch::x86_64::_mm_setr_ps</a></li><li><a href='arch/x86_64/fn._mm_setzero_pd.html'>arch::x86_64::_mm_setzero_pd</a></li><li><a href='arch/x86_64/fn._mm_setzero_ps.html'>arch::x86_64::_mm_setzero_ps</a></li><li><a href='arch/x86_64/fn._mm_setzero_si128.html'>arch::x86_64::_mm_setzero_si128</a></li><li><a href='arch/x86_64/fn._mm_setzero_si64.html'>arch::x86_64::_mm_setzero_si64</a></li><li><a href='arch/x86_64/fn._mm_sfence.html'>arch::x86_64::_mm_sfence</a></li><li><a href='arch/x86_64/fn._mm_sha1msg1_epu32.html'>arch::x86_64::_mm_sha1msg1_epu32</a></li><li><a href='arch/x86_64/fn._mm_sha1msg2_epu32.html'>arch::x86_64::_mm_sha1msg2_epu32</a></li><li><a href='arch/x86_64/fn._mm_sha1nexte_epu32.html'>arch::x86_64::_mm_sha1nexte_epu32</a></li><li><a href='arch/x86_64/fn._mm_sha1rnds4_epu32.html'>arch::x86_64::_mm_sha1rnds4_epu32</a></li><li><a href='arch/x86_64/fn._mm_sha256msg1_epu32.html'>arch::x86_64::_mm_sha256msg1_epu32</a></li><li><a href='arch/x86_64/fn._mm_sha256msg2_epu32.html'>arch::x86_64::_mm_sha256msg2_epu32</a></li><li><a href='arch/x86_64/fn._mm_sha256rnds2_epu32.html'>arch::x86_64::_mm_sha256rnds2_epu32</a></li><li><a href='arch/x86_64/fn._mm_shuffle_epi32.html'>arch::x86_64::_mm_shuffle_epi32</a></li><li><a href='arch/x86_64/fn._mm_shuffle_epi8.html'>arch::x86_64::_mm_shuffle_epi8</a></li><li><a href='arch/x86_64/fn._mm_shuffle_pd.html'>arch::x86_64::_mm_shuffle_pd</a></li><li><a href='arch/x86_64/fn._mm_shuffle_pi16.html'>arch::x86_64::_mm_shuffle_pi16</a></li><li><a href='arch/x86_64/fn._mm_shuffle_pi8.html'>arch::x86_64::_mm_shuffle_pi8</a></li><li><a href='arch/x86_64/fn._mm_shuffle_ps.html'>arch::x86_64::_mm_shuffle_ps</a></li><li><a href='arch/x86_64/fn._mm_shufflehi_epi16.html'>arch::x86_64::_mm_shufflehi_epi16</a></li><li><a href='arch/x86_64/fn._mm_shufflelo_epi16.html'>arch::x86_64::_mm_shufflelo_epi16</a></li><li><a href='arch/x86_64/fn._mm_sign_epi16.html'>arch::x86_64::_mm_sign_epi16</a></li><li><a href='arch/x86_64/fn._mm_sign_epi32.html'>arch::x86_64::_mm_sign_epi32</a></li><li><a href='arch/x86_64/fn._mm_sign_epi8.html'>arch::x86_64::_mm_sign_epi8</a></li><li><a href='arch/x86_64/fn._mm_sign_pi16.html'>arch::x86_64::_mm_sign_pi16</a></li><li><a href='arch/x86_64/fn._mm_sign_pi32.html'>arch::x86_64::_mm_sign_pi32</a></li><li><a href='arch/x86_64/fn._mm_sign_pi8.html'>arch::x86_64::_mm_sign_pi8</a></li><li><a href='arch/x86_64/fn._mm_sll_epi16.html'>arch::x86_64::_mm_sll_epi16</a></li><li><a href='arch/x86_64/fn._mm_sll_epi32.html'>arch::x86_64::_mm_sll_epi32</a></li><li><a href='arch/x86_64/fn._mm_sll_epi64.html'>arch::x86_64::_mm_sll_epi64</a></li><li><a href='arch/x86_64/fn._mm_slli_epi16.html'>arch::x86_64::_mm_slli_epi16</a></li><li><a href='arch/x86_64/fn._mm_slli_epi32.html'>arch::x86_64::_mm_slli_epi32</a></li><li><a href='arch/x86_64/fn._mm_slli_epi64.html'>arch::x86_64::_mm_slli_epi64</a></li><li><a href='arch/x86_64/fn._mm_slli_si128.html'>arch::x86_64::_mm_slli_si128</a></li><li><a href='arch/x86_64/fn._mm_sllv_epi32.html'>arch::x86_64::_mm_sllv_epi32</a></li><li><a href='arch/x86_64/fn._mm_sllv_epi64.html'>arch::x86_64::_mm_sllv_epi64</a></li><li><a href='arch/x86_64/fn._mm_sqrt_pd.html'>arch::x86_64::_mm_sqrt_pd</a></li><li><a href='arch/x86_64/fn._mm_sqrt_ps.html'>arch::x86_64::_mm_sqrt_ps</a></li><li><a href='arch/x86_64/fn._mm_sqrt_sd.html'>arch::x86_64::_mm_sqrt_sd</a></li><li><a href='arch/x86_64/fn._mm_sqrt_ss.html'>arch::x86_64::_mm_sqrt_ss</a></li><li><a href='arch/x86_64/fn._mm_sra_epi16.html'>arch::x86_64::_mm_sra_epi16</a></li><li><a href='arch/x86_64/fn._mm_sra_epi32.html'>arch::x86_64::_mm_sra_epi32</a></li><li><a href='arch/x86_64/fn._mm_srai_epi16.html'>arch::x86_64::_mm_srai_epi16</a></li><li><a href='arch/x86_64/fn._mm_srai_epi32.html'>arch::x86_64::_mm_srai_epi32</a></li><li><a href='arch/x86_64/fn._mm_srav_epi32.html'>arch::x86_64::_mm_srav_epi32</a></li><li><a href='arch/x86_64/fn._mm_srl_epi16.html'>arch::x86_64::_mm_srl_epi16</a></li><li><a href='arch/x86_64/fn._mm_srl_epi32.html'>arch::x86_64::_mm_srl_epi32</a></li><li><a href='arch/x86_64/fn._mm_srl_epi64.html'>arch::x86_64::_mm_srl_epi64</a></li><li><a href='arch/x86_64/fn._mm_srli_epi16.html'>arch::x86_64::_mm_srli_epi16</a></li><li><a href='arch/x86_64/fn._mm_srli_epi32.html'>arch::x86_64::_mm_srli_epi32</a></li><li><a href='arch/x86_64/fn._mm_srli_epi64.html'>arch::x86_64::_mm_srli_epi64</a></li><li><a href='arch/x86_64/fn._mm_srli_si128.html'>arch::x86_64::_mm_srli_si128</a></li><li><a href='arch/x86_64/fn._mm_srlv_epi32.html'>arch::x86_64::_mm_srlv_epi32</a></li><li><a href='arch/x86_64/fn._mm_srlv_epi64.html'>arch::x86_64::_mm_srlv_epi64</a></li><li><a href='arch/x86_64/fn._mm_store1_pd.html'>arch::x86_64::_mm_store1_pd</a></li><li><a href='arch/x86_64/fn._mm_store1_ps.html'>arch::x86_64::_mm_store1_ps</a></li><li><a href='arch/x86_64/fn._mm_store_pd.html'>arch::x86_64::_mm_store_pd</a></li><li><a href='arch/x86_64/fn._mm_store_pd1.html'>arch::x86_64::_mm_store_pd1</a></li><li><a href='arch/x86_64/fn._mm_store_ps.html'>arch::x86_64::_mm_store_ps</a></li><li><a href='arch/x86_64/fn._mm_store_ps1.html'>arch::x86_64::_mm_store_ps1</a></li><li><a href='arch/x86_64/fn._mm_store_sd.html'>arch::x86_64::_mm_store_sd</a></li><li><a href='arch/x86_64/fn._mm_store_si128.html'>arch::x86_64::_mm_store_si128</a></li><li><a href='arch/x86_64/fn._mm_store_ss.html'>arch::x86_64::_mm_store_ss</a></li><li><a href='arch/x86_64/fn._mm_storeh_pd.html'>arch::x86_64::_mm_storeh_pd</a></li><li><a href='arch/x86_64/fn._mm_storeh_pi.html'>arch::x86_64::_mm_storeh_pi</a></li><li><a href='arch/x86_64/fn._mm_storel_epi64.html'>arch::x86_64::_mm_storel_epi64</a></li><li><a href='arch/x86_64/fn._mm_storel_pd.html'>arch::x86_64::_mm_storel_pd</a></li><li><a href='arch/x86_64/fn._mm_storel_pi.html'>arch::x86_64::_mm_storel_pi</a></li><li><a href='arch/x86_64/fn._mm_storer_pd.html'>arch::x86_64::_mm_storer_pd</a></li><li><a href='arch/x86_64/fn._mm_storer_ps.html'>arch::x86_64::_mm_storer_ps</a></li><li><a href='arch/x86_64/fn._mm_storeu_pd.html'>arch::x86_64::_mm_storeu_pd</a></li><li><a href='arch/x86_64/fn._mm_storeu_ps.html'>arch::x86_64::_mm_storeu_ps</a></li><li><a href='arch/x86_64/fn._mm_storeu_si128.html'>arch::x86_64::_mm_storeu_si128</a></li><li><a href='arch/x86_64/fn._mm_stream_pd.html'>arch::x86_64::_mm_stream_pd</a></li><li><a href='arch/x86_64/fn._mm_stream_pi.html'>arch::x86_64::_mm_stream_pi</a></li><li><a href='arch/x86_64/fn._mm_stream_ps.html'>arch::x86_64::_mm_stream_ps</a></li><li><a href='arch/x86_64/fn._mm_stream_sd.html'>arch::x86_64::_mm_stream_sd</a></li><li><a href='arch/x86_64/fn._mm_stream_si128.html'>arch::x86_64::_mm_stream_si128</a></li><li><a href='arch/x86_64/fn._mm_stream_si32.html'>arch::x86_64::_mm_stream_si32</a></li><li><a href='arch/x86_64/fn._mm_stream_si64.html'>arch::x86_64::_mm_stream_si64</a></li><li><a href='arch/x86_64/fn._mm_stream_ss.html'>arch::x86_64::_mm_stream_ss</a></li><li><a href='arch/x86_64/fn._mm_sub_epi16.html'>arch::x86_64::_mm_sub_epi16</a></li><li><a href='arch/x86_64/fn._mm_sub_epi32.html'>arch::x86_64::_mm_sub_epi32</a></li><li><a href='arch/x86_64/fn._mm_sub_epi64.html'>arch::x86_64::_mm_sub_epi64</a></li><li><a href='arch/x86_64/fn._mm_sub_epi8.html'>arch::x86_64::_mm_sub_epi8</a></li><li><a href='arch/x86_64/fn._mm_sub_pd.html'>arch::x86_64::_mm_sub_pd</a></li><li><a href='arch/x86_64/fn._mm_sub_pi16.html'>arch::x86_64::_mm_sub_pi16</a></li><li><a href='arch/x86_64/fn._mm_sub_pi32.html'>arch::x86_64::_mm_sub_pi32</a></li><li><a href='arch/x86_64/fn._mm_sub_pi8.html'>arch::x86_64::_mm_sub_pi8</a></li><li><a href='arch/x86_64/fn._mm_sub_ps.html'>arch::x86_64::_mm_sub_ps</a></li><li><a href='arch/x86_64/fn._mm_sub_sd.html'>arch::x86_64::_mm_sub_sd</a></li><li><a href='arch/x86_64/fn._mm_sub_si64.html'>arch::x86_64::_mm_sub_si64</a></li><li><a href='arch/x86_64/fn._mm_sub_ss.html'>arch::x86_64::_mm_sub_ss</a></li><li><a href='arch/x86_64/fn._mm_subs_epi16.html'>arch::x86_64::_mm_subs_epi16</a></li><li><a href='arch/x86_64/fn._mm_subs_epi8.html'>arch::x86_64::_mm_subs_epi8</a></li><li><a href='arch/x86_64/fn._mm_subs_epu16.html'>arch::x86_64::_mm_subs_epu16</a></li><li><a href='arch/x86_64/fn._mm_subs_epu8.html'>arch::x86_64::_mm_subs_epu8</a></li><li><a href='arch/x86_64/fn._mm_subs_pi16.html'>arch::x86_64::_mm_subs_pi16</a></li><li><a href='arch/x86_64/fn._mm_subs_pi8.html'>arch::x86_64::_mm_subs_pi8</a></li><li><a href='arch/x86_64/fn._mm_subs_pu16.html'>arch::x86_64::_mm_subs_pu16</a></li><li><a href='arch/x86_64/fn._mm_subs_pu8.html'>arch::x86_64::_mm_subs_pu8</a></li><li><a href='arch/x86_64/fn._mm_test_all_ones.html'>arch::x86_64::_mm_test_all_ones</a></li><li><a href='arch/x86_64/fn._mm_test_all_zeros.html'>arch::x86_64::_mm_test_all_zeros</a></li><li><a href='arch/x86_64/fn._mm_test_mix_ones_zeros.html'>arch::x86_64::_mm_test_mix_ones_zeros</a></li><li><a href='arch/x86_64/fn._mm_testc_pd.html'>arch::x86_64::_mm_testc_pd</a></li><li><a href='arch/x86_64/fn._mm_testc_ps.html'>arch::x86_64::_mm_testc_ps</a></li><li><a href='arch/x86_64/fn._mm_testc_si128.html'>arch::x86_64::_mm_testc_si128</a></li><li><a href='arch/x86_64/fn._mm_testnzc_pd.html'>arch::x86_64::_mm_testnzc_pd</a></li><li><a href='arch/x86_64/fn._mm_testnzc_ps.html'>arch::x86_64::_mm_testnzc_ps</a></li><li><a href='arch/x86_64/fn._mm_testnzc_si128.html'>arch::x86_64::_mm_testnzc_si128</a></li><li><a href='arch/x86_64/fn._mm_testz_pd.html'>arch::x86_64::_mm_testz_pd</a></li><li><a href='arch/x86_64/fn._mm_testz_ps.html'>arch::x86_64::_mm_testz_ps</a></li><li><a href='arch/x86_64/fn._mm_testz_si128.html'>arch::x86_64::_mm_testz_si128</a></li><li><a href='arch/x86_64/fn._mm_tzcnt_32.html'>arch::x86_64::_mm_tzcnt_32</a></li><li><a href='arch/x86_64/fn._mm_tzcnt_64.html'>arch::x86_64::_mm_tzcnt_64</a></li><li><a href='arch/x86_64/fn._mm_ucomieq_sd.html'>arch::x86_64::_mm_ucomieq_sd</a></li><li><a href='arch/x86_64/fn._mm_ucomieq_ss.html'>arch::x86_64::_mm_ucomieq_ss</a></li><li><a href='arch/x86_64/fn._mm_ucomige_sd.html'>arch::x86_64::_mm_ucomige_sd</a></li><li><a href='arch/x86_64/fn._mm_ucomige_ss.html'>arch::x86_64::_mm_ucomige_ss</a></li><li><a href='arch/x86_64/fn._mm_ucomigt_sd.html'>arch::x86_64::_mm_ucomigt_sd</a></li><li><a href='arch/x86_64/fn._mm_ucomigt_ss.html'>arch::x86_64::_mm_ucomigt_ss</a></li><li><a href='arch/x86_64/fn._mm_ucomile_sd.html'>arch::x86_64::_mm_ucomile_sd</a></li><li><a href='arch/x86_64/fn._mm_ucomile_ss.html'>arch::x86_64::_mm_ucomile_ss</a></li><li><a href='arch/x86_64/fn._mm_ucomilt_sd.html'>arch::x86_64::_mm_ucomilt_sd</a></li><li><a href='arch/x86_64/fn._mm_ucomilt_ss.html'>arch::x86_64::_mm_ucomilt_ss</a></li><li><a href='arch/x86_64/fn._mm_ucomineq_sd.html'>arch::x86_64::_mm_ucomineq_sd</a></li><li><a href='arch/x86_64/fn._mm_ucomineq_ss.html'>arch::x86_64::_mm_ucomineq_ss</a></li><li><a href='arch/x86_64/fn._mm_undefined_pd.html'>arch::x86_64::_mm_undefined_pd</a></li><li><a href='arch/x86_64/fn._mm_undefined_ps.html'>arch::x86_64::_mm_undefined_ps</a></li><li><a href='arch/x86_64/fn._mm_undefined_si128.html'>arch::x86_64::_mm_undefined_si128</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_epi16.html'>arch::x86_64::_mm_unpackhi_epi16</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_epi32.html'>arch::x86_64::_mm_unpackhi_epi32</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_epi64.html'>arch::x86_64::_mm_unpackhi_epi64</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_epi8.html'>arch::x86_64::_mm_unpackhi_epi8</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_pd.html'>arch::x86_64::_mm_unpackhi_pd</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_pi16.html'>arch::x86_64::_mm_unpackhi_pi16</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_pi32.html'>arch::x86_64::_mm_unpackhi_pi32</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_pi8.html'>arch::x86_64::_mm_unpackhi_pi8</a></li><li><a href='arch/x86_64/fn._mm_unpackhi_ps.html'>arch::x86_64::_mm_unpackhi_ps</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_epi16.html'>arch::x86_64::_mm_unpacklo_epi16</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_epi32.html'>arch::x86_64::_mm_unpacklo_epi32</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_epi64.html'>arch::x86_64::_mm_unpacklo_epi64</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_epi8.html'>arch::x86_64::_mm_unpacklo_epi8</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_pd.html'>arch::x86_64::_mm_unpacklo_pd</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_pi16.html'>arch::x86_64::_mm_unpacklo_pi16</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_pi32.html'>arch::x86_64::_mm_unpacklo_pi32</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_pi8.html'>arch::x86_64::_mm_unpacklo_pi8</a></li><li><a href='arch/x86_64/fn._mm_unpacklo_ps.html'>arch::x86_64::_mm_unpacklo_ps</a></li><li><a href='arch/x86_64/fn._mm_xor_pd.html'>arch::x86_64::_mm_xor_pd</a></li><li><a href='arch/x86_64/fn._mm_xor_ps.html'>arch::x86_64::_mm_xor_ps</a></li><li><a href='arch/x86_64/fn._mm_xor_si128.html'>arch::x86_64::_mm_xor_si128</a></li><li><a href='arch/x86_64/fn._mulx_u32.html'>arch::x86_64::_mulx_u32</a></li><li><a href='arch/x86_64/fn._mulx_u64.html'>arch::x86_64::_mulx_u64</a></li><li><a href='arch/x86_64/fn._pdep_u32.html'>arch::x86_64::_pdep_u32</a></li><li><a href='arch/x86_64/fn._pdep_u64.html'>arch::x86_64::_pdep_u64</a></li><li><a href='arch/x86_64/fn._pext_u32.html'>arch::x86_64::_pext_u32</a></li><li><a href='arch/x86_64/fn._pext_u64.html'>arch::x86_64::_pext_u64</a></li><li><a href='arch/x86_64/fn._popcnt32.html'>arch::x86_64::_popcnt32</a></li><li><a href='arch/x86_64/fn._popcnt64.html'>arch::x86_64::_popcnt64</a></li><li><a href='arch/x86_64/fn._rdrand16_step.html'>arch::x86_64::_rdrand16_step</a></li><li><a href='arch/x86_64/fn._rdrand32_step.html'>arch::x86_64::_rdrand32_step</a></li><li><a href='arch/x86_64/fn._rdrand64_step.html'>arch::x86_64::_rdrand64_step</a></li><li><a href='arch/x86_64/fn._rdseed16_step.html'>arch::x86_64::_rdseed16_step</a></li><li><a href='arch/x86_64/fn._rdseed32_step.html'>arch::x86_64::_rdseed32_step</a></li><li><a href='arch/x86_64/fn._rdseed64_step.html'>arch::x86_64::_rdseed64_step</a></li><li><a href='arch/x86_64/fn._rdtsc.html'>arch::x86_64::_rdtsc</a></li><li><a href='arch/x86_64/fn._subborrow_u32.html'>arch::x86_64::_subborrow_u32</a></li><li><a href='arch/x86_64/fn._subborrow_u64.html'>arch::x86_64::_subborrow_u64</a></li><li><a href='arch/x86_64/fn._t1mskc_u32.html'>arch::x86_64::_t1mskc_u32</a></li><li><a href='arch/x86_64/fn._t1mskc_u64.html'>arch::x86_64::_t1mskc_u64</a></li><li><a href='arch/x86_64/fn._tzcnt_u32.html'>arch::x86_64::_tzcnt_u32</a></li><li><a href='arch/x86_64/fn._tzcnt_u64.html'>arch::x86_64::_tzcnt_u64</a></li><li><a href='arch/x86_64/fn._tzmsk_u32.html'>arch::x86_64::_tzmsk_u32</a></li><li><a href='arch/x86_64/fn._tzmsk_u64.html'>arch::x86_64::_tzmsk_u64</a></li><li><a href='arch/x86_64/fn._xabort.html'>arch::x86_64::_xabort</a></li><li><a href='arch/x86_64/fn._xabort_code.html'>arch::x86_64::_xabort_code</a></li><li><a href='arch/x86_64/fn._xbegin.html'>arch::x86_64::_xbegin</a></li><li><a href='arch/x86_64/fn._xend.html'>arch::x86_64::_xend</a></li><li><a href='arch/x86_64/fn._xgetbv.html'>arch::x86_64::_xgetbv</a></li><li><a href='arch/x86_64/fn._xrstor.html'>arch::x86_64::_xrstor</a></li><li><a href='arch/x86_64/fn._xrstor64.html'>arch::x86_64::_xrstor64</a></li><li><a href='arch/x86_64/fn._xrstors.html'>arch::x86_64::_xrstors</a></li><li><a href='arch/x86_64/fn._xrstors64.html'>arch::x86_64::_xrstors64</a></li><li><a href='arch/x86_64/fn._xsave.html'>arch::x86_64::_xsave</a></li><li><a href='arch/x86_64/fn._xsave64.html'>arch::x86_64::_xsave64</a></li><li><a href='arch/x86_64/fn._xsavec.html'>arch::x86_64::_xsavec</a></li><li><a href='arch/x86_64/fn._xsavec64.html'>arch::x86_64::_xsavec64</a></li><li><a href='arch/x86_64/fn._xsaveopt.html'>arch::x86_64::_xsaveopt</a></li><li><a href='arch/x86_64/fn._xsaveopt64.html'>arch::x86_64::_xsaveopt64</a></li><li><a href='arch/x86_64/fn._xsaves.html'>arch::x86_64::_xsaves</a></li><li><a href='arch/x86_64/fn._xsaves64.html'>arch::x86_64::_xsaves64</a></li><li><a href='arch/x86_64/fn._xsetbv.html'>arch::x86_64::_xsetbv</a></li><li><a href='arch/x86_64/fn._xtest.html'>arch::x86_64::_xtest</a></li><li><a href='arch/x86_64/fn.cmpxchg16b.html'>arch::x86_64::cmpxchg16b</a></li><li><a href='arch/x86_64/fn.has_cpuid.html'>arch::x86_64::has_cpuid</a></li><li><a href='arch/x86_64/fn.ud2.html'>arch::x86_64::ud2</a></li><li><a href='ascii/fn.escape_default.html'>ascii::escape_default</a></li><li><a href='char/fn.decode_utf16.html'>char::decode_utf16</a></li><li><a href='char/fn.from_digit.html'>char::from_digit</a></li><li><a href='char/fn.from_u32.html'>char::from_u32</a></li><li><a href='char/fn.from_u32_unchecked.html'>char::from_u32_unchecked</a></li><li><a href='cmp/fn.max.html'>cmp::max</a></li><li><a href='cmp/fn.max_by.html'>cmp::max_by</a></li><li><a href='cmp/fn.max_by_key.html'>cmp::max_by_key</a></li><li><a href='cmp/fn.min.html'>cmp::min</a></li><li><a href='cmp/fn.min_by.html'>cmp::min_by</a></li><li><a href='cmp/fn.min_by_key.html'>cmp::min_by_key</a></li><li><a href='convert/fn.identity.html'>convert::identity</a></li><li><a href='fmt/fn.write.html'>fmt::write</a></li><li><a href='hint/fn.black_box.html'>hint::black_box</a></li><li><a href='hint/fn.spin_loop.html'>hint::spin_loop</a></li><li><a href='hint/fn.unreachable_unchecked.html'>hint::unreachable_unchecked</a></li><li><a href='intrinsics/fn.abort.html'>intrinsics::abort</a></li><li><a href='intrinsics/fn.add_with_overflow.html'>intrinsics::add_with_overflow</a></li><li><a href='intrinsics/fn.arith_offset.html'>intrinsics::arith_offset</a></li><li><a href='intrinsics/fn.assume.html'>intrinsics::assume</a></li><li><a href='intrinsics/fn.atomic_and.html'>intrinsics::atomic_and</a></li><li><a href='intrinsics/fn.atomic_and_acq.html'>intrinsics::atomic_and_acq</a></li><li><a href='intrinsics/fn.atomic_and_acqrel.html'>intrinsics::atomic_and_acqrel</a></li><li><a href='intrinsics/fn.atomic_and_rel.html'>intrinsics::atomic_and_rel</a></li><li><a href='intrinsics/fn.atomic_and_relaxed.html'>intrinsics::atomic_and_relaxed</a></li><li><a href='intrinsics/fn.atomic_cxchg.html'>intrinsics::atomic_cxchg</a></li><li><a href='intrinsics/fn.atomic_cxchg_acq.html'>intrinsics::atomic_cxchg_acq</a></li><li><a href='intrinsics/fn.atomic_cxchg_acq_failrelaxed.html'>intrinsics::atomic_cxchg_acq_failrelaxed</a></li><li><a href='intrinsics/fn.atomic_cxchg_acqrel.html'>intrinsics::atomic_cxchg_acqrel</a></li><li><a href='intrinsics/fn.atomic_cxchg_acqrel_failrelaxed.html'>intrinsics::atomic_cxchg_acqrel_failrelaxed</a></li><li><a href='intrinsics/fn.atomic_cxchg_failacq.html'>intrinsics::atomic_cxchg_failacq</a></li><li><a href='intrinsics/fn.atomic_cxchg_failrelaxed.html'>intrinsics::atomic_cxchg_failrelaxed</a></li><li><a href='intrinsics/fn.atomic_cxchg_rel.html'>intrinsics::atomic_cxchg_rel</a></li><li><a href='intrinsics/fn.atomic_cxchg_relaxed.html'>intrinsics::atomic_cxchg_relaxed</a></li><li><a href='intrinsics/fn.atomic_cxchgweak.html'>intrinsics::atomic_cxchgweak</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_acq.html'>intrinsics::atomic_cxchgweak_acq</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_acq_failrelaxed.html'>intrinsics::atomic_cxchgweak_acq_failrelaxed</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_acqrel.html'>intrinsics::atomic_cxchgweak_acqrel</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_acqrel_failrelaxed.html'>intrinsics::atomic_cxchgweak_acqrel_failrelaxed</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_failacq.html'>intrinsics::atomic_cxchgweak_failacq</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_failrelaxed.html'>intrinsics::atomic_cxchgweak_failrelaxed</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_rel.html'>intrinsics::atomic_cxchgweak_rel</a></li><li><a href='intrinsics/fn.atomic_cxchgweak_relaxed.html'>intrinsics::atomic_cxchgweak_relaxed</a></li><li><a href='intrinsics/fn.atomic_fence.html'>intrinsics::atomic_fence</a></li><li><a href='intrinsics/fn.atomic_fence_acq.html'>intrinsics::atomic_fence_acq</a></li><li><a href='intrinsics/fn.atomic_fence_acqrel.html'>intrinsics::atomic_fence_acqrel</a></li><li><a href='intrinsics/fn.atomic_fence_rel.html'>intrinsics::atomic_fence_rel</a></li><li><a href='intrinsics/fn.atomic_load.html'>intrinsics::atomic_load</a></li><li><a href='intrinsics/fn.atomic_load_acq.html'>intrinsics::atomic_load_acq</a></li><li><a href='intrinsics/fn.atomic_load_relaxed.html'>intrinsics::atomic_load_relaxed</a></li><li><a href='intrinsics/fn.atomic_load_unordered.html'>intrinsics::atomic_load_unordered</a></li><li><a href='intrinsics/fn.atomic_max.html'>intrinsics::atomic_max</a></li><li><a href='intrinsics/fn.atomic_max_acq.html'>intrinsics::atomic_max_acq</a></li><li><a href='intrinsics/fn.atomic_max_acqrel.html'>intrinsics::atomic_max_acqrel</a></li><li><a href='intrinsics/fn.atomic_max_rel.html'>intrinsics::atomic_max_rel</a></li><li><a href='intrinsics/fn.atomic_max_relaxed.html'>intrinsics::atomic_max_relaxed</a></li><li><a href='intrinsics/fn.atomic_min.html'>intrinsics::atomic_min</a></li><li><a href='intrinsics/fn.atomic_min_acq.html'>intrinsics::atomic_min_acq</a></li><li><a href='intrinsics/fn.atomic_min_acqrel.html'>intrinsics::atomic_min_acqrel</a></li><li><a href='intrinsics/fn.atomic_min_rel.html'>intrinsics::atomic_min_rel</a></li><li><a href='intrinsics/fn.atomic_min_relaxed.html'>intrinsics::atomic_min_relaxed</a></li><li><a href='intrinsics/fn.atomic_nand.html'>intrinsics::atomic_nand</a></li><li><a href='intrinsics/fn.atomic_nand_acq.html'>intrinsics::atomic_nand_acq</a></li><li><a href='intrinsics/fn.atomic_nand_acqrel.html'>intrinsics::atomic_nand_acqrel</a></li><li><a href='intrinsics/fn.atomic_nand_rel.html'>intrinsics::atomic_nand_rel</a></li><li><a href='intrinsics/fn.atomic_nand_relaxed.html'>intrinsics::atomic_nand_relaxed</a></li><li><a href='intrinsics/fn.atomic_or.html'>intrinsics::atomic_or</a></li><li><a href='intrinsics/fn.atomic_or_acq.html'>intrinsics::atomic_or_acq</a></li><li><a href='intrinsics/fn.atomic_or_acqrel.html'>intrinsics::atomic_or_acqrel</a></li><li><a href='intrinsics/fn.atomic_or_rel.html'>intrinsics::atomic_or_rel</a></li><li><a href='intrinsics/fn.atomic_or_relaxed.html'>intrinsics::atomic_or_relaxed</a></li><li><a href='intrinsics/fn.atomic_singlethreadfence.html'>intrinsics::atomic_singlethreadfence</a></li><li><a href='intrinsics/fn.atomic_singlethreadfence_acq.html'>intrinsics::atomic_singlethreadfence_acq</a></li><li><a href='intrinsics/fn.atomic_singlethreadfence_acqrel.html'>intrinsics::atomic_singlethreadfence_acqrel</a></li><li><a href='intrinsics/fn.atomic_singlethreadfence_rel.html'>intrinsics::atomic_singlethreadfence_rel</a></li><li><a href='intrinsics/fn.atomic_store.html'>intrinsics::atomic_store</a></li><li><a href='intrinsics/fn.atomic_store_rel.html'>intrinsics::atomic_store_rel</a></li><li><a href='intrinsics/fn.atomic_store_relaxed.html'>intrinsics::atomic_store_relaxed</a></li><li><a href='intrinsics/fn.atomic_store_unordered.html'>intrinsics::atomic_store_unordered</a></li><li><a href='intrinsics/fn.atomic_umax.html'>intrinsics::atomic_umax</a></li><li><a href='intrinsics/fn.atomic_umax_acq.html'>intrinsics::atomic_umax_acq</a></li><li><a href='intrinsics/fn.atomic_umax_acqrel.html'>intrinsics::atomic_umax_acqrel</a></li><li><a href='intrinsics/fn.atomic_umax_rel.html'>intrinsics::atomic_umax_rel</a></li><li><a href='intrinsics/fn.atomic_umax_relaxed.html'>intrinsics::atomic_umax_relaxed</a></li><li><a href='intrinsics/fn.atomic_umin.html'>intrinsics::atomic_umin</a></li><li><a href='intrinsics/fn.atomic_umin_acq.html'>intrinsics::atomic_umin_acq</a></li><li><a href='intrinsics/fn.atomic_umin_acqrel.html'>intrinsics::atomic_umin_acqrel</a></li><li><a href='intrinsics/fn.atomic_umin_rel.html'>intrinsics::atomic_umin_rel</a></li><li><a href='intrinsics/fn.atomic_umin_relaxed.html'>intrinsics::atomic_umin_relaxed</a></li><li><a href='intrinsics/fn.atomic_xadd.html'>intrinsics::atomic_xadd</a></li><li><a href='intrinsics/fn.atomic_xadd_acq.html'>intrinsics::atomic_xadd_acq</a></li><li><a href='intrinsics/fn.atomic_xadd_acqrel.html'>intrinsics::atomic_xadd_acqrel</a></li><li><a href='intrinsics/fn.atomic_xadd_rel.html'>intrinsics::atomic_xadd_rel</a></li><li><a href='intrinsics/fn.atomic_xadd_relaxed.html'>intrinsics::atomic_xadd_relaxed</a></li><li><a href='intrinsics/fn.atomic_xchg.html'>intrinsics::atomic_xchg</a></li><li><a href='intrinsics/fn.atomic_xchg_acq.html'>intrinsics::atomic_xchg_acq</a></li><li><a href='intrinsics/fn.atomic_xchg_acqrel.html'>intrinsics::atomic_xchg_acqrel</a></li><li><a href='intrinsics/fn.atomic_xchg_rel.html'>intrinsics::atomic_xchg_rel</a></li><li><a href='intrinsics/fn.atomic_xchg_relaxed.html'>intrinsics::atomic_xchg_relaxed</a></li><li><a href='intrinsics/fn.atomic_xor.html'>intrinsics::atomic_xor</a></li><li><a href='intrinsics/fn.atomic_xor_acq.html'>intrinsics::atomic_xor_acq</a></li><li><a href='intrinsics/fn.atomic_xor_acqrel.html'>intrinsics::atomic_xor_acqrel</a></li><li><a href='intrinsics/fn.atomic_xor_rel.html'>intrinsics::atomic_xor_rel</a></li><li><a href='intrinsics/fn.atomic_xor_relaxed.html'>intrinsics::atomic_xor_relaxed</a></li><li><a href='intrinsics/fn.atomic_xsub.html'>intrinsics::atomic_xsub</a></li><li><a href='intrinsics/fn.atomic_xsub_acq.html'>intrinsics::atomic_xsub_acq</a></li><li><a href='intrinsics/fn.atomic_xsub_acqrel.html'>intrinsics::atomic_xsub_acqrel</a></li><li><a href='intrinsics/fn.atomic_xsub_rel.html'>intrinsics::atomic_xsub_rel</a></li><li><a href='intrinsics/fn.atomic_xsub_relaxed.html'>intrinsics::atomic_xsub_relaxed</a></li><li><a href='intrinsics/fn.bitreverse.html'>intrinsics::bitreverse</a></li><li><a href='intrinsics/fn.breakpoint.html'>intrinsics::breakpoint</a></li><li><a href='intrinsics/fn.bswap.html'>intrinsics::bswap</a></li><li><a href='intrinsics/fn.ceilf32.html'>intrinsics::ceilf32</a></li><li><a href='intrinsics/fn.ceilf64.html'>intrinsics::ceilf64</a></li><li><a href='intrinsics/fn.copy.html'>intrinsics::copy</a></li><li><a href='intrinsics/fn.copy_nonoverlapping.html'>intrinsics::copy_nonoverlapping</a></li><li><a href='intrinsics/fn.copysignf32.html'>intrinsics::copysignf32</a></li><li><a href='intrinsics/fn.copysignf64.html'>intrinsics::copysignf64</a></li><li><a href='intrinsics/fn.cosf32.html'>intrinsics::cosf32</a></li><li><a href='intrinsics/fn.cosf64.html'>intrinsics::cosf64</a></li><li><a href='intrinsics/fn.ctlz.html'>intrinsics::ctlz</a></li><li><a href='intrinsics/fn.ctlz_nonzero.html'>intrinsics::ctlz_nonzero</a></li><li><a href='intrinsics/fn.ctpop.html'>intrinsics::ctpop</a></li><li><a href='intrinsics/fn.cttz.html'>intrinsics::cttz</a></li><li><a href='intrinsics/fn.cttz_nonzero.html'>intrinsics::cttz_nonzero</a></li><li><a href='intrinsics/fn.discriminant_value.html'>intrinsics::discriminant_value</a></li><li><a href='intrinsics/fn.exact_div.html'>intrinsics::exact_div</a></li><li><a href='intrinsics/fn.exp2f32.html'>intrinsics::exp2f32</a></li><li><a href='intrinsics/fn.exp2f64.html'>intrinsics::exp2f64</a></li><li><a href='intrinsics/fn.expf32.html'>intrinsics::expf32</a></li><li><a href='intrinsics/fn.expf64.html'>intrinsics::expf64</a></li><li><a href='intrinsics/fn.fabsf32.html'>intrinsics::fabsf32</a></li><li><a href='intrinsics/fn.fabsf64.html'>intrinsics::fabsf64</a></li><li><a href='intrinsics/fn.fadd_fast.html'>intrinsics::fadd_fast</a></li><li><a href='intrinsics/fn.fdiv_fast.html'>intrinsics::fdiv_fast</a></li><li><a href='intrinsics/fn.floorf32.html'>intrinsics::floorf32</a></li><li><a href='intrinsics/fn.floorf64.html'>intrinsics::floorf64</a></li><li><a href='intrinsics/fn.fmaf32.html'>intrinsics::fmaf32</a></li><li><a href='intrinsics/fn.fmaf64.html'>intrinsics::fmaf64</a></li><li><a href='intrinsics/fn.fmul_fast.html'>intrinsics::fmul_fast</a></li><li><a href='intrinsics/fn.forget.html'>intrinsics::forget</a></li><li><a href='intrinsics/fn.frem_fast.html'>intrinsics::frem_fast</a></li><li><a href='intrinsics/fn.fsub_fast.html'>intrinsics::fsub_fast</a></li><li><a href='intrinsics/fn.init.html'>intrinsics::init</a></li><li><a href='intrinsics/fn.likely.html'>intrinsics::likely</a></li><li><a href='intrinsics/fn.log10f32.html'>intrinsics::log10f32</a></li><li><a href='intrinsics/fn.log10f64.html'>intrinsics::log10f64</a></li><li><a href='intrinsics/fn.log2f32.html'>intrinsics::log2f32</a></li><li><a href='intrinsics/fn.log2f64.html'>intrinsics::log2f64</a></li><li><a href='intrinsics/fn.logf32.html'>intrinsics::logf32</a></li><li><a href='intrinsics/fn.logf64.html'>intrinsics::logf64</a></li><li><a href='intrinsics/fn.maxnumf32.html'>intrinsics::maxnumf32</a></li><li><a href='intrinsics/fn.maxnumf64.html'>intrinsics::maxnumf64</a></li><li><a href='intrinsics/fn.min_align_of.html'>intrinsics::min_align_of</a></li><li><a href='intrinsics/fn.min_align_of_val.html'>intrinsics::min_align_of_val</a></li><li><a href='intrinsics/fn.minnumf32.html'>intrinsics::minnumf32</a></li><li><a href='intrinsics/fn.minnumf64.html'>intrinsics::minnumf64</a></li><li><a href='intrinsics/fn.move_val_init.html'>intrinsics::move_val_init</a></li><li><a href='intrinsics/fn.mul_with_overflow.html'>intrinsics::mul_with_overflow</a></li><li><a href='intrinsics/fn.nearbyintf32.html'>intrinsics::nearbyintf32</a></li><li><a href='intrinsics/fn.nearbyintf64.html'>intrinsics::nearbyintf64</a></li><li><a href='intrinsics/fn.needs_drop.html'>intrinsics::needs_drop</a></li><li><a href='intrinsics/fn.nontemporal_store.html'>intrinsics::nontemporal_store</a></li><li><a href='intrinsics/fn.offset.html'>intrinsics::offset</a></li><li><a href='intrinsics/fn.panic_if_uninhabited.html'>intrinsics::panic_if_uninhabited</a></li><li><a href='intrinsics/fn.powf32.html'>intrinsics::powf32</a></li><li><a href='intrinsics/fn.powf64.html'>intrinsics::powf64</a></li><li><a href='intrinsics/fn.powif32.html'>intrinsics::powif32</a></li><li><a href='intrinsics/fn.powif64.html'>intrinsics::powif64</a></li><li><a href='intrinsics/fn.pref_align_of.html'>intrinsics::pref_align_of</a></li><li><a href='intrinsics/fn.prefetch_read_data.html'>intrinsics::prefetch_read_data</a></li><li><a href='intrinsics/fn.prefetch_read_instruction.html'>intrinsics::prefetch_read_instruction</a></li><li><a href='intrinsics/fn.prefetch_write_data.html'>intrinsics::prefetch_write_data</a></li><li><a href='intrinsics/fn.prefetch_write_instruction.html'>intrinsics::prefetch_write_instruction</a></li><li><a href='intrinsics/fn.rintf32.html'>intrinsics::rintf32</a></li><li><a href='intrinsics/fn.rintf64.html'>intrinsics::rintf64</a></li><li><a href='intrinsics/fn.rotate_left.html'>intrinsics::rotate_left</a></li><li><a href='intrinsics/fn.rotate_right.html'>intrinsics::rotate_right</a></li><li><a href='intrinsics/fn.roundf32.html'>intrinsics::roundf32</a></li><li><a href='intrinsics/fn.roundf64.html'>intrinsics::roundf64</a></li><li><a href='intrinsics/fn.rustc_peek.html'>intrinsics::rustc_peek</a></li><li><a href='intrinsics/fn.saturating_add.html'>intrinsics::saturating_add</a></li><li><a href='intrinsics/fn.saturating_sub.html'>intrinsics::saturating_sub</a></li><li><a href='intrinsics/fn.sinf32.html'>intrinsics::sinf32</a></li><li><a href='intrinsics/fn.sinf64.html'>intrinsics::sinf64</a></li><li><a href='intrinsics/fn.size_of.html'>intrinsics::size_of</a></li><li><a href='intrinsics/fn.size_of_val.html'>intrinsics::size_of_val</a></li><li><a href='intrinsics/fn.sqrtf32.html'>intrinsics::sqrtf32</a></li><li><a href='intrinsics/fn.sqrtf64.html'>intrinsics::sqrtf64</a></li><li><a href='intrinsics/fn.sub_with_overflow.html'>intrinsics::sub_with_overflow</a></li><li><a href='intrinsics/fn.transmute.html'>intrinsics::transmute</a></li><li><a href='intrinsics/fn.truncf32.html'>intrinsics::truncf32</a></li><li><a href='intrinsics/fn.truncf64.html'>intrinsics::truncf64</a></li><li><a href='intrinsics/fn.try.html'>intrinsics::try</a></li><li><a href='intrinsics/fn.type_id.html'>intrinsics::type_id</a></li><li><a href='intrinsics/fn.type_name.html'>intrinsics::type_name</a></li><li><a href='intrinsics/fn.unaligned_volatile_load.html'>intrinsics::unaligned_volatile_load</a></li><li><a href='intrinsics/fn.unaligned_volatile_store.html'>intrinsics::unaligned_volatile_store</a></li><li><a href='intrinsics/fn.unchecked_add.html'>intrinsics::unchecked_add</a></li><li><a href='intrinsics/fn.unchecked_div.html'>intrinsics::unchecked_div</a></li><li><a href='intrinsics/fn.unchecked_mul.html'>intrinsics::unchecked_mul</a></li><li><a href='intrinsics/fn.unchecked_rem.html'>intrinsics::unchecked_rem</a></li><li><a href='intrinsics/fn.unchecked_shl.html'>intrinsics::unchecked_shl</a></li><li><a href='intrinsics/fn.unchecked_shr.html'>intrinsics::unchecked_shr</a></li><li><a href='intrinsics/fn.unchecked_sub.html'>intrinsics::unchecked_sub</a></li><li><a href='intrinsics/fn.uninit.html'>intrinsics::uninit</a></li><li><a href='intrinsics/fn.unlikely.html'>intrinsics::unlikely</a></li><li><a href='intrinsics/fn.unreachable.html'>intrinsics::unreachable</a></li><li><a href='intrinsics/fn.volatile_copy_memory.html'>intrinsics::volatile_copy_memory</a></li><li><a href='intrinsics/fn.volatile_copy_nonoverlapping_memory.html'>intrinsics::volatile_copy_nonoverlapping_memory</a></li><li><a href='intrinsics/fn.volatile_load.html'>intrinsics::volatile_load</a></li><li><a href='intrinsics/fn.volatile_set_memory.html'>intrinsics::volatile_set_memory</a></li><li><a href='intrinsics/fn.volatile_store.html'>intrinsics::volatile_store</a></li><li><a href='intrinsics/fn.wrapping_add.html'>intrinsics::wrapping_add</a></li><li><a href='intrinsics/fn.wrapping_mul.html'>intrinsics::wrapping_mul</a></li><li><a href='intrinsics/fn.wrapping_sub.html'>intrinsics::wrapping_sub</a></li><li><a href='intrinsics/fn.write_bytes.html'>intrinsics::write_bytes</a></li><li><a href='iter/fn.empty.html'>iter::empty</a></li><li><a href='iter/fn.from_fn.html'>iter::from_fn</a></li><li><a href='iter/fn.once.html'>iter::once</a></li><li><a href='iter/fn.once_with.html'>iter::once_with</a></li><li><a href='iter/fn.repeat.html'>iter::repeat</a></li><li><a href='iter/fn.repeat_with.html'>iter::repeat_with</a></li><li><a href='iter/fn.successors.html'>iter::successors</a></li><li><a href='mem/fn.align_of.html'>mem::align_of</a></li><li><a href='mem/fn.align_of_val.html'>mem::align_of_val</a></li><li><a href='mem/fn.discriminant.html'>mem::discriminant</a></li><li><a href='mem/fn.drop.html'>mem::drop</a></li><li><a href='mem/fn.forget.html'>mem::forget</a></li><li><a href='mem/fn.forget_unsized.html'>mem::forget_unsized</a></li><li><a href='mem/fn.min_align_of.html'>mem::min_align_of</a></li><li><a href='mem/fn.min_align_of_val.html'>mem::min_align_of_val</a></li><li><a href='mem/fn.needs_drop.html'>mem::needs_drop</a></li><li><a href='mem/fn.replace.html'>mem::replace</a></li><li><a href='mem/fn.size_of.html'>mem::size_of</a></li><li><a href='mem/fn.size_of_val.html'>mem::size_of_val</a></li><li><a href='mem/fn.swap.html'>mem::swap</a></li><li><a href='mem/fn.take.html'>mem::take</a></li><li><a href='mem/fn.transmute.html'>mem::transmute</a></li><li><a href='mem/fn.transmute_copy.html'>mem::transmute_copy</a></li><li><a href='mem/fn.uninitialized.html'>mem::uninitialized</a></li><li><a href='mem/fn.zeroed.html'>mem::zeroed</a></li><li><a href='panicking/fn.panic.html'>panicking::panic</a></li><li><a href='panicking/fn.panic_fmt.html'>panicking::panic_fmt</a></li><li><a href='ptr/fn.drop_in_place.html'>ptr::drop_in_place</a></li><li><a href='ptr/fn.eq.html'>ptr::eq</a></li><li><a href='ptr/fn.hash.html'>ptr::hash</a></li><li><a href='ptr/fn.null.html'>ptr::null</a></li><li><a href='ptr/fn.null_mut.html'>ptr::null_mut</a></li><li><a href='ptr/fn.read.html'>ptr::read</a></li><li><a href='ptr/fn.read_unaligned.html'>ptr::read_unaligned</a></li><li><a href='ptr/fn.read_volatile.html'>ptr::read_volatile</a></li><li><a href='ptr/fn.replace.html'>ptr::replace</a></li><li><a href='ptr/fn.slice_from_raw_parts.html'>ptr::slice_from_raw_parts</a></li><li><a href='ptr/fn.slice_from_raw_parts_mut.html'>ptr::slice_from_raw_parts_mut</a></li><li><a href='ptr/fn.swap.html'>ptr::swap</a></li><li><a href='ptr/fn.swap_nonoverlapping.html'>ptr::swap_nonoverlapping</a></li><li><a href='ptr/fn.write.html'>ptr::write</a></li><li><a href='ptr/fn.write_unaligned.html'>ptr::write_unaligned</a></li><li><a href='ptr/fn.write_volatile.html'>ptr::write_volatile</a></li><li><a href='slice/fn.from_mut.html'>slice::from_mut</a></li><li><a href='slice/fn.from_raw_parts.html'>slice::from_raw_parts</a></li><li><a href='slice/fn.from_raw_parts_mut.html'>slice::from_raw_parts_mut</a></li><li><a href='slice/fn.from_ref.html'>slice::from_ref</a></li><li><a href='slice/memchr/fn.memchr.html'>slice::memchr::memchr</a></li><li><a href='slice/memchr/fn.memrchr.html'>slice::memchr::memrchr</a></li><li><a href='str/fn.from_utf8.html'>str::from_utf8</a></li><li><a href='str/fn.from_utf8_mut.html'>str::from_utf8_mut</a></li><li><a href='str/fn.from_utf8_unchecked.html'>str::from_utf8_unchecked</a></li><li><a href='str/fn.from_utf8_unchecked_mut.html'>str::from_utf8_unchecked_mut</a></li><li><a href='str/fn.next_code_point.html'>str::next_code_point</a></li><li><a href='str/fn.utf8_char_width.html'>str::utf8_char_width</a></li><li><a href='sync/atomic/fn.compiler_fence.html'>sync::atomic::compiler_fence</a></li><li><a href='sync/atomic/fn.fence.html'>sync::atomic::fence</a></li><li><a href='sync/atomic/fn.spin_loop_hint.html'>sync::atomic::spin_loop_hint</a></li><li><a href='unicode/conversions/fn.to_lower.html'>unicode::conversions::to_lower</a></li><li><a href='unicode/conversions/fn.to_upper.html'>unicode::conversions::to_upper</a></li><li><a href='unicode/derived_property/fn.Case_Ignorable.html'>unicode::derived_property::Case_Ignorable</a></li><li><a href='unicode/derived_property/fn.Cased.html'>unicode::derived_property::Cased</a></li></ul><h3 id='Typedefs'>Typedefs</h3><ul class='typedefs docblock'><li><a href='arch/x86/type.__mmask16.html'>arch::x86::__mmask16</a></li><li><a href='arch/x86_64/type.__mmask16.html'>arch::x86_64::__mmask16</a></li><li><a href='fmt/type.Result.html'>fmt::Result</a></li></ul><h3 id='Constants'>Constants</h3><ul class='constants docblock'><li><a href='arch/x86/constant._CMP_EQ_OQ.html'>arch::x86::_CMP_EQ_OQ</a></li><li><a href='arch/x86/constant._CMP_EQ_OS.html'>arch::x86::_CMP_EQ_OS</a></li><li><a href='arch/x86/constant._CMP_EQ_UQ.html'>arch::x86::_CMP_EQ_UQ</a></li><li><a href='arch/x86/constant._CMP_EQ_US.html'>arch::x86::_CMP_EQ_US</a></li><li><a href='arch/x86/constant._CMP_FALSE_OQ.html'>arch::x86::_CMP_FALSE_OQ</a></li><li><a href='arch/x86/constant._CMP_FALSE_OS.html'>arch::x86::_CMP_FALSE_OS</a></li><li><a href='arch/x86/constant._CMP_GE_OQ.html'>arch::x86::_CMP_GE_OQ</a></li><li><a href='arch/x86/constant._CMP_GE_OS.html'>arch::x86::_CMP_GE_OS</a></li><li><a href='arch/x86/constant._CMP_GT_OQ.html'>arch::x86::_CMP_GT_OQ</a></li><li><a href='arch/x86/constant._CMP_GT_OS.html'>arch::x86::_CMP_GT_OS</a></li><li><a href='arch/x86/constant._CMP_LE_OQ.html'>arch::x86::_CMP_LE_OQ</a></li><li><a href='arch/x86/constant._CMP_LE_OS.html'>arch::x86::_CMP_LE_OS</a></li><li><a href='arch/x86/constant._CMP_LT_OQ.html'>arch::x86::_CMP_LT_OQ</a></li><li><a href='arch/x86/constant._CMP_LT_OS.html'>arch::x86::_CMP_LT_OS</a></li><li><a href='arch/x86/constant._CMP_NEQ_OQ.html'>arch::x86::_CMP_NEQ_OQ</a></li><li><a href='arch/x86/constant._CMP_NEQ_OS.html'>arch::x86::_CMP_NEQ_OS</a></li><li><a href='arch/x86/constant._CMP_NEQ_UQ.html'>arch::x86::_CMP_NEQ_UQ</a></li><li><a href='arch/x86/constant._CMP_NEQ_US.html'>arch::x86::_CMP_NEQ_US</a></li><li><a href='arch/x86/constant._CMP_NGE_UQ.html'>arch::x86::_CMP_NGE_UQ</a></li><li><a href='arch/x86/constant._CMP_NGE_US.html'>arch::x86::_CMP_NGE_US</a></li><li><a href='arch/x86/constant._CMP_NGT_UQ.html'>arch::x86::_CMP_NGT_UQ</a></li><li><a href='arch/x86/constant._CMP_NGT_US.html'>arch::x86::_CMP_NGT_US</a></li><li><a href='arch/x86/constant._CMP_NLE_UQ.html'>arch::x86::_CMP_NLE_UQ</a></li><li><a href='arch/x86/constant._CMP_NLE_US.html'>arch::x86::_CMP_NLE_US</a></li><li><a href='arch/x86/constant._CMP_NLT_UQ.html'>arch::x86::_CMP_NLT_UQ</a></li><li><a href='arch/x86/constant._CMP_NLT_US.html'>arch::x86::_CMP_NLT_US</a></li><li><a href='arch/x86/constant._CMP_ORD_Q.html'>arch::x86::_CMP_ORD_Q</a></li><li><a href='arch/x86/constant._CMP_ORD_S.html'>arch::x86::_CMP_ORD_S</a></li><li><a href='arch/x86/constant._CMP_TRUE_UQ.html'>arch::x86::_CMP_TRUE_UQ</a></li><li><a href='arch/x86/constant._CMP_TRUE_US.html'>arch::x86::_CMP_TRUE_US</a></li><li><a href='arch/x86/constant._CMP_UNORD_Q.html'>arch::x86::_CMP_UNORD_Q</a></li><li><a href='arch/x86/constant._CMP_UNORD_S.html'>arch::x86::_CMP_UNORD_S</a></li><li><a href='arch/x86/constant._MM_EXCEPT_DENORM.html'>arch::x86::_MM_EXCEPT_DENORM</a></li><li><a href='arch/x86/constant._MM_EXCEPT_DIV_ZERO.html'>arch::x86::_MM_EXCEPT_DIV_ZERO</a></li><li><a href='arch/x86/constant._MM_EXCEPT_INEXACT.html'>arch::x86::_MM_EXCEPT_INEXACT</a></li><li><a href='arch/x86/constant._MM_EXCEPT_INVALID.html'>arch::x86::_MM_EXCEPT_INVALID</a></li><li><a href='arch/x86/constant._MM_EXCEPT_MASK.html'>arch::x86::_MM_EXCEPT_MASK</a></li><li><a href='arch/x86/constant._MM_EXCEPT_OVERFLOW.html'>arch::x86::_MM_EXCEPT_OVERFLOW</a></li><li><a href='arch/x86/constant._MM_EXCEPT_UNDERFLOW.html'>arch::x86::_MM_EXCEPT_UNDERFLOW</a></li><li><a href='arch/x86/constant._MM_FLUSH_ZERO_MASK.html'>arch::x86::_MM_FLUSH_ZERO_MASK</a></li><li><a href='arch/x86/constant._MM_FLUSH_ZERO_OFF.html'>arch::x86::_MM_FLUSH_ZERO_OFF</a></li><li><a href='arch/x86/constant._MM_FLUSH_ZERO_ON.html'>arch::x86::_MM_FLUSH_ZERO_ON</a></li><li><a href='arch/x86/constant._MM_FROUND_CEIL.html'>arch::x86::_MM_FROUND_CEIL</a></li><li><a href='arch/x86/constant._MM_FROUND_CUR_DIRECTION.html'>arch::x86::_MM_FROUND_CUR_DIRECTION</a></li><li><a href='arch/x86/constant._MM_FROUND_FLOOR.html'>arch::x86::_MM_FROUND_FLOOR</a></li><li><a href='arch/x86/constant._MM_FROUND_NEARBYINT.html'>arch::x86::_MM_FROUND_NEARBYINT</a></li><li><a href='arch/x86/constant._MM_FROUND_NINT.html'>arch::x86::_MM_FROUND_NINT</a></li><li><a href='arch/x86/constant._MM_FROUND_NO_EXC.html'>arch::x86::_MM_FROUND_NO_EXC</a></li><li><a href='arch/x86/constant._MM_FROUND_RAISE_EXC.html'>arch::x86::_MM_FROUND_RAISE_EXC</a></li><li><a href='arch/x86/constant._MM_FROUND_RINT.html'>arch::x86::_MM_FROUND_RINT</a></li><li><a href='arch/x86/constant._MM_FROUND_TO_NEAREST_INT.html'>arch::x86::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href='arch/x86/constant._MM_FROUND_TO_NEG_INF.html'>arch::x86::_MM_FROUND_TO_NEG_INF</a></li><li><a href='arch/x86/constant._MM_FROUND_TO_POS_INF.html'>arch::x86::_MM_FROUND_TO_POS_INF</a></li><li><a href='arch/x86/constant._MM_FROUND_TO_ZERO.html'>arch::x86::_MM_FROUND_TO_ZERO</a></li><li><a href='arch/x86/constant._MM_FROUND_TRUNC.html'>arch::x86::_MM_FROUND_TRUNC</a></li><li><a href='arch/x86/constant._MM_HINT_NTA.html'>arch::x86::_MM_HINT_NTA</a></li><li><a href='arch/x86/constant._MM_HINT_T0.html'>arch::x86::_MM_HINT_T0</a></li><li><a href='arch/x86/constant._MM_HINT_T1.html'>arch::x86::_MM_HINT_T1</a></li><li><a href='arch/x86/constant._MM_HINT_T2.html'>arch::x86::_MM_HINT_T2</a></li><li><a href='arch/x86/constant._MM_MASK_DENORM.html'>arch::x86::_MM_MASK_DENORM</a></li><li><a href='arch/x86/constant._MM_MASK_DIV_ZERO.html'>arch::x86::_MM_MASK_DIV_ZERO</a></li><li><a href='arch/x86/constant._MM_MASK_INEXACT.html'>arch::x86::_MM_MASK_INEXACT</a></li><li><a href='arch/x86/constant._MM_MASK_INVALID.html'>arch::x86::_MM_MASK_INVALID</a></li><li><a href='arch/x86/constant._MM_MASK_MASK.html'>arch::x86::_MM_MASK_MASK</a></li><li><a href='arch/x86/constant._MM_MASK_OVERFLOW.html'>arch::x86::_MM_MASK_OVERFLOW</a></li><li><a href='arch/x86/constant._MM_MASK_UNDERFLOW.html'>arch::x86::_MM_MASK_UNDERFLOW</a></li><li><a href='arch/x86/constant._MM_ROUND_DOWN.html'>arch::x86::_MM_ROUND_DOWN</a></li><li><a href='arch/x86/constant._MM_ROUND_MASK.html'>arch::x86::_MM_ROUND_MASK</a></li><li><a href='arch/x86/constant._MM_ROUND_NEAREST.html'>arch::x86::_MM_ROUND_NEAREST</a></li><li><a href='arch/x86/constant._MM_ROUND_TOWARD_ZERO.html'>arch::x86::_MM_ROUND_TOWARD_ZERO</a></li><li><a href='arch/x86/constant._MM_ROUND_UP.html'>arch::x86::_MM_ROUND_UP</a></li><li><a href='arch/x86/constant._SIDD_BIT_MASK.html'>arch::x86::_SIDD_BIT_MASK</a></li><li><a href='arch/x86/constant._SIDD_CMP_EQUAL_ANY.html'>arch::x86::_SIDD_CMP_EQUAL_ANY</a></li><li><a href='arch/x86/constant._SIDD_CMP_EQUAL_EACH.html'>arch::x86::_SIDD_CMP_EQUAL_EACH</a></li><li><a href='arch/x86/constant._SIDD_CMP_EQUAL_ORDERED.html'>arch::x86::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href='arch/x86/constant._SIDD_CMP_RANGES.html'>arch::x86::_SIDD_CMP_RANGES</a></li><li><a href='arch/x86/constant._SIDD_LEAST_SIGNIFICANT.html'>arch::x86::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href='arch/x86/constant._SIDD_MASKED_NEGATIVE_POLARITY.html'>arch::x86::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href='arch/x86/constant._SIDD_MASKED_POSITIVE_POLARITY.html'>arch::x86::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href='arch/x86/constant._SIDD_MOST_SIGNIFICANT.html'>arch::x86::_SIDD_MOST_SIGNIFICANT</a></li><li><a href='arch/x86/constant._SIDD_NEGATIVE_POLARITY.html'>arch::x86::_SIDD_NEGATIVE_POLARITY</a></li><li><a href='arch/x86/constant._SIDD_POSITIVE_POLARITY.html'>arch::x86::_SIDD_POSITIVE_POLARITY</a></li><li><a href='arch/x86/constant._SIDD_SBYTE_OPS.html'>arch::x86::_SIDD_SBYTE_OPS</a></li><li><a href='arch/x86/constant._SIDD_SWORD_OPS.html'>arch::x86::_SIDD_SWORD_OPS</a></li><li><a href='arch/x86/constant._SIDD_UBYTE_OPS.html'>arch::x86::_SIDD_UBYTE_OPS</a></li><li><a href='arch/x86/constant._SIDD_UNIT_MASK.html'>arch::x86::_SIDD_UNIT_MASK</a></li><li><a href='arch/x86/constant._SIDD_UWORD_OPS.html'>arch::x86::_SIDD_UWORD_OPS</a></li><li><a href='arch/x86/constant._XABORT_CAPACITY.html'>arch::x86::_XABORT_CAPACITY</a></li><li><a href='arch/x86/constant._XABORT_CONFLICT.html'>arch::x86::_XABORT_CONFLICT</a></li><li><a href='arch/x86/constant._XABORT_DEBUG.html'>arch::x86::_XABORT_DEBUG</a></li><li><a href='arch/x86/constant._XABORT_EXPLICIT.html'>arch::x86::_XABORT_EXPLICIT</a></li><li><a href='arch/x86/constant._XABORT_NESTED.html'>arch::x86::_XABORT_NESTED</a></li><li><a href='arch/x86/constant._XABORT_RETRY.html'>arch::x86::_XABORT_RETRY</a></li><li><a href='arch/x86/constant._XBEGIN_STARTED.html'>arch::x86::_XBEGIN_STARTED</a></li><li><a href='arch/x86/constant._XCR_XFEATURE_ENABLED_MASK.html'>arch::x86::_XCR_XFEATURE_ENABLED_MASK</a></li><li><a href='arch/x86_64/constant._CMP_EQ_OQ.html'>arch::x86_64::_CMP_EQ_OQ</a></li><li><a href='arch/x86_64/constant._CMP_EQ_OS.html'>arch::x86_64::_CMP_EQ_OS</a></li><li><a href='arch/x86_64/constant._CMP_EQ_UQ.html'>arch::x86_64::_CMP_EQ_UQ</a></li><li><a href='arch/x86_64/constant._CMP_EQ_US.html'>arch::x86_64::_CMP_EQ_US</a></li><li><a href='arch/x86_64/constant._CMP_FALSE_OQ.html'>arch::x86_64::_CMP_FALSE_OQ</a></li><li><a href='arch/x86_64/constant._CMP_FALSE_OS.html'>arch::x86_64::_CMP_FALSE_OS</a></li><li><a href='arch/x86_64/constant._CMP_GE_OQ.html'>arch::x86_64::_CMP_GE_OQ</a></li><li><a href='arch/x86_64/constant._CMP_GE_OS.html'>arch::x86_64::_CMP_GE_OS</a></li><li><a href='arch/x86_64/constant._CMP_GT_OQ.html'>arch::x86_64::_CMP_GT_OQ</a></li><li><a href='arch/x86_64/constant._CMP_GT_OS.html'>arch::x86_64::_CMP_GT_OS</a></li><li><a href='arch/x86_64/constant._CMP_LE_OQ.html'>arch::x86_64::_CMP_LE_OQ</a></li><li><a href='arch/x86_64/constant._CMP_LE_OS.html'>arch::x86_64::_CMP_LE_OS</a></li><li><a href='arch/x86_64/constant._CMP_LT_OQ.html'>arch::x86_64::_CMP_LT_OQ</a></li><li><a href='arch/x86_64/constant._CMP_LT_OS.html'>arch::x86_64::_CMP_LT_OS</a></li><li><a href='arch/x86_64/constant._CMP_NEQ_OQ.html'>arch::x86_64::_CMP_NEQ_OQ</a></li><li><a href='arch/x86_64/constant._CMP_NEQ_OS.html'>arch::x86_64::_CMP_NEQ_OS</a></li><li><a href='arch/x86_64/constant._CMP_NEQ_UQ.html'>arch::x86_64::_CMP_NEQ_UQ</a></li><li><a href='arch/x86_64/constant._CMP_NEQ_US.html'>arch::x86_64::_CMP_NEQ_US</a></li><li><a href='arch/x86_64/constant._CMP_NGE_UQ.html'>arch::x86_64::_CMP_NGE_UQ</a></li><li><a href='arch/x86_64/constant._CMP_NGE_US.html'>arch::x86_64::_CMP_NGE_US</a></li><li><a href='arch/x86_64/constant._CMP_NGT_UQ.html'>arch::x86_64::_CMP_NGT_UQ</a></li><li><a href='arch/x86_64/constant._CMP_NGT_US.html'>arch::x86_64::_CMP_NGT_US</a></li><li><a href='arch/x86_64/constant._CMP_NLE_UQ.html'>arch::x86_64::_CMP_NLE_UQ</a></li><li><a href='arch/x86_64/constant._CMP_NLE_US.html'>arch::x86_64::_CMP_NLE_US</a></li><li><a href='arch/x86_64/constant._CMP_NLT_UQ.html'>arch::x86_64::_CMP_NLT_UQ</a></li><li><a href='arch/x86_64/constant._CMP_NLT_US.html'>arch::x86_64::_CMP_NLT_US</a></li><li><a href='arch/x86_64/constant._CMP_ORD_Q.html'>arch::x86_64::_CMP_ORD_Q</a></li><li><a href='arch/x86_64/constant._CMP_ORD_S.html'>arch::x86_64::_CMP_ORD_S</a></li><li><a href='arch/x86_64/constant._CMP_TRUE_UQ.html'>arch::x86_64::_CMP_TRUE_UQ</a></li><li><a href='arch/x86_64/constant._CMP_TRUE_US.html'>arch::x86_64::_CMP_TRUE_US</a></li><li><a href='arch/x86_64/constant._CMP_UNORD_Q.html'>arch::x86_64::_CMP_UNORD_Q</a></li><li><a href='arch/x86_64/constant._CMP_UNORD_S.html'>arch::x86_64::_CMP_UNORD_S</a></li><li><a href='arch/x86_64/constant._MM_EXCEPT_DENORM.html'>arch::x86_64::_MM_EXCEPT_DENORM</a></li><li><a href='arch/x86_64/constant._MM_EXCEPT_DIV_ZERO.html'>arch::x86_64::_MM_EXCEPT_DIV_ZERO</a></li><li><a href='arch/x86_64/constant._MM_EXCEPT_INEXACT.html'>arch::x86_64::_MM_EXCEPT_INEXACT</a></li><li><a href='arch/x86_64/constant._MM_EXCEPT_INVALID.html'>arch::x86_64::_MM_EXCEPT_INVALID</a></li><li><a href='arch/x86_64/constant._MM_EXCEPT_MASK.html'>arch::x86_64::_MM_EXCEPT_MASK</a></li><li><a href='arch/x86_64/constant._MM_EXCEPT_OVERFLOW.html'>arch::x86_64::_MM_EXCEPT_OVERFLOW</a></li><li><a href='arch/x86_64/constant._MM_EXCEPT_UNDERFLOW.html'>arch::x86_64::_MM_EXCEPT_UNDERFLOW</a></li><li><a href='arch/x86_64/constant._MM_FLUSH_ZERO_MASK.html'>arch::x86_64::_MM_FLUSH_ZERO_MASK</a></li><li><a href='arch/x86_64/constant._MM_FLUSH_ZERO_OFF.html'>arch::x86_64::_MM_FLUSH_ZERO_OFF</a></li><li><a href='arch/x86_64/constant._MM_FLUSH_ZERO_ON.html'>arch::x86_64::_MM_FLUSH_ZERO_ON</a></li><li><a href='arch/x86_64/constant._MM_FROUND_CEIL.html'>arch::x86_64::_MM_FROUND_CEIL</a></li><li><a href='arch/x86_64/constant._MM_FROUND_CUR_DIRECTION.html'>arch::x86_64::_MM_FROUND_CUR_DIRECTION</a></li><li><a href='arch/x86_64/constant._MM_FROUND_FLOOR.html'>arch::x86_64::_MM_FROUND_FLOOR</a></li><li><a href='arch/x86_64/constant._MM_FROUND_NEARBYINT.html'>arch::x86_64::_MM_FROUND_NEARBYINT</a></li><li><a href='arch/x86_64/constant._MM_FROUND_NINT.html'>arch::x86_64::_MM_FROUND_NINT</a></li><li><a href='arch/x86_64/constant._MM_FROUND_NO_EXC.html'>arch::x86_64::_MM_FROUND_NO_EXC</a></li><li><a href='arch/x86_64/constant._MM_FROUND_RAISE_EXC.html'>arch::x86_64::_MM_FROUND_RAISE_EXC</a></li><li><a href='arch/x86_64/constant._MM_FROUND_RINT.html'>arch::x86_64::_MM_FROUND_RINT</a></li><li><a href='arch/x86_64/constant._MM_FROUND_TO_NEAREST_INT.html'>arch::x86_64::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href='arch/x86_64/constant._MM_FROUND_TO_NEG_INF.html'>arch::x86_64::_MM_FROUND_TO_NEG_INF</a></li><li><a href='arch/x86_64/constant._MM_FROUND_TO_POS_INF.html'>arch::x86_64::_MM_FROUND_TO_POS_INF</a></li><li><a href='arch/x86_64/constant._MM_FROUND_TO_ZERO.html'>arch::x86_64::_MM_FROUND_TO_ZERO</a></li><li><a href='arch/x86_64/constant._MM_FROUND_TRUNC.html'>arch::x86_64::_MM_FROUND_TRUNC</a></li><li><a href='arch/x86_64/constant._MM_HINT_NTA.html'>arch::x86_64::_MM_HINT_NTA</a></li><li><a href='arch/x86_64/constant._MM_HINT_T0.html'>arch::x86_64::_MM_HINT_T0</a></li><li><a href='arch/x86_64/constant._MM_HINT_T1.html'>arch::x86_64::_MM_HINT_T1</a></li><li><a href='arch/x86_64/constant._MM_HINT_T2.html'>arch::x86_64::_MM_HINT_T2</a></li><li><a href='arch/x86_64/constant._MM_MASK_DENORM.html'>arch::x86_64::_MM_MASK_DENORM</a></li><li><a href='arch/x86_64/constant._MM_MASK_DIV_ZERO.html'>arch::x86_64::_MM_MASK_DIV_ZERO</a></li><li><a href='arch/x86_64/constant._MM_MASK_INEXACT.html'>arch::x86_64::_MM_MASK_INEXACT</a></li><li><a href='arch/x86_64/constant._MM_MASK_INVALID.html'>arch::x86_64::_MM_MASK_INVALID</a></li><li><a href='arch/x86_64/constant._MM_MASK_MASK.html'>arch::x86_64::_MM_MASK_MASK</a></li><li><a href='arch/x86_64/constant._MM_MASK_OVERFLOW.html'>arch::x86_64::_MM_MASK_OVERFLOW</a></li><li><a href='arch/x86_64/constant._MM_MASK_UNDERFLOW.html'>arch::x86_64::_MM_MASK_UNDERFLOW</a></li><li><a href='arch/x86_64/constant._MM_ROUND_DOWN.html'>arch::x86_64::_MM_ROUND_DOWN</a></li><li><a href='arch/x86_64/constant._MM_ROUND_MASK.html'>arch::x86_64::_MM_ROUND_MASK</a></li><li><a href='arch/x86_64/constant._MM_ROUND_NEAREST.html'>arch::x86_64::_MM_ROUND_NEAREST</a></li><li><a href='arch/x86_64/constant._MM_ROUND_TOWARD_ZERO.html'>arch::x86_64::_MM_ROUND_TOWARD_ZERO</a></li><li><a href='arch/x86_64/constant._MM_ROUND_UP.html'>arch::x86_64::_MM_ROUND_UP</a></li><li><a href='arch/x86_64/constant._SIDD_BIT_MASK.html'>arch::x86_64::_SIDD_BIT_MASK</a></li><li><a href='arch/x86_64/constant._SIDD_CMP_EQUAL_ANY.html'>arch::x86_64::_SIDD_CMP_EQUAL_ANY</a></li><li><a href='arch/x86_64/constant._SIDD_CMP_EQUAL_EACH.html'>arch::x86_64::_SIDD_CMP_EQUAL_EACH</a></li><li><a href='arch/x86_64/constant._SIDD_CMP_EQUAL_ORDERED.html'>arch::x86_64::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href='arch/x86_64/constant._SIDD_CMP_RANGES.html'>arch::x86_64::_SIDD_CMP_RANGES</a></li><li><a href='arch/x86_64/constant._SIDD_LEAST_SIGNIFICANT.html'>arch::x86_64::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href='arch/x86_64/constant._SIDD_MASKED_NEGATIVE_POLARITY.html'>arch::x86_64::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href='arch/x86_64/constant._SIDD_MASKED_POSITIVE_POLARITY.html'>arch::x86_64::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href='arch/x86_64/constant._SIDD_MOST_SIGNIFICANT.html'>arch::x86_64::_SIDD_MOST_SIGNIFICANT</a></li><li><a href='arch/x86_64/constant._SIDD_NEGATIVE_POLARITY.html'>arch::x86_64::_SIDD_NEGATIVE_POLARITY</a></li><li><a href='arch/x86_64/constant._SIDD_POSITIVE_POLARITY.html'>arch::x86_64::_SIDD_POSITIVE_POLARITY</a></li><li><a href='arch/x86_64/constant._SIDD_SBYTE_OPS.html'>arch::x86_64::_SIDD_SBYTE_OPS</a></li><li><a href='arch/x86_64/constant._SIDD_SWORD_OPS.html'>arch::x86_64::_SIDD_SWORD_OPS</a></li><li><a href='arch/x86_64/constant._SIDD_UBYTE_OPS.html'>arch::x86_64::_SIDD_UBYTE_OPS</a></li><li><a href='arch/x86_64/constant._SIDD_UNIT_MASK.html'>arch::x86_64::_SIDD_UNIT_MASK</a></li><li><a href='arch/x86_64/constant._SIDD_UWORD_OPS.html'>arch::x86_64::_SIDD_UWORD_OPS</a></li><li><a href='arch/x86_64/constant._XABORT_CAPACITY.html'>arch::x86_64::_XABORT_CAPACITY</a></li><li><a href='arch/x86_64/constant._XABORT_CONFLICT.html'>arch::x86_64::_XABORT_CONFLICT</a></li><li><a href='arch/x86_64/constant._XABORT_DEBUG.html'>arch::x86_64::_XABORT_DEBUG</a></li><li><a href='arch/x86_64/constant._XABORT_EXPLICIT.html'>arch::x86_64::_XABORT_EXPLICIT</a></li><li><a href='arch/x86_64/constant._XABORT_NESTED.html'>arch::x86_64::_XABORT_NESTED</a></li><li><a href='arch/x86_64/constant._XABORT_RETRY.html'>arch::x86_64::_XABORT_RETRY</a></li><li><a href='arch/x86_64/constant._XBEGIN_STARTED.html'>arch::x86_64::_XBEGIN_STARTED</a></li><li><a href='arch/x86_64/constant._XCR_XFEATURE_ENABLED_MASK.html'>arch::x86_64::_XCR_XFEATURE_ENABLED_MASK</a></li><li><a href='char/constant.MAX.html'>char::MAX</a></li><li><a href='char/constant.REPLACEMENT_CHARACTER.html'>char::REPLACEMENT_CHARACTER</a></li><li><a href='char/constant.UNICODE_VERSION.html'>char::UNICODE_VERSION</a></li><li><a href='f32/constant.DIGITS.html'>f32::DIGITS</a></li><li><a href='f32/constant.EPSILON.html'>f32::EPSILON</a></li><li><a href='f32/constant.INFINITY.html'>f32::INFINITY</a></li><li><a href='f32/constant.MANTISSA_DIGITS.html'>f32::MANTISSA_DIGITS</a></li><li><a href='f32/constant.MAX.html'>f32::MAX</a></li><li><a href='f32/constant.MAX_10_EXP.html'>f32::MAX_10_EXP</a></li><li><a href='f32/constant.MAX_EXP.html'>f32::MAX_EXP</a></li><li><a href='f32/constant.MIN.html'>f32::MIN</a></li><li><a href='f32/constant.MIN_10_EXP.html'>f32::MIN_10_EXP</a></li><li><a href='f32/constant.MIN_EXP.html'>f32::MIN_EXP</a></li><li><a href='f32/constant.MIN_POSITIVE.html'>f32::MIN_POSITIVE</a></li><li><a href='f32/constant.NAN.html'>f32::NAN</a></li><li><a href='f32/constant.NEG_INFINITY.html'>f32::NEG_INFINITY</a></li><li><a href='f32/constant.RADIX.html'>f32::RADIX</a></li><li><a href='f32/consts/constant.E.html'>f32::consts::E</a></li><li><a href='f32/consts/constant.FRAC_1_PI.html'>f32::consts::FRAC_1_PI</a></li><li><a href='f32/consts/constant.FRAC_1_SQRT_2.html'>f32::consts::FRAC_1_SQRT_2</a></li><li><a href='f32/consts/constant.FRAC_2_PI.html'>f32::consts::FRAC_2_PI</a></li><li><a href='f32/consts/constant.FRAC_2_SQRT_PI.html'>f32::consts::FRAC_2_SQRT_PI</a></li><li><a href='f32/consts/constant.FRAC_PI_2.html'>f32::consts::FRAC_PI_2</a></li><li><a href='f32/consts/constant.FRAC_PI_3.html'>f32::consts::FRAC_PI_3</a></li><li><a href='f32/consts/constant.FRAC_PI_4.html'>f32::consts::FRAC_PI_4</a></li><li><a href='f32/consts/constant.FRAC_PI_6.html'>f32::consts::FRAC_PI_6</a></li><li><a href='f32/consts/constant.FRAC_PI_8.html'>f32::consts::FRAC_PI_8</a></li><li><a href='f32/consts/constant.LN_10.html'>f32::consts::LN_10</a></li><li><a href='f32/consts/constant.LN_2.html'>f32::consts::LN_2</a></li><li><a href='f32/consts/constant.LOG10_2.html'>f32::consts::LOG10_2</a></li><li><a href='f32/consts/constant.LOG10_E.html'>f32::consts::LOG10_E</a></li><li><a href='f32/consts/constant.LOG2_10.html'>f32::consts::LOG2_10</a></li><li><a href='f32/consts/constant.LOG2_E.html'>f32::consts::LOG2_E</a></li><li><a href='f32/consts/constant.PI.html'>f32::consts::PI</a></li><li><a href='f32/consts/constant.SQRT_2.html'>f32::consts::SQRT_2</a></li><li><a href='f64/constant.DIGITS.html'>f64::DIGITS</a></li><li><a href='f64/constant.EPSILON.html'>f64::EPSILON</a></li><li><a href='f64/constant.INFINITY.html'>f64::INFINITY</a></li><li><a href='f64/constant.MANTISSA_DIGITS.html'>f64::MANTISSA_DIGITS</a></li><li><a href='f64/constant.MAX.html'>f64::MAX</a></li><li><a href='f64/constant.MAX_10_EXP.html'>f64::MAX_10_EXP</a></li><li><a href='f64/constant.MAX_EXP.html'>f64::MAX_EXP</a></li><li><a href='f64/constant.MIN.html'>f64::MIN</a></li><li><a href='f64/constant.MIN_10_EXP.html'>f64::MIN_10_EXP</a></li><li><a href='f64/constant.MIN_EXP.html'>f64::MIN_EXP</a></li><li><a href='f64/constant.MIN_POSITIVE.html'>f64::MIN_POSITIVE</a></li><li><a href='f64/constant.NAN.html'>f64::NAN</a></li><li><a href='f64/constant.NEG_INFINITY.html'>f64::NEG_INFINITY</a></li><li><a href='f64/constant.RADIX.html'>f64::RADIX</a></li><li><a href='f64/consts/constant.E.html'>f64::consts::E</a></li><li><a href='f64/consts/constant.FRAC_1_PI.html'>f64::consts::FRAC_1_PI</a></li><li><a href='f64/consts/constant.FRAC_1_SQRT_2.html'>f64::consts::FRAC_1_SQRT_2</a></li><li><a href='f64/consts/constant.FRAC_2_PI.html'>f64::consts::FRAC_2_PI</a></li><li><a href='f64/consts/constant.FRAC_2_SQRT_PI.html'>f64::consts::FRAC_2_SQRT_PI</a></li><li><a href='f64/consts/constant.FRAC_PI_2.html'>f64::consts::FRAC_PI_2</a></li><li><a href='f64/consts/constant.FRAC_PI_3.html'>f64::consts::FRAC_PI_3</a></li><li><a href='f64/consts/constant.FRAC_PI_4.html'>f64::consts::FRAC_PI_4</a></li><li><a href='f64/consts/constant.FRAC_PI_6.html'>f64::consts::FRAC_PI_6</a></li><li><a href='f64/consts/constant.FRAC_PI_8.html'>f64::consts::FRAC_PI_8</a></li><li><a href='f64/consts/constant.LN_10.html'>f64::consts::LN_10</a></li><li><a href='f64/consts/constant.LN_2.html'>f64::consts::LN_2</a></li><li><a href='f64/consts/constant.LOG10_2.html'>f64::consts::LOG10_2</a></li><li><a href='f64/consts/constant.LOG10_E.html'>f64::consts::LOG10_E</a></li><li><a href='f64/consts/constant.LOG2_10.html'>f64::consts::LOG2_10</a></li><li><a href='f64/consts/constant.LOG2_E.html'>f64::consts::LOG2_E</a></li><li><a href='f64/consts/constant.PI.html'>f64::consts::PI</a></li><li><a href='f64/consts/constant.SQRT_2.html'>f64::consts::SQRT_2</a></li><li><a href='i128/constant.MAX.html'>i128::MAX</a></li><li><a href='i128/constant.MIN.html'>i128::MIN</a></li><li><a href='i16/constant.MAX.html'>i16::MAX</a></li><li><a href='i16/constant.MIN.html'>i16::MIN</a></li><li><a href='i32/constant.MAX.html'>i32::MAX</a></li><li><a href='i32/constant.MIN.html'>i32::MIN</a></li><li><a href='i64/constant.MAX.html'>i64::MAX</a></li><li><a href='i64/constant.MIN.html'>i64::MIN</a></li><li><a href='i8/constant.MAX.html'>i8::MAX</a></li><li><a href='i8/constant.MIN.html'>i8::MIN</a></li><li><a href='isize/constant.MAX.html'>isize::MAX</a></li><li><a href='isize/constant.MIN.html'>isize::MIN</a></li><li><a href='sync/atomic/constant.ATOMIC_BOOL_INIT.html'>sync::atomic::ATOMIC_BOOL_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_I16_INIT.html'>sync::atomic::ATOMIC_I16_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_I32_INIT.html'>sync::atomic::ATOMIC_I32_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_I64_INIT.html'>sync::atomic::ATOMIC_I64_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_I8_INIT.html'>sync::atomic::ATOMIC_I8_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_ISIZE_INIT.html'>sync::atomic::ATOMIC_ISIZE_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_U16_INIT.html'>sync::atomic::ATOMIC_U16_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_U32_INIT.html'>sync::atomic::ATOMIC_U32_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_U64_INIT.html'>sync::atomic::ATOMIC_U64_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_U8_INIT.html'>sync::atomic::ATOMIC_U8_INIT</a></li><li><a href='sync/atomic/constant.ATOMIC_USIZE_INIT.html'>sync::atomic::ATOMIC_USIZE_INIT</a></li><li><a href='u128/constant.MAX.html'>u128::MAX</a></li><li><a href='u128/constant.MIN.html'>u128::MIN</a></li><li><a href='u16/constant.MAX.html'>u16::MAX</a></li><li><a href='u16/constant.MIN.html'>u16::MIN</a></li><li><a href='u32/constant.MAX.html'>u32::MAX</a></li><li><a href='u32/constant.MIN.html'>u32::MIN</a></li><li><a href='u64/constant.MAX.html'>u64::MAX</a></li><li><a href='u64/constant.MIN.html'>u64::MIN</a></li><li><a href='u8/constant.MAX.html'>u8::MAX</a></li><li><a href='u8/constant.MIN.html'>u8::MIN</a></li><li><a href='usize/constant.MAX.html'>usize::MAX</a></li><li><a href='usize/constant.MIN.html'>usize::MIN</a></li></ul></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../";window.currentCrate = "core";</script><script src="../aliases1.39.0.js"></script><script src="../main1.39.0.js"></script><script defer src="../search-index1.39.0.js"></script></body></html>